
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359934500                       # Number of ticks simulated
final_tick                               2267538388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              252372614                       # Simulator instruction rate (inst/s)
host_op_rate                                252364201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              487899267                       # Simulator tick rate (ticks/s)
host_mem_usage                                 820388                       # Number of bytes of host memory used
host_seconds                                     0.74                       # Real time elapsed on the host
sim_insts                                   186169262                       # Number of instructions simulated
sim_ops                                     186169262                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170560                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170560                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6152                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303877511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240754915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     95128419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28983051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296765106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093887916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059396918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303877511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     95128419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296765106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695771036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473863995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473863995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473863995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303877511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240754915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     95128419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28983051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296765106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093887916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2533260913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1868                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6324                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39651659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332149322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1955911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192746180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2667152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555123224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124471258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39651659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1955911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2667152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44274722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116291992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116291992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116291992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39651659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332149322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1955911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192746180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2667152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555123224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240763250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855763                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280590                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575173                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852111                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428100                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853282                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574818                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.457113                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.882649                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574464                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454849                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.455971                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362773500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362938000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730908                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156798                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574110                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881166                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882287                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141318500     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154477000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62978000     75.80%     75.80% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.20%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4890                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.730344                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67527                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4890                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.809202                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.146954                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.583389                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047162                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864421                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911583                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131526                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131526                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31325                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31325                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25785                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25785                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57110                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57110                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57110                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57110                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4983                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4983                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4983                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4983                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34182                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34182                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62093                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62093                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62093                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62093                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083582                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083582                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076171                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076171                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080251                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080251                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080251                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080251                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2984                       # number of writebacks
system.cpu04.dcache.writebacks::total            2984                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270076                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.641540                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.401986                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.597388                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051566                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948432                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343968                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343968                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168321                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168321                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168321                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168321                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168321                       # number of overall hits
system.cpu04.icache.overall_hits::total        168321                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170763                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170763                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170763                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170763                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170763                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170763                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014301                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014301                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014301                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014301                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014301                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014301                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356033500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363088500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1922445000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.530815                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.933559                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.597256                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126823                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702338                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829162                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          816                       # number of writebacks
system.cpu05.dcache.writebacks::total             816                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.176083                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.823917                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383156                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616844                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558731500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568507500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1710236000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.826809                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.599802                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.227007                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210156                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621537                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831693                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu06.dcache.writebacks::total            8098                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875826                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.368125                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.507701                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403063                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596695                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189311                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044519                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144792                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685634                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687870                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.457150                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.312626                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144524                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707642                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709877                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267208                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123039                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144169                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793491                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092064                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948249                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143815                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777524                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855328                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143461                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855551                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143107                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855775                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142752                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855999                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142398                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362782500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132050                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707101                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.424950                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006689                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55433                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8736                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8794                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1946                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18483                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5306                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              238                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             319                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9392                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9392                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10301                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14519                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5897                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36785                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78709                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2869840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37568                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93003                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.485060                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.282189                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73344     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10705     11.51%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3143      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1082      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     754      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     557      0.60%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1543      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93003                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34838                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34805                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123373                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840317                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33402     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      49      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34805                       # Request fanout histogram
system.l2cache0.tags.replacements               18817                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.831278                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21366                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18817                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135463                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1730.508805                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.318558                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604621                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.887000                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.760837                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.016113                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064331                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497300                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010370                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003189                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   397.921714                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   335.938075                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.446518                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   147.689771                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.756917                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.407157                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.422488                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004336                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009281                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097149                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082016                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032091                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036057                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106874                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186135                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978474                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              424927                       # Number of tag accesses
system.l2cache0.tags.data_accesses             424927                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          500                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             791                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4018                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1062                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          724                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2435                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4223                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1283                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          794                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2935                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9032                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1283                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          794                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2935                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9032                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6168                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8422                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1684                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4164                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1603                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          753                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3204                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5560                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3315                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1295                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1684                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9372                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18146                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3315                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1295                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1684                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9372                       # number of overall misses
system.l2cache0.overall_misses::total           18146                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9213                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2665                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9783                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4598                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12307                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27178                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4598                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12307                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27178                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885670                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.925015                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.914143                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508922                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.601501                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.509817                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.568186                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568333                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720966                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.619914                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761518                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667672                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720966                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.619914                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761518                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667672                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8954                       # number of writebacks
system.l2cache0.writebacks::total                8954                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3720.634039                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   652.258051                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1967.428477                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1037.804034                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572639                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570822                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.159243                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480329                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908358                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3718                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3094                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907715                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9734                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8954                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6316                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             134                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8596                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8417                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9734                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30186                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21790                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52028                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52086                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734992                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18699                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53472                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349622                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476855                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34777     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18695     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53472                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3075                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6278                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2061                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3075                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21517                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19540                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34779                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558642                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496556                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15350     44.14%     44.14% # Request fanout histogram
system.membus1.snoop_fanout::2                  19429     55.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34779                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9340                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.827280                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9340                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.284395                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.164765                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.640890                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.063028                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.783199                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074579                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.815998                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.705275                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010298                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040056                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003939                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.048950                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004661                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989205                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133984                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133984                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3066                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6455                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6455                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3068                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3151                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6459                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3151                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6459                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999112                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999112                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6286                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6286                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429318                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428349                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089272                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839332                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429318                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428349                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089272                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839332                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9331                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.820081                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9331                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.171110                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.159775                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.665845                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.049844                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.797640                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.905620                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.698194                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009986                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041615                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003115                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.049852                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004320                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181601                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988755                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133909                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133909                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1472                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3062                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3141                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6447                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3141                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6447                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3066                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1125                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6455                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1125                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6455                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997290                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998695                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6278                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6278                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534664827                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532340388.363923                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324438.636077                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534664912                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532340473.320353                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324438.679647                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534664997                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532340558.276782                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324438.723218                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534665082                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532340643.233212                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324438.766788                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34675                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8138                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28499                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4590                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63174                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12728                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308260                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170651                       # Number of instructions committed
system.switch_cpus04.committedOps              170651                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164833                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17810                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164833                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227387                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116806                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63438                       # number of memory refs
system.switch_cpus04.num_load_insts             34879                       # Number of load instructions
system.switch_cpus04.num_store_insts            28559                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235096.590527                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73163.409473                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237343                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762657                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23490                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99849     58.47%     60.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35832     20.98%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28839     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170763                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534665361                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636109090.404418                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898556270.595583                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198153                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801847                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535076777                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659018773.263881                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876058003.736119                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634181                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365819                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534665337                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532340898.102500                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324438.897500                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534665422                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532340983.058930                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324438.941070                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534665507                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532341068.015360                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324438.984640                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534665592                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532341152.971789                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324439.028211                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534665677                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532341237.928219                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324439.071781                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534665762                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532341322.884648                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324439.115352                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534665847                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532341407.841078                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324439.158922                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534665932                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532341492.797507                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324439.202493                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534666107                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531774731.295073                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891375.704927                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3076                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6286                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2397                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21838                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28898                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44125                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652306                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476244                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15342     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28783     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44125                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027040                       # Number of seconds simulated
sim_ticks                                 27039976500                       # Number of ticks simulated
final_tick                               2294939946000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6549214                       # Simulator instruction rate (inst/s)
host_op_rate                                  6549210                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              731896961                       # Simulator tick rate (ticks/s)
host_mem_usage                                 846308                       # Number of bytes of host memory used
host_seconds                                    36.95                       # Real time elapsed on the host
sim_insts                                   241960791                       # Number of instructions simulated
sim_ops                                     241960791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         3776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       342464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       115840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        41600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         8960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         3648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         1472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       117248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        42432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        53056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            762432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         3776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       342464                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        41600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       565760                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       153280                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         153280                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         5351                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         1810                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          650                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          140                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1832                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          663                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          829                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          334                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11913                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2395                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2395                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       139645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data        63905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst         4734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        16568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     12665100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      4284027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      1538463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data       331361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       134911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        66272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        11834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        14201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        33136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        54438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        89941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        59172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      4336098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      1569232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst      1962132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       790533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst         4734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data         4734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        11834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             28196474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       139645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst         4734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     12665100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      1538463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       134911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        11834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        33136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        89941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      4336098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst      1962132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst         4734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst         2367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        20923095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        5668644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             5668644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        5668644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       139645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data        63905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst         4734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        16568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     12665100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      4284027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      1538463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data       331361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       134911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        66272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        11834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        14201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        33136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        54438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        89941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        59172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      4336098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      1569232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst      1962132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       790533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst         4734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data         4734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        11834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            33865118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        55936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       896576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        13248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data         7936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data         1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         4672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        14976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       155776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        80896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       937984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2172544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        55936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        71744                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1708992                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1708992                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          874                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data        14009                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data          124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          234                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2434                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1264                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        14656                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              33946                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        26703                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             26703                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data         7101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        16568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      2068641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     33157425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data       489941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data       293491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        37870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       172781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        47337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       553847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data      5760952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst        30769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data      2991719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         4734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         7101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         2367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data         9467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       34688788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             80345632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      2068641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       553847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst        30769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         2653257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       63202422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            63202422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       63202422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data         7101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        16568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      2068641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     33157425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data       489941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data       293491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        37870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       172781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        47337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       553847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data      5760952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst        30769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data      2991719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         4734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         7101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         2367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data         9467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      34688788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           143548054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     1381                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    462     34.92%     34.92% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   115      8.69%     43.61% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    28      2.12%     45.73% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.08%     45.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   717     54.20%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1323                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     462     43.26%     43.26% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    115     10.77%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     28      2.62%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.09%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    462     43.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1068                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            27165841500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               8625000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               1372000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              72075500      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        27248078500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.644351                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.807256                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                1037     83.83%     83.83% # number of callpals executed
system.cpu00.kern.callpal::rdps                    58      4.69%     88.52% # number of callpals executed
system.cpu00.kern.callpal::rti                    142     11.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1237                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             144                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             384                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         437.735580                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             11418                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             384                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           29.734375                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   407.829182                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    29.906398                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.796541                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.058411                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.854952                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          141464                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         141464                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        44108                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         44108                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        23916                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        23916                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          974                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          974                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          822                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          822                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        68024                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          68024                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        68024                       # number of overall hits
system.cpu00.dcache.overall_hits::total         68024                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          436                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          161                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           17                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           55                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          597                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          597                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          597                       # number of overall misses
system.cpu00.dcache.overall_misses::total          597                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        44544                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        44544                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        24077                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        24077                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          877                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          877                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        68621                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        68621                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        68621                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        68621                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.009788                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.009788                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.006687                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.006687                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.017154                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.017154                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.062714                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.062714                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.008700                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.008700                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.008700                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.008700                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu00.dcache.writebacks::total              74                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             364                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             57034                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             364                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          156.686813                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   457.663325                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    54.336675                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.893874                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.106126                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          452438                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         452438                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       225673                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        225673                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       225673                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         225673                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       225673                       # number of overall hits
system.cpu00.icache.overall_hits::total        225673                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          364                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          364                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          364                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          364                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          364                       # number of overall misses
system.cpu00.icache.overall_misses::total          364                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       226037                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       226037                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       226037                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       226037                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       226037                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       226037                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001610                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001610                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001610                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          364                       # number of writebacks
system.cpu00.icache.writebacks::total             364                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            27214397500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        27230635000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu01.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu01.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  469                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                29                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             351                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         310.646907                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              2810                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             351                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            8.005698                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   291.875028                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    18.771879                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.570068                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.036664                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.606732                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           37572                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          37572                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        11983                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         11983                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         5897                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5897                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           88                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           78                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        17880                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          17880                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        17880                       # number of overall hits
system.cpu01.dcache.overall_hits::total         17880                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          444                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           16                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          480                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          480                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          480                       # number of overall misses
system.cpu01.dcache.overall_misses::total          480                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        12427                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        12427                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        18360                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        18360                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        18360                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        18360                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.035729                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.035729                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.006068                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.006068                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.092784                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.092784                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026144                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026144                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026144                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026144                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu01.dcache.writebacks::total              26                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             171                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7637                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           44.660819                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   478.602903                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    18.397097                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.934771                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.035932                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          117599                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         117599                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        58543                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         58543                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        58543                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          58543                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        58543                       # number of overall hits
system.cpu01.icache.overall_hits::total         58543                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          171                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          171                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          171                       # number of overall misses
system.cpu01.icache.overall_misses::total          171                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        58714                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        58714                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        58714                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        58714                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        58714                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        58714                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002912                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002912                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002912                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002912                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002912                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002912                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu01.icache.writebacks::total             171                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     76                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    49343                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1152     35.34%     35.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    25      0.77%     36.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    28      0.86%     36.96% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2055     63.04%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               3260                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1150     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     25      1.06%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     28      1.19%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1150     48.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2353                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            27006808000     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               1787500      0.01%     99.12% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               1372000      0.01%     99.13% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             238044500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        27248012000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998264                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.559611                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.721779                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                       64     76.19%     76.19% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      7.14%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      1.19%     84.52% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      4.76%     89.29% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      1.19%     90.48% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.19%     91.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       3      3.57%     95.24% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      1.19%     96.43% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      1.19%     97.62% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      1.19%     98.81% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      1.19%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   84                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  73      0.15%      0.18% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.18% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2978      6.12%      6.30% # number of callpals executed
system.cpu02.kern.callpal::rdps                   172      0.35%      6.66% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%      6.66% # number of callpals executed
system.cpu02.kern.callpal::rti                    229      0.47%      7.13% # number of callpals executed
system.cpu02.kern.callpal::callsys                 93      0.19%      7.32% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%      7.32% # number of callpals executed
system.cpu02.kern.callpal::rdunique             45101     92.67%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                48666                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             301                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               204                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               203                      
system.cpu02.kern.mode_good::user                 204                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.674419                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.805941                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1906975000      6.80%      6.80% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        26132310500     93.20%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     73                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           54982                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         508.372558                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          15055515                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           54982                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          273.826252                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     1.007798                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   507.364760                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.001968                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.990947                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.992915                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        30280855                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       30280855                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     10492774                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      10492774                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      4540081                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      4540081                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        11709                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        11709                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        12131                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        12131                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     15032855                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       15032855                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     15032855                       # number of overall hits
system.cpu02.dcache.overall_hits::total      15032855                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        31128                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        31128                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        24066                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        24066                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          599                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          599                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          147                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        55194                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        55194                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        55194                       # number of overall misses
system.cpu02.dcache.overall_misses::total        55194                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     10523902                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     10523902                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      4564147                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      4564147                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        12308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        12308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        12278                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        12278                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     15088049                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     15088049                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     15088049                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     15088049                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.002958                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.002958                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.005273                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.005273                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.048668                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.048668                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.011973                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.011973                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.003658                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.003658                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.003658                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.003658                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        34212                       # number of writebacks
system.cpu02.dcache.writebacks::total           34212                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          194089                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          53333597                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          194089                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          274.789385                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     2.898679                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   509.101321                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.005661                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.994339                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       107278089                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      107278089                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     53347911                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      53347911                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     53347911                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       53347911                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     53347911                       # number of overall hits
system.cpu02.icache.overall_hits::total      53347911                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       194089                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       194089                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       194089                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       194089                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       194089                       # number of overall misses
system.cpu02.icache.overall_misses::total       194089                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     53542000                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     53542000                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     53542000                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     53542000                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     53542000                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     53542000                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003625                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003625                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003625                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003625                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003625                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003625                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       194089                       # number of writebacks
system.cpu02.icache.writebacks::total          194089                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      552                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    137     28.07%     28.07% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    28      5.74%     33.81% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.41%     34.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   321     65.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                488                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     137     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     28      9.27%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.66%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    135     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 302                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            27208875000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               1372000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              19972500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        27230550000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.420561                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.618852                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.58%      0.58% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 428     82.31%     82.88% # number of callpals executed
system.cpu03.kern.callpal::rdps                    59     11.35%     94.23% # number of callpals executed
system.cpu03.kern.callpal::rti                     30      5.77%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  520                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              33                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             653                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         409.855651                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10417                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             653                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           15.952527                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    94.171743                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   315.683908                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.183929                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.616570                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.800499                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           42551                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          42551                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        11976                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         11976                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         7723                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         7723                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          153                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          145                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          145                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        19699                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          19699                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        19699                       # number of overall hits
system.cpu03.dcache.overall_hits::total         19699                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          554                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          277                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          277                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           25                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           24                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          831                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          831                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          831                       # number of overall misses
system.cpu03.dcache.overall_misses::total          831                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        12530                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        12530                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         8000                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         8000                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        20530                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        20530                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        20530                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        20530                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.044214                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.044214                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.034625                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.034625                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.140449                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.140449                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.142012                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.142012                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.040477                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.040477                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.040477                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.040477                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu03.dcache.writebacks::total             258                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1088                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             63064                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1088                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           57.963235                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    45.000188                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   466.999812                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.087891                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.912109                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          123016                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         123016                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        59876                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         59876                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        59876                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          59876                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        59876                       # number of overall hits
system.cpu03.icache.overall_hits::total         59876                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1088                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1088                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1088                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1088                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1088                       # number of overall misses
system.cpu03.icache.overall_misses::total         1088                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        60964                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        60964                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        60964                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        60964                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        60964                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        60964                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.017847                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.017847                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.017847                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.017847                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.017847                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.017847                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1088                       # number of writebacks
system.cpu03.icache.writebacks::total            1088                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      658                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    192     31.89%     31.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    28      4.65%     36.54% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.17%     36.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   381     63.29%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                602                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     192     46.60%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     28      6.80%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.24%     53.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    191     46.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 412                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            27212976500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               1372000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              15994500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        27230507500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.501312                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.684385                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 544     86.49%     86.49% # number of callpals executed
system.cpu04.kern.callpal::rdps                    56      8.90%     95.39% # number of callpals executed
system.cpu04.kern.callpal::rti                     29      4.61%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  629                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements             499                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         403.498467                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              3010                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             499                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            6.032064                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   403.498467                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.788083                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.788083                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           43035                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          43035                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        13510                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         13510                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         6764                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6764                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           94                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data           84                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        20274                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          20274                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        20274                       # number of overall hits
system.cpu04.dcache.overall_hits::total         20274                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          606                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          606                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           76                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           22                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           23                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          682                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          682                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          682                       # number of overall misses
system.cpu04.dcache.overall_misses::total          682                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        14116                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        14116                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data         6840                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         6840                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        20956                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        20956                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        20956                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        20956                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.042930                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.042930                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.011111                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.011111                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.189655                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.189655                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.214953                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.214953                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.032544                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032544                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.032544                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.032544                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          111                       # number of writebacks
system.cpu04.dcache.writebacks::total             111                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             260                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             25386                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             260                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           97.638462                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.060463                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.939537                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.002071                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.997929                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          134016                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         134016                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst        66618                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         66618                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst        66618                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          66618                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst        66618                       # number of overall hits
system.cpu04.icache.overall_hits::total         66618                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst          260                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          260                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst          260                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          260                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst          260                       # number of overall misses
system.cpu04.icache.overall_misses::total          260                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst        66878                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        66878                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst        66878                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        66878                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst        66878                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        66878                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003888                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003888                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003888                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003888                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          260                       # number of writebacks
system.cpu04.icache.writebacks::total             260                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            27214227500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        27230465000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu05.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu05.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  469                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements             384                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         439.213394                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              1758                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             384                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.578125                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   439.213394                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.857839                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.857839                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           37850                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          37850                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        12054                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         12054                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         5890                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         5890                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           97                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data           78                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        17944                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          17944                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        17944                       # number of overall hits
system.cpu05.dcache.overall_hits::total         17944                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          481                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          481                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           43                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           16                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          524                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          524                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          524                       # number of overall misses
system.cpu05.dcache.overall_misses::total          524                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        12535                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        12535                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        18468                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        18468                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        18468                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        18468                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038373                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038373                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.007248                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.007248                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028373                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028373                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028373                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028373                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu05.dcache.writebacks::total              31                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             193                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              9459                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             193                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           49.010363                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          118161                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         118161                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        58791                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         58791                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        58791                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          58791                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        58791                       # number of overall hits
system.cpu05.icache.overall_hits::total         58791                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          193                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          193                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          193                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          193                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          193                       # number of overall misses
system.cpu05.icache.overall_misses::total          193                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        58984                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        58984                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        58984                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        58984                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        58984                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        58984                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003272                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003272                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003272                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003272                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003272                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003272                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          193                       # number of writebacks
system.cpu05.icache.writebacks::total             193                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      582                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    159     30.23%     30.23% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    28      5.32%     35.55% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.19%     35.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   338     64.26%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                526                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     159     45.95%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     28      8.09%     54.05% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.29%     54.34% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    158     45.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 346                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            27213412500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1372000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              15473500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        27230422500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.467456                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.657795                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 468     84.63%     84.63% # number of callpals executed
system.cpu06.kern.callpal::rdps                    56     10.13%     94.76% # number of callpals executed
system.cpu06.kern.callpal::rti                     29      5.24%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  553                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             183                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         441.950291                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               894                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             183                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.885246                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   441.950291                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.863184                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.863184                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           30300                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          30300                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data         9312                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          9312                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         5129                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         5129                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          110                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data           85                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        14441                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          14441                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        14441                       # number of overall hits
system.cpu06.dcache.overall_hits::total         14441                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          275                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           47                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           14                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           22                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          322                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          322                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          322                       # number of overall misses
system.cpu06.dcache.overall_misses::total          322                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data         9587                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         9587                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         5176                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5176                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        14763                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        14763                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        14763                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        14763                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.028685                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.028685                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.009080                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.009080                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.112903                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.112903                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.205607                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.205607                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.021811                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.021811                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.021811                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.021811                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu06.dcache.writebacks::total              62                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             230                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             26998                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             230                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          117.382609                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           86820                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          86820                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        43065                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         43065                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        43065                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          43065                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        43065                       # number of overall hits
system.cpu06.icache.overall_hits::total         43065                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          230                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          230                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          230                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          230                       # number of overall misses
system.cpu06.icache.overall_misses::total          230                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        43295                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        43295                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        43295                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        43295                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        43295                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        43295                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.005312                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.005312                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.005312                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.005312                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.005312                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.005312                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          230                       # number of writebacks
system.cpu06.icache.writebacks::total             230                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            27214088500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        27230326000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu07.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu07.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  469                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             410                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         447.204659                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              2138                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             410                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            5.214634                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   447.204659                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.873447                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.873447                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           38084                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          38084                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        12085                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         12085                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         5888                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         5888                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          104                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           78                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        17973                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          17973                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        17973                       # number of overall hits
system.cpu07.dcache.overall_hits::total         17973                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          533                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           45                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            9                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           16                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          578                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          578                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          578                       # number of overall misses
system.cpu07.dcache.overall_misses::total          578                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        12618                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        12618                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        18551                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        18551                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        18551                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        18551                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.042241                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.042241                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.007585                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.007585                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.079646                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.079646                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.031157                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.031157                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.031157                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.031157                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           44                       # number of writebacks
system.cpu07.dcache.writebacks::total              44                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             282                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             27024                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             282                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           95.829787                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.204801                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.795199                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193759                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794522                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          118666                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         118666                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        58910                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         58910                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        58910                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          58910                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        58910                       # number of overall hits
system.cpu07.icache.overall_hits::total         58910                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          282                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          282                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          282                       # number of overall misses
system.cpu07.icache.overall_misses::total          282                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        59192                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        59192                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        59192                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        59192                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        59192                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        59192                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.004764                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.004764                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.004764                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.004764                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.004764                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.004764                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu07.icache.writebacks::total             282                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1213                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    308     36.24%     36.24% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    28      3.29%     39.53% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.12%     39.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   513     60.35%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                850                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     308     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     28      4.35%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.16%     52.33% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    307     47.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 644                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            26992105500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1372000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              29133500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        27022775500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.598441                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.757647                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.11%      0.11% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      1.55%      1.66% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.22%      1.88% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 772     85.30%     87.18% # number of callpals executed
system.cpu08.kern.callpal::rdps                    56      6.19%     93.37% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.11%     93.48% # number of callpals executed
system.cpu08.kern.callpal::rti                     49      5.41%     98.90% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.99%     99.89% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.11%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  905                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              64                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.328125                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.488095                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65998000     50.82%     50.82% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           63858000     49.18%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5855                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         488.406379                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            103789                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5855                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           17.726558                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   488.406379                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.953919                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.953919                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          240536                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         240536                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        65415                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         65415                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        44280                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        44280                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          632                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          632                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          675                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          675                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       109695                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         109695                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       109695                       # number of overall hits
system.cpu08.dcache.overall_hits::total        109695                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3757                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3757                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2300                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2300                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          126                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           56                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         6057                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         6057                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         6057                       # number of overall misses
system.cpu08.dcache.overall_misses::total         6057                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        69172                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        69172                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        46580                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        46580                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          731                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          731                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       115752                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       115752                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       115752                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       115752                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.054314                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.054314                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.049377                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.049377                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.166227                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.166227                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.076607                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.076607                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.052327                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.052327                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.052327                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.052327                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3355                       # number of writebacks
system.cpu08.dcache.writebacks::total            3355                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3044                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999442                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            393499                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            3044                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          129.270368                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000970                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.998472                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000002                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999997                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          657105                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         657105                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       323985                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        323985                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       323985                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         323985                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       323985                       # number of overall hits
system.cpu08.icache.overall_hits::total        323985                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3045                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3045                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3045                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3045                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3045                       # number of overall misses
system.cpu08.icache.overall_misses::total         3045                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       327030                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       327030                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       327030                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       327030                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       327030                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       327030                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.009311                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.009311                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.009311                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.009311                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.009311                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.009311                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3044                       # number of writebacks
system.cpu08.icache.writebacks::total            3044                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1335                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    239     34.44%     34.44% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    28      4.03%     38.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.29%     38.76% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   425     61.24%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                694                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     239     47.23%     47.23% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     28      5.53%     52.77% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.40%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    237     46.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 506                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            27205056500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1372000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              23578500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        27230337500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.557647                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.729107                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      7.18%      7.18% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.50%      7.68% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 567     71.41%     79.09% # number of callpals executed
system.cpu09.kern.callpal::rdps                    59      7.43%     86.52% # number of callpals executed
system.cpu09.kern.callpal::rti                     97     12.22%     98.74% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      1.13%     99.87% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.13%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  794                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.435065                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.606335                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1292149000     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8354000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2556                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         435.950050                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48960                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2556                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.154930                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     1.773453                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   434.176597                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.003464                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.848001                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.851465                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          115566                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         115566                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        33374                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         33374                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        19062                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        19062                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          536                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          536                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          531                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          531                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        52436                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          52436                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        52436                       # number of overall hits
system.cpu09.dcache.overall_hits::total         52436                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2000                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2000                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          801                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          801                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           51                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           29                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2801                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2801                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2801                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2801                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        35374                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        35374                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        19863                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        19863                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        55237                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        55237                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        55237                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        55237                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.056539                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.056539                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.040326                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.040326                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.086882                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.086882                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.051786                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.051786                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.050709                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.050709                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.050709                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.050709                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1270                       # number of writebacks
system.cpu09.dcache.writebacks::total            1270                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1847                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            149116                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1847                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           80.734164                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    37.249753                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   474.750247                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.072753                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.927247                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          380479                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         380479                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       187469                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        187469                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       187469                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         187469                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       187469                       # number of overall hits
system.cpu09.icache.overall_hits::total        187469                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1847                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1847                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1847                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1847                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1847                       # number of overall misses
system.cpu09.icache.overall_misses::total         1847                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       189316                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       189316                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       189316                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       189316                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       189316                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       189316                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.009756                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.009756                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.009756                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.009756                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.009756                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.009756                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1847                       # number of writebacks
system.cpu09.icache.writebacks::total            1847                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            27214057500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        27230295000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu10.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu10.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  469                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             411                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         397.961343                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              1662                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             411                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.043796                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   381.886342                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    16.075001                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.745872                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.031396                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777268                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           38341                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          38341                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        12155                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         12155                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         5901                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         5901                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          113                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          113                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           77                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        18056                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          18056                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        18056                       # number of overall hits
system.cpu10.dcache.overall_hits::total         18056                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          571                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          571                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           32                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           17                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          603                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          603                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          603                       # number of overall misses
system.cpu10.dcache.overall_misses::total          603                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        12726                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        12726                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        18659                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        18659                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        18659                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        18659                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.044869                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.044869                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005394                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005394                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.073770                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.073770                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.180851                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.180851                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.032317                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.032317                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.032317                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.032317                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu10.dcache.writebacks::total              29                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             172                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              7527                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             172                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           43.761628                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   405.735548                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    19.264452                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.792452                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.037626                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          119096                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         119096                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        59290                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         59290                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        59290                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          59290                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        59290                       # number of overall hits
system.cpu10.icache.overall_hits::total         59290                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          172                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          172                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          172                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          172                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          172                       # number of overall misses
system.cpu10.icache.overall_misses::total          172                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        59462                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        59462                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        59462                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        59462                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        59462                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        59462                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002893                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002893                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002893                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002893                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002893                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002893                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          172                       # number of writebacks
system.cpu10.icache.writebacks::total             172                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            27214015000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        27230252500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu11.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu11.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  469                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             365                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.780864                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              1555                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             365                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.260274                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   375.018955                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    17.761909                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.732459                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.034691                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767150                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           38382                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          38382                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        12228                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         12228                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         5903                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5903                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          116                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           78                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        18131                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          18131                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        18131                       # number of overall hits
system.cpu11.dcache.overall_hits::total         18131                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          534                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          534                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           30                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           16                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          564                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          564                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          564                       # number of overall misses
system.cpu11.dcache.overall_misses::total          564                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        12762                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        12762                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        18695                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        18695                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        18695                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        18695                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.041843                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.041843                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.005056                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.005056                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.072000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.072000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.030168                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.030168                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.030168                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.030168                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu11.dcache.writebacks::total              25                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             171                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   406.602953                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    18.397047                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.794146                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.035932                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          119275                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         119275                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        59381                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         59381                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        59381                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          59381                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        59381                       # number of overall hits
system.cpu11.icache.overall_hits::total         59381                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          171                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          171                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          171                       # number of overall misses
system.cpu11.icache.overall_misses::total          171                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        59552                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        59552                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        59552                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        59552                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        59552                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        59552                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002871                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002871                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002871                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002871                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002871                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002871                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu11.icache.writebacks::total             171                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            27213972500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        27230210000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu12.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu12.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  469                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             358                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         396.093919                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              1682                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             358                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.698324                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   380.512658                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    15.581261                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.743189                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.030432                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.773621                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           38461                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          38461                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        12265                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         12265                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         5901                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5901                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          119                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          119                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           78                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        18166                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          18166                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        18166                       # number of overall hits
system.cpu12.dcache.overall_hits::total         18166                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          533                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           32                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            9                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           16                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          565                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          565                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          565                       # number of overall misses
system.cpu12.dcache.overall_misses::total          565                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        12798                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        12798                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        18731                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        18731                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        18731                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        18731                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.041647                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.041647                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.005394                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.005394                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.070312                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.070312                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.030164                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.030164                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.030164                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.030164                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           32                       # number of writebacks
system.cpu12.dcache.writebacks::total              32                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             171                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   406.602944                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    18.397056                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.794146                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.035932                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          119455                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         119455                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        59471                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         59471                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        59471                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          59471                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        59471                       # number of overall hits
system.cpu12.icache.overall_hits::total         59471                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          171                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          171                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          171                       # number of overall misses
system.cpu12.icache.overall_misses::total          171                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        59642                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        59642                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        59642                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        59642                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        59642                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        59642                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002867                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002867                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002867                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002867                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002867                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002867                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu12.icache.writebacks::total             171                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            27213930000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        27230167500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu13.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu13.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  469                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             362                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         404.922134                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              1774                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             362                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.900552                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   388.027324                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    16.894810                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.757866                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.032998                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.790864                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           38556                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          38556                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        12282                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         12282                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         5901                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5901                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          122                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          122                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           77                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        18183                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          18183                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        18183                       # number of overall hits
system.cpu13.dcache.overall_hits::total         18183                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          552                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          552                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            9                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           17                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          584                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          584                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          584                       # number of overall misses
system.cpu13.dcache.overall_misses::total          584                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        12834                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        12834                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        18767                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        18767                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        18767                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        18767                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.043011                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.043011                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.005394                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005394                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.068702                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.068702                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.180851                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.180851                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.031118                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.031118                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.031118                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.031118                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu13.dcache.writebacks::total              25                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             171                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   406.602936                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    18.397064                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.794146                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.035932                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          119635                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         119635                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        59561                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         59561                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        59561                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          59561                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        59561                       # number of overall hits
system.cpu13.icache.overall_hits::total         59561                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          171                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          171                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          171                       # number of overall misses
system.cpu13.icache.overall_misses::total          171                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        59732                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        59732                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        59732                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        59732                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        59732                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        59732                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002863                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002863                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002863                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002863                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002863                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002863                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu13.icache.writebacks::total             171                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            27213887500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        27230125000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu14.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu14.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  469                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             354                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         397.102575                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              1814                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             354                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            5.124294                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   382.894713                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    14.207862                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.747841                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.027750                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.775591                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           38635                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          38635                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        12317                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         12317                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         5902                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         5902                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          125                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           77                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        18219                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          18219                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        18219                       # number of overall hits
system.cpu14.dcache.overall_hits::total         18219                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          553                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          553                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           31                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           17                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          584                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          584                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          584                       # number of overall misses
system.cpu14.dcache.overall_misses::total          584                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        12870                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        12870                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        18803                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        18803                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        18803                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        18803                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.042968                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.042968                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.005225                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.005225                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.067164                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.067164                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.180851                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.180851                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.031059                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.031059                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.031059                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.031059                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu14.dcache.writebacks::total              31                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             171                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   406.602928                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    18.397072                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.794146                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.035932                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          119815                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         119815                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        59651                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         59651                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        59651                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          59651                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        59651                       # number of overall hits
system.cpu14.icache.overall_hits::total         59651                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          171                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          171                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          171                       # number of overall misses
system.cpu14.icache.overall_misses::total          171                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        59822                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        59822                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        59822                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        59822                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        59822                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        59822                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.002858                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002858                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.002858                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002858                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.002858                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002858                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu14.icache.writebacks::total             171                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      524                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    124     26.50%     26.50% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    28      5.98%     32.48% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.43%     32.91% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   314     67.09%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                468                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     124     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     28     10.07%     54.68% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.72%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    124     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 278                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            27213515500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1372000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              14955000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        27230037500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.394904                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.594017                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 410     82.83%     82.83% # number of callpals executed
system.cpu15.kern.callpal::rdps                    56     11.31%     94.14% # number of callpals executed
system.cpu15.kern.callpal::rti                     29      5.86%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  495                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             367                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.527063                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              2256                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             367                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            6.147139                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   431.168285                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    29.358778                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.842126                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.057341                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.899467                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           39633                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          39633                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        12615                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         12615                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         6044                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         6044                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          131                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           78                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        18659                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          18659                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        18659                       # number of overall hits
system.cpu15.dcache.overall_hits::total         18659                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          579                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          579                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           39                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           11                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           18                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          618                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          618                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          618                       # number of overall misses
system.cpu15.dcache.overall_misses::total          618                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        13194                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        13194                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         6083                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         6083                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        19277                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        19277                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        19277                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        19277                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.043884                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.043884                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.006411                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.006411                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.077465                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.077465                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.032059                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.032059                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.032059                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.032059                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu15.dcache.writebacks::total              28                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             168                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              7325                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             168                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           43.601190                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   412.675151                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    18.324849                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.806006                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.035791                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          122688                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         122688                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        61092                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         61092                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        61092                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          61092                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        61092                       # number of overall hits
system.cpu15.icache.overall_hits::total         61092                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          168                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          168                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          168                       # number of overall misses
system.cpu15.icache.overall_misses::total          168                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        61260                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        61260                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        61260                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        61260                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        61260                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        61260                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002742                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002742                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002742                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002742                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002742                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002742                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          168                       # number of writebacks
system.cpu15.icache.writebacks::total             168                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  992                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 992                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16935                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16935                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8099                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1003763                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                15594                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        511431                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       237988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        42492                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           24404                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        19604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         4800                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 946                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             232784                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1136                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1136                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        34818                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       179766                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            15582                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              503                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            319                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             822                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             24248                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            24248                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         196677                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         35161                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         3927                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side         1149                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       567208                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       162685                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         2615                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         2211                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          530                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         1651                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          387                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1203                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          563                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          860                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          634                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         1340                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 748146                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        30528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        38829                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        31976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     23879616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      5748806                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        97728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        67780                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        50664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        12416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        35112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        21312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        24168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        39400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                30129087                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           134182                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            647099                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.308393                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.130841                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  572540     88.48%     88.48% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   34595      5.35%     93.82% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   14472      2.24%     96.06% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    5666      0.88%     96.94% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    4129      0.64%     97.57% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    2795      0.43%     98.01% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    2077      0.32%     98.33% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   10529      1.63%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     296      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              647099                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         35254                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        13670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        10072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           13134                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        10054                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3080                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              15232                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                247                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               247                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4795                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3765                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3111                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              309                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            186                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             495                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2988                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2988                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           5916                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          9312                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8634                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        17889                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         4859                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         8108                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          345                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         1407                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         1266                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         1270                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         1309                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side          343                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         1311                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         1438                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  49595                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       357696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       602416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       192768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       260612                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        11072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        39912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        37288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        37800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        38440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        38888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        40616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1715556                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            97147                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            132180                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.523869                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.496614                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  107100     81.03%     81.03% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13456     10.18%     91.21% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    2257      1.71%     92.91% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    2026      1.53%     94.45% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    1329      1.01%     95.45% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     899      0.68%     96.13% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    1709      1.29%     97.42% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    2100      1.59%     99.01% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    1304      0.99%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              132180                       # Request fanout histogram
system.l2cache0.tags.replacements               24358                       # number of replacements
system.l2cache0.tags.tagsinuse            3945.857659                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                424652                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               24358                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               17.433779                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1035.709242                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.208916                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.999761                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    10.294205                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     1.488627                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.686374                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     2.666543                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   945.594295                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  1529.445904                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   193.000292                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    23.283892                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    16.013165                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data    24.915319                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.400954                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     3.098883                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    50.360685                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    37.039371                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    47.174941                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    23.476291                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.252859                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000051                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.002513                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000363                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000168                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000651                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.230858                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.373400                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.047119                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.005685                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.003909                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.006083                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000098                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000757                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.012295                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.009043                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.011517                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.005732                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.963344                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4067                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          674                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3316                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.992920                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             3931777                       # Number of tag accesses
system.l2cache0.tags.data_accesses            3931777                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        34818                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        34818                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       179766                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       179766                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            6                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        16952                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            8                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           16977                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst          305                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst          169                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       187864                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          438                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          203                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          188                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst          216                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst          244                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       189627                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data          332                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data          339                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        21450                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          263                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data          352                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          346                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data          121                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data          224                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        23427                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst          305                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data          338                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst          169                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data          339                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       187864                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        38402                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          438                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          274                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          203                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data          360                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          188                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          346                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst          216                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data          121                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst          244                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data          224                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             230031                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst          305                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data          338                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst          169                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data          339                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       187864                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        38402                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          438                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          274                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          203                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data          360                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          188                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          346                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst          216                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data          121                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst          244                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data          224                       # number of overall hits
system.l2cache0.overall_hits::total            230031                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          118                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data           19                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          134                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           29                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data           27                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data           19                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data           23                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data           19                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          388                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data           43                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          105                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           18                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           15                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          225                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data           22                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data           12                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         6867                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          198                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data           36                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data           19                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data           22                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data           26                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          7202                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           59                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst            2                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         6225                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          650                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           57                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            5                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst           14                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           38                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         7050                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           13                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            7                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         9572                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          186                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          131                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data            8                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           84                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data          183                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        10184                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           59                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           35                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         6225                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data        16439                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          650                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          384                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           57                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          167                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            5                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data           27                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst           14                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          106                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           38                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data          209                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            24436                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           59                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           35                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         6225                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data        16439                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          650                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          384                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           57                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          167                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            5                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data           27                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst           14                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          106                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           38                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data          209                       # number of overall misses
system.l2cache0.overall_misses::total           24436                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        34818                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        34818                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       179766                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       179766                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          391                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data        23819                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          209                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        24179                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          364                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       194089                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1088                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst          260                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst          193                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst          230                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       196677                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data          345                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data          346                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        31022                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data          483                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data          354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data          205                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data          407                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        33611                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          364                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data          373                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst          171                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data          358                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       194089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        54841                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1088                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data          658                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst          260                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data          527                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst          193                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data          373                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst          230                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data          227                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst          282                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data          433                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         254467                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          364                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data          373                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst          171                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data          358                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       194089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        54841                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1088                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data          658                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst          260                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data          527                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst          193                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data          373                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst          230                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data          227                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst          282                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data          433                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        254467                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.985294                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.966667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.992327                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.991189                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.785714                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.288299                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.947368                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.818182                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.297862                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.162088                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.011696                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.032073                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.597426                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.219231                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.025907                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.060870                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.134752                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.035846                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.037681                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.020231                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.308555                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.414254                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.271222                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.022599                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.409756                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.449631                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.302996                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.162088                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.093834                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.011696                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.053073                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.032073                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.299757                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.597426                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.583587                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.219231                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.316888                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.025907                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.072386                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.060870                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.466960                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.134752                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.482679                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.096028                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.162088                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.093834                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.011696                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.053073                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.032073                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.299757                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.597426                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.583587                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.219231                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.316888                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.025907                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.072386                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.060870                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.466960                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.134752                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.482679                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.096028                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           7831                       # number of writebacks
system.l2cache0.writebacks::total                7831                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9549                       # number of replacements
system.l2cache1.tags.tagsinuse            3875.455884                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8145                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9549                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.852969                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1372.727715                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.004174                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     3.000838                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.023999                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.007759                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   423.002312                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   541.556042                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   777.803692                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   737.530264                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     1.734830                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.927312                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.867414                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.867414                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     0.867414                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     9.534704                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.335139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000245                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000733                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000494                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.103272                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.132216                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.189893                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.180061                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000424                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000715                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000212                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000212                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000212                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.002328                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.946156                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3866                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3852                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.943848                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              248163                       # Number of tag accesses
system.l2cache1.tags.data_accesses             248163                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4795                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4795                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3765                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3765                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          225                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           66                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             292                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          979                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         1005                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst          170                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst          171                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst          171                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst          171                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst          170                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst          168                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3005                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         1628                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          985                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data          460                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data          411                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data          421                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data          450                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data          460                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data          354                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5169                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          979                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         1853                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         1005                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         1051                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst          170                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data          460                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst          171                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data          411                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst          171                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data          421                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst          171                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data          450                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst          170                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data          460                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst          168                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data          355                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               8466                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          979                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         1853                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         1005                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         1051                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst          170                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data          460                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst          171                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data          411                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst          171                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data          421                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst          171                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data          450                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst          170                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data          460                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst          168                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data          355                       # number of overall hits
system.l2cache1.overall_hits::total              8466                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          125                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           39                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data           21                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data           21                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data           20                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data           25                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          289                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           49                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data           16                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data           13                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data           12                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data           12                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data           13                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data           13                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data           13                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          141                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         1941                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          681                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data            6                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data            6                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data            8                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data            6                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data            6                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data           12                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2666                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2066                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          842                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2911                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         2088                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          977                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data          149                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3226                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2066                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         4029                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          842                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1658                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data           10                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data          161                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8803                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2066                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         4029                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          842                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1658                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data           10                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data          161                       # number of overall misses
system.l2cache1.overall_misses::total            8803                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4795                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4795                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3765                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3765                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          291                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2166                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          747                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2958                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         3045                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1847                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst          172                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst          168                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         5916                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         3716                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1962                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data          464                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data          413                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data          452                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data          463                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data          503                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         8395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         3045                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5882                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1847                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         2709                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst          172                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data          470                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst          171                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data          419                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst          171                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data          430                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst          171                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data          458                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst          171                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data          469                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst          168                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data          516                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17269                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         3045                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5882                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1847                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         2709                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst          172                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data          470                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst          171                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data          419                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst          171                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data          430                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst          171                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data          458                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst          171                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data          469                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst          168                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data          516                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17269                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.951220                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.993127                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.896122                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.911647                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.923077                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.901285                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.678489                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.455874                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.011628                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.005848                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.492055                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.561895                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.497961                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.008621                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.004843                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.002370                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.004425                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.006479                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.296223                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.384276                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.678489                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.684971                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.455874                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.612034                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.011628                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.021277                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.019093                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.020930                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.017467                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.005848                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.019190                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.312016                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.509757                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.678489                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.684971                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.455874                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.612034                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.011628                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.021277                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.019093                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.020930                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.017467                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.005848                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.019190                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.312016                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.509757                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5770                       # number of writebacks
system.l2cache1.writebacks::total                5770                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                950                       # Transaction distribution
system.membus0.trans_dist::ReadResp             22840                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1383                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1383                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        23613                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           11277                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             822                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           475                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           1053                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             7349                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            7250                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        21890                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        15552                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        15552                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        23173                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        44753                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4164                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        72090                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        12056                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          502                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        12558                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        44037                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        46741                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                131389                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       635328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1426304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         6207                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2067839                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       316544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1892                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       318436                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       939648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       998016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                3384291                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           70161                       # Total snoops (count)
system.membus0.snoop_fanout::samples           156126                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.448452                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.497337                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  86111     55.15%     55.15% # Request fanout histogram
system.membus0.snoop_fanout::3                  70015     44.85%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             156126                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp             14857                       # Transaction distribution
system.membus1.trans_dist::WriteReq               247                       # Transaction distribution
system.membus1.trans_dist::WriteResp              247                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        26936                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            8808                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             586                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           229                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            645                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            24288                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           24214                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        14853                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14414                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        13383                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        27797                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        88117                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        88117                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                115914                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       613056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       318692                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       931748                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      3294336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      3294336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                4226084                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           29575                       # Total snoops (count)
system.membus1.snoop_fanout::samples           105578                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.275256                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.446645                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  76517     72.47%     72.47% # Request fanout histogram
system.membus1.snoop_fanout::2                  29061     27.53%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             105578                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        29815                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.765200                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          129                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        29815                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.004327                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.260695                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000077                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.101931                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     9.329995                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.001206                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.016242                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.014750                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.033384                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.006877                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000043                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.391293                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.006371                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.583125                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000075                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.001015                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000922                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.002086                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000430                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.985325                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       501073                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       501073                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        21218                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        21218                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           16                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           16                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data           11                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           27                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           29                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           27                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           29                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          129                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            7                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         6682                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          185                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           29                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           14                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           18                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           15                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         6950                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          874                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         7648                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data           95                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           55                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         8730                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        14656                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        14656                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            7                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          874                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data        14330                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          231                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data          124                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data           16                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data           73                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data           21                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        15680                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            7                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          874                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data        14330                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          231                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data          124                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data           16                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data           73                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data           21                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        15680                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        21218                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        21218                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          129                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          148                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         6698                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          185                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           29                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           18                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         6966                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          874                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         7659                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         8743                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        14656                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        14656                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          874                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data        14357                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          232                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data          125                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data           16                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data           73                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data           21                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        15709                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          874                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data        14357                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          232                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data          125                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data           16                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data           73                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data           21                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        15709                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.997611                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997703                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.998564                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.989583                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998513                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.998119                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995690                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.992000                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.998154                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.998119                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995690                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.992000                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.998154                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        21188                       # number of writebacks
system.numa_caches_downward0.writebacks::total        21188                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4614                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     5.735022                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           78                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4614                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.016905                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.226477                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     2.044401                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.616860                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.413166                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.051248                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000039                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000014                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000020                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000017                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.000033                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.382746                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.014155                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.127775                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.038554                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.025823                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.003203                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.148922                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.358439                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.tag_accesses        66613                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        66613                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          233                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          233                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           86                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           29                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data           24                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data           24                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data           24                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data           24                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data           24                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data           25                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          260                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           41                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data           13                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          126                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           90                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          102                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1832                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1421                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          829                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          371                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data          147                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4614                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1832                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1511                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          829                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          378                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data          152                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4716                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1832                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1511                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          829                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          378                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data          152                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4716                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          233                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          233                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           86                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           29                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data           25                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          260                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          126                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           91                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          103                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1832                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1421                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          371                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1832                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1512                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          829                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          378                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data          152                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4717                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1832                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1512                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          829                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          378                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data          152                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4717                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.989011                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.990291                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999339                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999788                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999339                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999788                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          230                       # number of writebacks
system.numa_caches_downward1.writebacks::total          230                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4616                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     5.807234                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           76                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4616                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.016464                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.298156                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     2.041197                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.617175                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.449383                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.054586                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.000037                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000014                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000020                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000017                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.000029                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.346619                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.018635                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.127575                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.038573                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.028086                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.003412                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.146664                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.362952                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.tag_accesses        66578                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        66578                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          230                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          230                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           86                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           29                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data           24                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data           24                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data           24                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data           24                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data           24                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data           25                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          260                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           41                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data           13                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          126                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           90                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          102                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1832                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1421                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          829                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          371                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data          147                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4614                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1832                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1511                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          829                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          378                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data          152                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4716                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1832                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1511                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          829                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          378                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data          152                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4716                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          230                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          230                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           86                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           29                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data           24                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data           25                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          260                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          126                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           90                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          102                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1832                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1421                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          371                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4614                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1832                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1511                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          829                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          378                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data          152                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4716                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1832                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1511                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          829                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          378                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data          152                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4716                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          230                       # number of writebacks
system.numa_caches_upward0.writebacks::total          230                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        29777                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.791801                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          127                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        29777                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.004265                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.907269                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000072                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.103712                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     9.702009                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.001222                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.023826                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.014752                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.025161                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.013734                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000043                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.369204                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000004                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.006482                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.606376                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000076                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.001489                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000922                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.001573                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000858                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.986988                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       515200                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       515200                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        21188                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        21188                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           13                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           13                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           14                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           14                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data           27                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           27                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data           27                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           27                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          130                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          149                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            7                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         6668                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          185                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           29                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           14                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           18                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           15                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        14656                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        21592                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          874                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         7634                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data           95                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           55                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         8716                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            7                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          874                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data        14302                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          231                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data          124                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data           16                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data           73                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data           21                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        14657                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        30308                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            7                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          874                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data        14302                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          231                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data          124                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data           16                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data           73                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data           21                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        14657                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        30308                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        21188                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        21188                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          130                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          149                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         6681                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          185                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           29                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           18                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        14656                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        21605                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          874                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         7648                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         8730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          874                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data        14329                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          231                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data          124                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data           16                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data           73                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data           21                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        14657                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        30335                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          874                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data        14329                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          231                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data          124                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data           16                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data           73                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data           21                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        14657                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        30335                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.998054                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999398                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.998169                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998396                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.998116                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999110                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.998116                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999110                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        21166                       # number of writebacks
system.numa_caches_upward1.writebacks::total        21166                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              45992                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             25556                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              71548                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             23195                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         23195                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               54496236                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            226037                       # Number of instructions committed
system.switch_cpus00.committedOps              226037                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       217413                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             17373                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        15721                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             217413                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       283293                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       169679                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               71807                       # number of memory refs
system.switch_cpus00.num_load_insts             46222                       # Number of load instructions
system.switch_cpus00.num_store_insts            25585                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     54268491.313800                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     227744.686200                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.004179                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.995821                       # Percentage of idle cycles
system.switch_cpus00.Branches                   36386                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          965      0.43%      0.43% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          143323     63.41%     63.83% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            401      0.18%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          49121     21.73%     85.74% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         25641     11.34%     97.09% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         6586      2.91%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           226037                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              12524                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              6059                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              18583                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               54461299                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             58714                       # Number of instructions committed
system.switch_cpus01.committedOps               58714                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        56612                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         4703                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              56612                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads        78035                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        45241                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               18612                       # number of memory refs
system.switch_cpus01.num_load_insts             12524                       # Number of load instructions
system.switch_cpus01.num_store_insts             6088                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     54402200.181410                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     59098.818590                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001085                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998915                       # Percentage of idle cycles
system.switch_cpus01.Branches                    8157                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          269      0.46%      0.46% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           37376     63.66%     64.12% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            230      0.39%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          12722     21.67%     86.18% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          6088     10.37%     96.54% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         2029      3.46%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            58714                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           10490779                       # DTB read hits
system.switch_cpus02.dtb.read_misses              281                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       10256920                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           4576862                       # DTB write hits
system.switch_cpus02.dtb.write_misses             124                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       4423137                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           15067641                       # DTB hits
system.switch_cpus02.dtb.data_misses              405                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       14680057                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          52305768                       # ITB hits
system.switch_cpus02.itb.fetch_misses             219                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      52305987                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               54496111                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          53541595                       # Number of instructions committed
system.switch_cpus02.committedOps            53541595                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     51245586                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses       280850                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            751017                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      6839871                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           51245586                       # number of integer instructions
system.switch_cpus02.num_fp_insts              280850                       # number of float instructions
system.switch_cpus02.num_int_register_reads     71899907                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     39325832                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads       267303                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes       177083                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            15113996                       # number of memory refs
system.switch_cpus02.num_load_insts          10536746                       # Number of load instructions
system.switch_cpus02.num_store_insts          4577250                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     541944.003936                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     53954166.996064                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.990055                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.009945                       # Percentage of idle cycles
system.switch_cpus02.Branches                 8940893                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       888580      1.66%      1.66% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        37305537     69.68%     71.33% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          27781      0.05%     71.39% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     71.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         65934      0.12%     71.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         57311      0.11%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             3      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       10552837     19.71%     91.33% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       4577641      8.55%     99.88% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        66375      0.12%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         53542000                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              12695                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             18                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              8209                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              20904                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             18                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              6622                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          6622                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               54461133                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             60962                       # Number of instructions committed
system.switch_cpus03.committedOps               60962                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        58505                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              2602                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         4795                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              58505                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        79929                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        44771                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               20962                       # number of memory refs
system.switch_cpus03.num_load_insts             12714                       # Number of load instructions
system.switch_cpus03.num_store_insts             8248                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     54399772.530720                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     61360.469280                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001127                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998873                       # Percentage of idle cycles
system.switch_cpus03.Branches                    8490                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          461      0.76%      0.76% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           36754     60.29%     61.04% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            191      0.31%     61.36% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     61.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.02%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          13023     21.36%     82.74% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          8252     13.54%     96.27% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         2272      3.73%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            60964                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              14232                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits              6982                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              21214                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits              7411                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses          7411                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               54461044                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts             66878                       # Number of instructions committed
system.switch_cpus04.committedOps               66878                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses        64396                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              2646                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts         5247                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts              64396                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        88690                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes        51528                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               21243                       # number of memory refs
system.switch_cpus04.num_load_insts             14232                       # Number of load instructions
system.switch_cpus04.num_store_insts             7011                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     54393723.927991                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     67320.072009                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001236                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998764                       # Percentage of idle cycles
system.switch_cpus04.Branches                    9194                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass          269      0.40%      0.40% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           42238     63.16%     63.56% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            234      0.35%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          14457     21.62%     85.53% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite          7011     10.48%     96.01% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         2669      3.99%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total            66878                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              12641                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              6068                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              18709                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               54460959                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             58984                       # Number of instructions committed
system.switch_cpus05.committedOps               58984                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        56873                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         4829                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              56873                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads        78305                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        45376                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               18738                       # number of memory refs
system.switch_cpus05.num_load_insts             12641                       # Number of load instructions
system.switch_cpus05.num_store_insts             6097                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     54401588.648148                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     59370.351852                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus05.Branches                    8292                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          269      0.46%      0.46% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           37520     63.61%     64.07% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            230      0.39%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          12839     21.77%     86.22% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          6097     10.34%     96.56% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         2029      3.44%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            58984                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits               9711                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              5326                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              15037                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              6727                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          6727                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               54460874                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             43295                       # Number of instructions committed
system.switch_cpus06.committedOps               43295                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        41242                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              1816                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         2980                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              41242                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        55799                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        32671                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               15066                       # number of memory refs
system.switch_cpus06.num_load_insts              9711                       # Number of load instructions
system.switch_cpus06.num_store_insts             5355                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     54417303.248849                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     43570.751151                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000800                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999200                       # Percentage of idle cycles
system.switch_cpus06.Branches                    5768                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          252      0.58%      0.58% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           25250     58.32%     58.90% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            144      0.33%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::MemRead           9929     22.93%     82.17% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          5355     12.37%     94.54% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         2365      5.46%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            43295                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              12731                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              6075                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              18806                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               54460681                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             59192                       # Number of instructions committed
system.switch_cpus07.committedOps               59192                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        57074                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         4926                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              57074                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads        78513                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        45480                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               18835                       # number of memory refs
system.switch_cpus07.num_load_insts             12731                       # Number of load instructions
system.switch_cpus07.num_store_insts             6104                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     54401101.486869                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     59579.513131                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus07.Branches                    8396                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           37631     63.57%     64.03% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            230      0.39%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          12929     21.84%     86.26% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          6104     10.31%     96.57% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         2029      3.43%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            59192                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              69800                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          28768                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             47340                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         16581                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             117140                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          45349                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            138000                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        138121                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               54045133                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            326872                       # Number of instructions committed
system.switch_cpus08.committedOps              326872                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       316248                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          349                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              9289                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        34150                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             316248                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 349                       # number of float instructions
system.switch_cpus08.num_int_register_reads       433393                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       231086                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              117500                       # number of memory refs
system.switch_cpus08.num_load_insts             70060                       # Number of load instructions
system.switch_cpus08.num_store_insts            47440                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     53718221.621276                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     326911.378724                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.006049                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.993951                       # Percentage of idle cycles
system.switch_cpus08.Branches                   46650                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         4886      1.49%      1.49% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          196550     60.10%     61.60% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            416      0.13%     61.72% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          71273     21.79%     83.53% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         47721     14.59%     98.12% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         6135      1.88%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           327030                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              35424                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1883                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             20386                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           922                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              55810                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2805                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             29780                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         29905                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               54460708                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            188930                       # Number of instructions committed
system.switch_cpus09.committedOps              188930                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       181602                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              4772                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        21814                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             181602                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       241085                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       137754                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               56938                       # number of memory refs
system.switch_cpus09.num_load_insts             36303                       # Number of load instructions
system.switch_cpus09.num_store_insts            20635                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     54269966.455153                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     190741.544847                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.003502                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.996498                       # Percentage of idle cycles
system.switch_cpus09.Branches                   28608                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         3042      1.61%      1.61% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          119125     62.92%     64.53% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            289      0.15%     64.68% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          37566     19.84%     84.54% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         20657     10.91%     95.46% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         8602      4.54%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           189316                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              12848                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              6084                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              18932                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               54460619                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             59462                       # Number of instructions committed
system.switch_cpus10.committedOps               59462                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        57335                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         5052                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              57335                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads        78783                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        45615                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               18961                       # number of memory refs
system.switch_cpus10.num_load_insts             12848                       # Number of load instructions
system.switch_cpus10.num_store_insts             6113                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     54400767.654180                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     59851.345820                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001099                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998901                       # Percentage of idle cycles
system.switch_cpus10.Branches                    8531                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           37775     63.53%     63.98% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            230      0.39%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          13046     21.94%     86.31% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          6113     10.28%     96.59% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         2029      3.41%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            59462                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              12887                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              6087                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              18974                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               54460534                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             59552                       # Number of instructions committed
system.switch_cpus11.committedOps               59552                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        57422                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         5094                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              57422                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads        78873                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        45660                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               19003                       # number of memory refs
system.switch_cpus11.num_load_insts             12887                       # Number of load instructions
system.switch_cpus11.num_store_insts             6116                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     54400592.114230                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     59941.885770                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001101                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998899                       # Percentage of idle cycles
system.switch_cpus11.Branches                    8576                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           37823     63.51%     63.96% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            230      0.39%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          13085     21.97%     86.32% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          6116     10.27%     96.59% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         2029      3.41%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            59552                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              12926                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              6090                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              19016                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               54460449                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             59642                       # Number of instructions committed
system.switch_cpus12.committedOps               59642                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        57509                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         5136                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              57509                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads        78963                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        45705                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               19045                       # number of memory refs
system.switch_cpus12.num_load_insts             12926                       # Number of load instructions
system.switch_cpus12.num_store_insts             6119                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     54400416.574563                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     60032.425437                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001102                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998898                       # Percentage of idle cycles
system.switch_cpus12.Branches                    8621                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           37871     63.50%     63.95% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            230      0.39%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          13124     22.00%     86.34% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          6119     10.26%     96.60% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         2029      3.40%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            59642                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              12965                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              6093                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              19058                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               54460364                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             59732                       # Number of instructions committed
system.switch_cpus13.committedOps               59732                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        57596                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         5178                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              57596                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        79053                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        45750                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               19087                       # number of memory refs
system.switch_cpus13.num_load_insts             12965                       # Number of load instructions
system.switch_cpus13.num_store_insts             6122                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     54400241.035178                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     60122.964822                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001104                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998896                       # Percentage of idle cycles
system.switch_cpus13.Branches                    8666                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           37919     63.48%     63.93% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            230      0.39%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          13163     22.04%     86.35% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          6122     10.25%     96.60% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         2029      3.40%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            59732                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              13004                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              6096                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              19100                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               54460279                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             59822                       # Number of instructions committed
system.switch_cpus14.committedOps               59822                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        57683                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         5220                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              57683                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        79143                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        45795                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               19129                       # number of memory refs
system.switch_cpus14.num_load_insts             13004                       # Number of load instructions
system.switch_cpus14.num_store_insts             6125                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     54400065.496077                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     60213.503923                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus14.Branches                    8711                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           37967     63.47%     63.92% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            230      0.38%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          13202     22.07%     86.37% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          6125     10.24%     96.61% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         2029      3.39%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            59822                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              13336                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              6251                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              19587                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              6205                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          6205                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               54460104                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             61260                       # Number of instructions committed
system.switch_cpus15.committedOps               61260                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        59061                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              2394                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         5370                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              59061                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        80961                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        46867                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               19616                       # number of memory refs
system.switch_cpus15.num_load_insts             13336                       # Number of load instructions
system.switch_cpus15.num_store_insts             6280                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     54398442.581250                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     61661.418750                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001132                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998868                       # Percentage of idle cycles
system.switch_cpus15.Branches                    8947                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          257      0.42%      0.42% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           38818     63.37%     63.79% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            230      0.38%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          13541     22.10%     86.27% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          6281     10.25%     96.52% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         2133      3.48%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            61260                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          13348                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            247                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           247                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        21418                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         8641                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          503                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          201                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          557                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         21781                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        21707                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        13344                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        88620                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        88620                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        13378                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        13378                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             101998                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      3297472                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      3297472                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       318436                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       318436                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3615908                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        65311                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        130786                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.494296                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499969                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               66139     50.57%     50.57% # Request fanout histogram
system.system_bus.snoop_fanout::2               64647     49.43%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          130786                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027065                       # Number of seconds simulated
sim_ticks                                 27065346000                       # Number of ticks simulated
final_tick                               2322005292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1683940                       # Simulator instruction rate (inst/s)
host_op_rate                                  1683940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41560159                       # Simulator tick rate (ticks/s)
host_mem_usage                                 846308                       # Number of bytes of host memory used
host_seconds                                   651.23                       # Real time elapsed on the host
sim_insts                                  1096637096                       # Number of instructions simulated
sim_ops                                    1096637096                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst        66560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data        29760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         3520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst        26304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data        13248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data          832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst        13696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data         3136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            206528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst        66560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst        26304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst        13696                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       144000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        29888                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          29888                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           96                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           54                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         1040                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst          411                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst          128                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst          214                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               3227                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          467                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               467                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       227006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       127691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        44928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        40199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      2459233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      1099561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       527316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data       130056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst        73304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        49658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        66210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        52022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       971870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data       489482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        23646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        30740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       302675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        52022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst        52022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data        35470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       506035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       115868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data        14188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst         4729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data        14188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data        18917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst        26011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        18917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst        35470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        21282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              7630717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       227006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        44928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      2459233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       527316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst        73304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        66210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       971870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        23646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       302675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst        52022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       506035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst         4729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst        26011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst        35470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         5320457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        1104290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1104290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        1104290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       227006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       127691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        44928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        40199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      2459233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      1099561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       527316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data       130056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst        73304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        49658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        66210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        52022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       971870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data       489482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        23646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        30740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       302675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        52022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst        52022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data        35470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       506035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       115868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data        14188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst         4729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data        14188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data        18917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst        26011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        18917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst        35470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        21282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             8735007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data        10112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data        10752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       436416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst         3008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        15168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data        12480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        10880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data        12416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         9728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data        10688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        10048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data         9280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data         8576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data         8704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data         8896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data         9344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data        11392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            613824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       443648                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         443648                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data          158                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data          168                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          140                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         6819                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          237                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data          152                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data          167                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data          145                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data          146                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               9591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6932                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6932                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst        49658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data       373614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data       397261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       331051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     16124531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       111138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data       560421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst         4729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data       461106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data       401990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst        42564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       458742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       359426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       118232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data       394896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data       371250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst        42564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data       342874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data       316863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data       321592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data       328686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data       345239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       420907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             22679333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst        49658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       331051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       111138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst         4729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst        42564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       118232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst        42564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          699936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       16391736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            16391736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       16391736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst        49658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       373614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data       397261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       331051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     16124531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       111138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data       560421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst         4729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data       461106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data       401990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst        42564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       458742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       359426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       118232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data       394896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data       371250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst        42564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data       342874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data       316863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data       321592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data       328686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data       345239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       420907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            39071069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   461764                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 153872     49.95%     49.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    39      0.01%     49.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    30      0.01%     49.98% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                154107     50.02%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             308075                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  153872     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     39      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     27      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     30      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 153848     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              307816                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            23068965000     85.31%     85.31% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2925000      0.01%     85.32% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               1323000      0.00%     85.33% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               4775000      0.02%     85.35% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            3962301000     14.65%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        27040289000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.998319                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.999159                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu00.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total               153601                       # number of syscalls executed
system.cpu00.kern.callpal::swpctx                   5      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpipl              154279     33.42%     33.42% # number of callpals executed
system.cpu00.kern.callpal::rdps                    55      0.01%     33.43% # number of callpals executed
system.cpu00.kern.callpal::rti                 153700     33.29%     66.73% # number of callpals executed
system.cpu00.kern.callpal::callsys             153602     33.27%    100.00% # number of callpals executed
system.cpu00.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               461644                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          153703                       # number of protection mode switches
system.cpu00.kern.mode_switch::user            153627                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel            153627                      
system.cpu00.kern.mode_good::user              153627                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.999506                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.999753                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      49624226000     78.95%     78.95% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        13232335000     21.05%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           94991                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         461.455328                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           2458087                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           94991                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           25.877052                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   250.103677                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   211.351651                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.488484                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.412796                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.901280                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        34426522                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       34426522                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     10143075                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      10143075                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      6925804                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      6925804                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          567                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          567                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          454                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     17068879                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       17068879                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     17068879                       # number of overall hits
system.cpu00.dcache.overall_hits::total      17068879                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        93975                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        93975                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         1512                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1512                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           54                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          116                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        95487                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        95487                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        95487                       # number of overall misses
system.cpu00.dcache.overall_misses::total        95487                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     10237050                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10237050                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      6927316                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      6927316                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     17164366                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     17164366                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     17164366                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     17164366                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.009180                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.009180                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.000218                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.203509                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.203509                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005563                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005563                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005563                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005563                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         1330                       # number of writebacks
system.cpu00.dcache.writebacks::total            1330                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            1320                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          20647495                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            1320                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        15642.041667                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   324.073796                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   187.926204                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.632957                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.367043                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       107668382                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      107668382                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     53832211                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      53832211                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     53832211                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       53832211                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     53832211                       # number of overall hits
system.cpu00.icache.overall_hits::total      53832211                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         1320                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1320                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         1320                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1320                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         1320                       # number of overall misses
system.cpu00.icache.overall_misses::total         1320                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     53833531                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     53833531                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     53833531                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     53833531                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     53833531                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     53833531                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000025                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000025                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         1320                       # number of writebacks
system.cpu00.icache.writebacks::total            1320                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                   461419                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                153930     50.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total             307733                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                 153727     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total              307530                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            23130616000     85.44%     85.44% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               1323000      0.00%     85.44% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               4596500      0.02%     85.46% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            3936046000     14.54%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        27072581500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.998681                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.999340                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu01.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu01.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total               153601                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::swpctx                   2      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::swpipl              154019     33.39%     33.39% # number of callpals executed
system.cpu01.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu01.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu01.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total               461339                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel          153640                       # number of protection mode switches
system.cpu01.kern.mode_switch::user            153630                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                20                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel            153631                      
system.cpu01.kern.mode_good::user              153630                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch_good::kernel     0.999941                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.050000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.999909                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      13644903000     20.62%     20.62% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        13242750000     20.01%     40.63% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        39281443000     59.37%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           88740                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         389.983943                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           2971739                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           88740                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           33.488156                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   213.941615                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   176.042327                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.417855                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.343833                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.761687                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        34377649                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       34377649                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     10136448                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      10136448                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      6918046                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      6918046                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          197                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          155                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          155                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     17054494                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       17054494                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     17054494                       # number of overall hits
system.cpu01.dcache.overall_hits::total      17054494                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        87804                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        87804                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         1420                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1420                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           52                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           87                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        89224                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        89224                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        89224                       # number of overall misses
system.cpu01.dcache.overall_misses::total        89224                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     10224252                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     10224252                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      6919466                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      6919466                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     17143718                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     17143718                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     17143718                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     17143718                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.008588                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.008588                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.000205                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.208835                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.208835                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.359504                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.359504                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.005204                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.005204                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1407                       # number of writebacks
system.cpu01.dcache.writebacks::total            1407                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1009                       # number of replacements
system.cpu01.icache.tags.tagsinuse         504.850440                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          19623243                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1009                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        19448.209118                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   360.976352                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   143.874088                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.705032                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.281004                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.986036                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       107566672                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      107566672                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst     53781806                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      53781806                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst     53781806                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       53781806                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst     53781806                       # number of overall hits
system.cpu01.icache.overall_hits::total      53781806                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         1020                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1020                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         1020                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1020                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         1020                       # number of overall misses
system.cpu01.icache.overall_misses::total         1020                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst     53782826                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     53782826                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst     53782826                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     53782826                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst     53782826                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     53782826                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000019                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000019                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         1009                       # number of writebacks
system.cpu01.icache.writebacks::total            1009                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   444458                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 146969     49.96%     49.96% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    15      0.01%     49.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                147163     50.03%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             294174                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  146969     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     15      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 146957     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              293968                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            23248162500     85.90%     85.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               1323000      0.00%     85.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1984500      0.01%     85.91% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            3813782500     14.09%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        27065252500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.998600                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.999300                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu02.kern.syscall::71                      16      0.01%      0.01% # number of syscalls executed
system.cpu02.kern.syscall::73                      11      0.01%      0.02% # number of syscalls executed
system.cpu02.kern.syscall::74                      16      0.01%      0.03% # number of syscalls executed
system.cpu02.kern.syscall::256                  48800     33.32%     33.35% # number of syscalls executed
system.cpu02.kern.syscall::257                  97600     66.65%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total               146444                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 378      0.09%      0.09% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  53      0.01%      0.10% # number of callpals executed
system.cpu02.kern.callpal::swpipl              147606     33.27%     33.36% # number of callpals executed
system.cpu02.kern.callpal::rdps                    78      0.02%     33.38% # number of callpals executed
system.cpu02.kern.callpal::rti                 146527     33.02%     66.41% # number of callpals executed
system.cpu02.kern.callpal::callsys             146469     33.01%     99.42% # number of callpals executed
system.cpu02.kern.callpal::rdunique              2579      0.58%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               443690                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel          146580                       # number of protection mode switches
system.cpu02.kern.mode_switch::user            146500                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel            146500                      
system.cpu02.kern.mode_good::user              146500                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.999454                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.999727                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      13966732000     51.60%     51.60% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        13098520500     48.40%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          101365                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         491.588151                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          16323704                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          101365                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          161.038860                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   491.588151                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.960133                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.960133                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        33551251                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       33551251                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      9889819                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       9889819                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      6727997                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      6727997                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         1040                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         1040                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         1261                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1261                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     16617816                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       16617816                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     16617816                       # number of overall hits
system.cpu02.dcache.overall_hits::total      16617816                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        95170                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        95170                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         7433                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         7433                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          802                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          802                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          577                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          577                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       102603                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       102603                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       102603                       # number of overall misses
system.cpu02.dcache.overall_misses::total       102603                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      9984989                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      9984989                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      6735430                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      6735430                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     16720419                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     16720419                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     16720419                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     16720419                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.009531                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.009531                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.001104                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001104                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.435396                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.435396                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.313928                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.313928                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.006136                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.006136                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.006136                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.006136                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         9328                       # number of writebacks
system.cpu02.dcache.writebacks::total            9328                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           10121                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          40407112                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           10121                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         3992.403122                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       105513823                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      105513823                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     52741730                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      52741730                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     52741730                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       52741730                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     52741730                       # number of overall hits
system.cpu02.icache.overall_hits::total      52741730                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        10121                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        10121                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        10121                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        10121                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        10121                       # number of overall misses
system.cpu02.icache.overall_misses::total        10121                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     52751851                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     52751851                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     52751851                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     52751851                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     52751851                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     52751851                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        10121                       # number of writebacks
system.cpu02.icache.writebacks::total           10121                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   461833                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                 153761     49.96%     49.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    28      0.01%     49.98% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                153947     50.02%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total             307763                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                  153761     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     28      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                 153741     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total              307557                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            23107209000     85.40%     85.40% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               1323000      0.00%     85.40% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               5364500      0.02%     85.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            3943878500     14.58%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        27057775000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.998662                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.999331                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu03.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total               153601                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  47      0.01%      0.01% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  32      0.01%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpipl              154050     33.38%     33.40% # number of callpals executed
system.cpu03.kern.callpal::rdps                    57      0.01%     33.41% # number of callpals executed
system.cpu03.kern.callpal::rti                 153659     33.30%     66.71% # number of callpals executed
system.cpu03.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               461450                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel          153691                       # number of protection mode switches
system.cpu03.kern.mode_switch::user            153627                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel            153627                      
system.cpu03.kern.mode_good::user              153627                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.999584                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.999792                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      41663608500     75.89%     75.89% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        13233905500     24.11%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     32                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           83242                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         446.820546                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           2855830                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           83242                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           34.307561                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    45.325957                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   401.494589                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.088527                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.784169                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.872696                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        34384278                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       34384278                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     10145954                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      10145954                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      6919508                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      6919508                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          200                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          200                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          183                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          183                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     17065462                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       17065462                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     17065462                       # number of overall hits
system.cpu03.dcache.overall_hits::total      17065462                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        82271                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        82271                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         1716                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1716                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          143                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          148                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        83987                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        83987                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        83987                       # number of overall misses
system.cpu03.dcache.overall_misses::total        83987                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     10228225                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     10228225                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      6921224                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      6921224                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     17149449                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     17149449                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     17149449                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     17149449                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.008044                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.008044                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.000248                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.416910                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.416910                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.447130                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.447130                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.004897                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.004897                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.004897                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.004897                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         2968                       # number of writebacks
system.cpu03.dcache.writebacks::total            2968                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1500                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          17214844                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1500                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        11476.562667                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    18.007613                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   493.992387                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.035171                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.964829                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       107590476                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      107590476                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst     53792988                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      53792988                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst     53792988                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       53792988                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst     53792988                       # number of overall hits
system.cpu03.icache.overall_hits::total      53792988                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1500                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1500                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1500                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1500                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1500                       # number of overall misses
system.cpu03.icache.overall_misses::total         1500                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst     53794488                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     53794488                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst     53794488                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     53794488                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst     53794488                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     53794488                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000028                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000028                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1500                       # number of writebacks
system.cpu03.icache.writebacks::total            1500                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   461424                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 153746     49.96%     49.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                153927     50.02%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total             307729                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  153746     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 153724     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total              307526                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            23114823500     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               5157000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            3936514000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        27057817500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.998681                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.999340                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu04.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total               153601                       # number of syscalls executed
system.cpu04.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::swpipl              154015     33.38%     33.39% # number of callpals executed
system.cpu04.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu04.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu04.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               461343                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu04.kern.mode_switch::user            153624                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel            153624                      
system.cpu04.kern.mode_good::user              153624                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.999707                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.999854                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      41343370500     75.75%     75.75% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        13233628000     24.25%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          106281                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         433.874064                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           9977983                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          106281                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           93.883036                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   433.874064                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.847410                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.847410                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        34396570                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       34396570                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     10127503                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      10127503                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      6909764                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      6909764                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          193                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          161                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     17037267                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       17037267                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     17037267                       # number of overall hits
system.cpu04.dcache.overall_hits::total      17037267                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        97208                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        97208                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         9801                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         9801                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           61                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           76                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       107009                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       107009                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       107009                       # number of overall misses
system.cpu04.dcache.overall_misses::total       107009                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     10224711                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     10224711                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      6919565                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      6919565                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          237                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          237                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     17144276                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     17144276                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     17144276                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     17144276                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.009507                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.009507                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.001416                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.001416                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.240157                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.240157                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.320675                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.320675                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.006242                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.006242                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.006242                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.006242                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         9444                       # number of writebacks
system.cpu04.dcache.writebacks::total            9444                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            1007                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          16729908                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1007                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        16613.612711                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            1                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          511                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001953                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       107534813                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      107534813                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     53765896                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      53765896                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     53765896                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       53765896                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     53765896                       # number of overall hits
system.cpu04.icache.overall_hits::total      53765896                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         1007                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1007                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         1007                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1007                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         1007                       # number of overall misses
system.cpu04.icache.overall_misses::total         1007                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     53766903                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     53766903                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     53766903                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     53766903                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     53766903                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     53766903                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000019                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000019                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         1007                       # number of writebacks
system.cpu04.icache.writebacks::total            1007                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   461443                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                 153749     49.96%     49.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                153937     50.02%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total             307742                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                  153749     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                 153731     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total              307536                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            23114577500     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               4952000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            3937007500     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        27057860000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.998662                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.999331                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu05.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total               153601                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::swpipl              154028     33.39%     33.39% # number of callpals executed
system.cpu05.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu05.kern.callpal::rti                 153658     33.31%     66.71% # number of callpals executed
system.cpu05.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total               461357                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu05.kern.mode_switch::user            153633                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel            153633                      
system.cpu05.kern.mode_good::user              153633                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.999766                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.999883                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      41312331500     75.73%     75.73% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        13241513000     24.27%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           94918                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         467.504092                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           6179993                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           94918                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           65.108757                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   467.504092                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.913094                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.913094                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        34385349                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       34385349                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     10132515                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      10132515                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      6916632                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      6916632                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          191                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          158                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     17049147                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       17049147                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     17049147                       # number of overall hits
system.cpu05.dcache.overall_hits::total      17049147                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        92319                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        92319                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         3030                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         3030                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           61                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           85                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        95349                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        95349                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        95349                       # number of overall misses
system.cpu05.dcache.overall_misses::total        95349                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     10224834                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     10224834                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      6919662                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      6919662                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     17144496                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     17144496                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     17144496                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     17144496                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.009029                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.009029                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.000438                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.242063                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.242063                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.349794                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.349794                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.005561                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.005561                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.005561                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.005561                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         4630                       # number of writebacks
system.cpu05.dcache.writebacks::total            4630                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1082                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          17217142                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1082                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        15912.330869                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    69.342748                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   442.657252                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.135435                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.864565                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       107567736                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      107567736                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst     53782245                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total      53782245                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst     53782245                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total       53782245                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst     53782245                       # number of overall hits
system.cpu05.icache.overall_hits::total      53782245                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1082                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1082                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1082                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1082                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1082                       # number of overall misses
system.cpu05.icache.overall_misses::total         1082                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst     53783327                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total     53783327                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst     53783327                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total     53783327                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst     53783327                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total     53783327                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000020                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000020                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1082                       # number of writebacks
system.cpu05.icache.writebacks::total            1082                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   442277                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                 146552     49.96%     49.96% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    28      0.01%     49.98% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                146734     50.02%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total             293341                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                  146552     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     28      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                 146531     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total              293138                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            23297375500     86.10%     86.10% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1323000      0.00%     86.11% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               4858000      0.02%     86.12% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            3754346000     13.88%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        27057902500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.998617                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.999308                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu06.kern.syscall::256                  48800     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::257                  97600     66.67%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total               146401                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  16      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  12      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpipl              146827     33.21%     33.21% # number of callpals executed
system.cpu06.kern.callpal::rdps                    56      0.01%     33.22% # number of callpals executed
system.cpu06.kern.callpal::rti                 146459     33.12%     66.35% # number of callpals executed
system.cpu06.kern.callpal::callsys             146402     33.11%     99.46% # number of callpals executed
system.cpu06.kern.callpal::rdunique              2403      0.54%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               442175                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel          146471                       # number of protection mode switches
system.cpu06.kern.mode_switch::user            146428                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel            146428                      
system.cpu06.kern.mode_good::user              146428                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.999706                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.999853                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      40371467000     75.53%     75.53% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        13079588500     24.47%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          100705                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         403.070838                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           5217271                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          100705                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           51.807467                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   403.070838                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.787248                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.787248                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        33229482                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       33229482                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data      9802874                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       9802874                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data      6659436                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      6659436                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          200                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          200                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          170                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     16462310                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       16462310                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     16462310                       # number of overall hits
system.cpu06.dcache.overall_hits::total      16462310                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        96457                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        96457                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         4783                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4783                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           82                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          103                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       101240                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       101240                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       101240                       # number of overall misses
system.cpu06.dcache.overall_misses::total       101240                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data      9899331                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      9899331                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data      6664219                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      6664219                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     16563550                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     16563550                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     16563550                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     16563550                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.009744                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.009744                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.000718                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.000718                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.290780                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.290780                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.377289                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.377289                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.006112                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.006112                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.006112                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.006112                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         4613                       # number of writebacks
system.cpu06.dcache.writebacks::total            4613                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1378                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          30200632                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1378                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        21916.278665                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       104391168                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      104391168                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst     52193517                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      52193517                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst     52193517                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       52193517                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst     52193517                       # number of overall hits
system.cpu06.icache.overall_hits::total      52193517                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         1378                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1378                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         1378                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1378                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         1378                       # number of overall misses
system.cpu06.icache.overall_misses::total         1378                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst     52194895                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     52194895                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst     52194895                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     52194895                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst     52194895                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     52194895                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000026                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000026                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         1378                       # number of writebacks
system.cpu06.icache.writebacks::total            1378                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   461431                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                 153749     49.96%     49.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                153931     50.02%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total             307736                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                  153749     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                 153729     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total              307534                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            23114828000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               4984000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            3936810000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        27057945000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.998688                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.999344                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu07.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total               153601                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::swpipl              154022     33.38%     33.39% # number of callpals executed
system.cpu07.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu07.kern.callpal::rti                 153658     33.31%     66.71% # number of callpals executed
system.cpu07.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               461351                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu07.kern.mode_switch::user            153629                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel            153629                      
system.cpu07.kern.mode_good::user              153629                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      40969958000     75.58%     75.58% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        13233945000     24.42%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          106120                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         460.416401                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           3537347                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          106120                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           33.333462                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   460.416401                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.899251                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.899251                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        34394749                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       34394749                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     10123622                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      10123622                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data      6913406                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      6913406                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          190                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          160                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     17037028                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       17037028                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     17037028                       # number of overall hits
system.cpu07.dcache.overall_hits::total      17037028                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       100338                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       100338                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         6225                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         6225                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           61                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           83                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       106563                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       106563                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       106563                       # number of overall misses
system.cpu07.dcache.overall_misses::total       106563                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     10223960                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     10223960                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data      6919631                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      6919631                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     17143591                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     17143591                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     17143591                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     17143591                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.009814                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.009814                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.000900                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.000900                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.243028                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.243028                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.341564                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.341564                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.006216                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.006216                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.006216                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.006216                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         6185                       # number of writebacks
system.cpu07.dcache.writebacks::total            6185                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1062                       # number of replacements
system.cpu07.icache.tags.tagsinuse         506.019692                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          17216491                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1062                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        16211.385122                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    79.930607                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   426.089085                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.156114                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.832205                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988320                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       107536574                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      107536574                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst     53766688                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total      53766688                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst     53766688                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total       53766688                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst     53766688                       # number of overall hits
system.cpu07.icache.overall_hits::total      53766688                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         1066                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1066                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         1066                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1066                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         1066                       # number of overall misses
system.cpu07.icache.overall_misses::total         1066                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst     53767754                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total     53767754                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst     53767754                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total     53767754                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst     53767754                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total     53767754                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000020                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000020                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         1062                       # number of writebacks
system.cpu07.icache.writebacks::total            1062                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   461431                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                153933     50.02%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total             307736                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                 153727     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total              307530                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            23114841000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               4981000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            3936842500     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        27057987500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.998662                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.999331                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu08.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total               153601                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpipl              154022     33.38%     33.39% # number of callpals executed
system.cpu08.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu08.kern.callpal::rti                 153658     33.31%     66.71% # number of callpals executed
system.cpu08.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               461351                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu08.kern.mode_switch::user            153629                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel            153629                      
system.cpu08.kern.mode_good::user              153629                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      40617227500     75.43%     75.43% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        13232295000     24.57%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           97330                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         480.812340                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3272105                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           97330                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           33.618668                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   480.812340                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.939087                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.939087                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        34385635                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       34385635                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     10127536                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      10127536                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data      6918220                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      6918220                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          184                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          152                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     17045756                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       17045756                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     17045756                       # number of overall hits
system.cpu08.dcache.overall_hits::total      17045756                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        96291                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        96291                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         1424                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1424                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           60                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           90                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        97715                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        97715                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        97715                       # number of overall misses
system.cpu08.dcache.overall_misses::total        97715                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     10223827                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     10223827                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data      6919644                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      6919644                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     17143471                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     17143471                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     17143471                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     17143471                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.009418                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.000206                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.245902                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.245902                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.371901                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.371901                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.005700                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.005700                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.005700                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.005700                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1330                       # number of writebacks
system.cpu08.dcache.writebacks::total            1330                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1068                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          17204011                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1068                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        16108.624532                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       107529904                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      107529904                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst     53763350                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      53763350                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst     53763350                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       53763350                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst     53763350                       # number of overall hits
system.cpu08.icache.overall_hits::total      53763350                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         1068                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1068                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         1068                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1068                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         1068                       # number of overall misses
system.cpu08.icache.overall_misses::total         1068                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst     53764418                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     53764418                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst     53764418                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     53764418                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst     53764418                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     53764418                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000020                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000020                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         1068                       # number of writebacks
system.cpu08.icache.writebacks::total            1068                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   461425                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                 153749     49.96%     49.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                153926     50.02%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total             307731                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                  153749     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                 153728     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total              307533                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            23115131000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               4966000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            3936610000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        27058030000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.998714                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.999357                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu09.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total               153601                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  10      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::swpipl              154017     33.38%     33.39% # number of callpals executed
system.cpu09.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu09.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu09.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               461345                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel          153668                       # number of protection mode switches
system.cpu09.kern.mode_switch::user            153628                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel            153628                      
system.cpu09.kern.mode_good::user              153628                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      40583076500     75.41%     75.41% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        13235640000     24.59%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements          100380                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         456.911514                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           2518789                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          100380                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           25.092538                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   456.911514                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.892405                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.892405                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        34383640                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       34383640                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     10123442                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      10123442                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data      6916635                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      6916635                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          198                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          158                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     17040077                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       17040077                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     17040077                       # number of overall hits
system.cpu09.dcache.overall_hits::total      17040077                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        97890                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        97890                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         2932                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2932                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           61                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           85                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data       100822                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       100822                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data       100822                       # number of overall misses
system.cpu09.dcache.overall_misses::total       100822                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     10221332                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     10221332                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data      6919567                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      6919567                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     17140899                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     17140899                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     17140899                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     17140899                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.009577                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.009577                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.000424                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.000424                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.235521                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.235521                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.349794                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.349794                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.005882                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.005882                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.005882                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.005882                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         2916                       # number of writebacks
system.cpu09.dcache.writebacks::total            2916                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1078                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          17191000                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1078                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        15947.124304                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    23.065608                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   488.934392                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.045050                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.954950                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       107542408                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      107542408                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst     53769587                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total      53769587                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst     53769587                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total       53769587                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst     53769587                       # number of overall hits
system.cpu09.icache.overall_hits::total      53769587                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1078                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1078                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1078                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1078                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1078                       # number of overall misses
system.cpu09.icache.overall_misses::total         1078                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst     53770665                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total     53770665                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst     53770665                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total     53770665                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst     53770665                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total     53770665                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000020                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000020                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1078                       # number of writebacks
system.cpu09.icache.writebacks::total            1078                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   442225                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                 146547     49.96%     49.96% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                146726     50.02%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total             293329                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                  146547     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                 146526     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total              293129                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            23298661500     86.11%     86.11% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1323000      0.00%     86.11% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               4994000      0.02%     86.13% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            3753094000     13.87%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        27058072500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.998637                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.999318                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu10.kern.syscall::256                  48800     33.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::257                  97600     66.67%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total               146401                       # number of syscalls executed
system.cpu10.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::swpipl              146815     33.21%     33.21% # number of callpals executed
system.cpu10.kern.callpal::rdps                    54      0.01%     33.22% # number of callpals executed
system.cpu10.kern.callpal::rti                 146458     33.12%     66.34% # number of callpals executed
system.cpu10.kern.callpal::callsys             146402     33.11%     99.46% # number of callpals executed
system.cpu10.kern.callpal::rdunique              2403      0.54%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               442143                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel          146469                       # number of protection mode switches
system.cpu10.kern.mode_switch::user            146428                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel            146428                      
system.cpu10.kern.mode_good::user              146428                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.999720                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.999860                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2308030162500     99.44%     99.44% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        13083506000      0.56%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           92670                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         420.933713                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           3215593                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           92670                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           34.699396                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   243.374752                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   177.558961                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.475341                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.346795                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.822136                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        33219520                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       33219520                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      9808433                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       9808433                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data      6661183                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      6661183                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          191                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          151                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     16469616                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       16469616                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     16469616                       # number of overall hits
system.cpu10.dcache.overall_hits::total      16469616                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        91570                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        91570                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         1532                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1532                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           56                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           88                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        93102                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        93102                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        93102                       # number of overall misses
system.cpu10.dcache.overall_misses::total        93102                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      9900003                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      9900003                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      6662715                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      6662715                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     16562718                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     16562718                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     16562718                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     16562718                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.009249                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.000230                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.226721                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.226721                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.368201                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.368201                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.005621                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.005621                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.005621                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.005621                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1582                       # number of writebacks
system.cpu10.dcache.writebacks::total            1582                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             956                       # number of replacements
system.cpu10.icache.tags.tagsinuse         479.245623                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          25533148                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             956                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        26708.313808                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   318.000803                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   161.244820                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.621095                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.314931                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.936027                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       104380382                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      104380382                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst     52188652                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      52188652                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst     52188652                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       52188652                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst     52188652                       # number of overall hits
system.cpu10.icache.overall_hits::total      52188652                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         1026                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1026                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         1026                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1026                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         1026                       # number of overall misses
system.cpu10.icache.overall_misses::total         1026                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst     52189678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     52189678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst     52189678                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     52189678                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst     52189678                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     52189678                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000020                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000020                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          956                       # number of writebacks
system.cpu10.icache.writebacks::total             956                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   461418                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                153923     50.02%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total             307726                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 153724     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total              307527                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            23115545000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               4936000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            3936311000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        27058115000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.998707                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.999353                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu11.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total               153601                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpctx                   8      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpipl              154012     33.38%     33.39% # number of callpals executed
system.cpu11.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu11.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu11.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               461338                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          153666                       # number of protection mode switches
system.cpu11.kern.mode_switch::user            153625                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel            153625                      
system.cpu11.kern.mode_good::user              153625                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.999733                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.999867                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2308680972500     99.43%     99.43% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        13238775000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           83764                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         415.250798                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           3128492                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           83764                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           37.348885                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   243.473014                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   171.777783                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.475533                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.335503                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.811037                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        34372391                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       34372391                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     10141274                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      10141274                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data      6918071                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      6918071                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          169                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          155                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          155                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     17059345                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       17059345                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     17059345                       # number of overall hits
system.cpu11.dcache.overall_hits::total      17059345                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        82761                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        82761                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         1463                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1463                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           87                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           87                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        84224                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        84224                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        84224                       # number of overall misses
system.cpu11.dcache.overall_misses::total        84224                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     10224035                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     10224035                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data      6919534                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      6919534                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     17143569                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     17143569                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     17143569                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     17143569                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.008095                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.008095                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.000211                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.339844                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.339844                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.359504                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.359504                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.004913                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.004913                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.004913                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.004913                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1333                       # number of writebacks
system.cpu11.dcache.writebacks::total            1333                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             966                       # number of replacements
system.cpu11.icache.tags.tagsinuse         475.802267                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          17993674                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             966                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        18626.991718                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   327.225600                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   148.576667                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.639112                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.290189                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.929301                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       107553367                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      107553367                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst     53775131                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      53775131                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst     53775131                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       53775131                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst     53775131                       # number of overall hits
system.cpu11.icache.overall_hits::total      53775131                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         1035                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1035                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         1035                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1035                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         1035                       # number of overall misses
system.cpu11.icache.overall_misses::total         1035                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst     53776166                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     53776166                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst     53776166                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     53776166                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst     53776166                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     53776166                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000019                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000019                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          966                       # number of writebacks
system.cpu11.icache.writebacks::total             966                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   461407                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                 153746     49.96%     49.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                153913     50.02%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total             307715                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                  153746     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                 153721     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total              307523                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            23116140000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1323000      0.00%     85.44% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               4939500      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            3935755000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        27058157500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.998753                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.999376                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu12.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu12.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total               153601                       # number of syscalls executed
system.cpu12.kern.callpal::swpctx                   8      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::swpipl              154001     33.38%     33.38% # number of callpals executed
system.cpu12.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu12.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu12.kern.callpal::callsys             153602     33.30%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               461326                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel          153666                       # number of protection mode switches
system.cpu12.kern.mode_switch::user            153614                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel            153614                      
system.cpu12.kern.mode_good::user              153614                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.999662                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.999831                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2308690963500     99.43%     99.43% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        13226678000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          106656                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         425.925231                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          11107806                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          106656                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          104.146096                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   255.284398                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   170.640833                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.498602                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.333283                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.831885                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        34392179                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       34392179                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     10125113                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      10125113                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      6909851                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      6909851                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          188                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          188                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          149                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          149                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     17034964                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       17034964                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     17034964                       # number of overall hits
system.cpu12.dcache.overall_hits::total      17034964                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        97504                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        97504                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         9591                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         9591                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           55                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           89                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data       107095                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       107095                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data       107095                       # number of overall misses
system.cpu12.dcache.overall_misses::total       107095                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     10222617                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     10222617                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      6919442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      6919442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     17142059                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     17142059                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     17142059                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     17142059                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.009538                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.009538                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.001386                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.001386                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.226337                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.226337                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.373950                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.373950                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.006247                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.006247                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.006247                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.006247                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         9529                       # number of writebacks
system.cpu12.dcache.writebacks::total            9529                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             925                       # number of replacements
system.cpu12.icache.tags.tagsinuse         475.635141                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          17407027                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             925                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        18818.407568                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   327.115753                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   148.519388                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.638898                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.290077                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.928975                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       107502864                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      107502864                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst     53749944                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      53749944                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst     53749944                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       53749944                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst     53749944                       # number of overall hits
system.cpu12.icache.overall_hits::total      53749944                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          992                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          992                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          992                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          992                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          992                       # number of overall misses
system.cpu12.icache.overall_misses::total          992                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst     53750936                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     53750936                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst     53750936                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     53750936                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst     53750936                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     53750936                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000018                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000018                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          925                       # number of writebacks
system.cpu12.icache.writebacks::total             925                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   461425                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                153926     50.02%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total             307729                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 153724     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total              307527                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            23115749500     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               4834500      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            3936293000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        27058200000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.998688                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.999344                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu13.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu13.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total               153601                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpctx                   6      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpipl              154015     33.38%     33.39% # number of callpals executed
system.cpu13.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu13.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu13.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total               461339                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          153664                       # number of protection mode switches
system.cpu13.kern.mode_switch::user            153624                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel            153624                      
system.cpu13.kern.mode_good::user              153624                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2308701106000     99.43%     99.43% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        13244368000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          106603                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         424.070637                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8473117                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          106603                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           79.482913                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   262.388438                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   161.682199                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.512477                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.315786                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.828263                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        34392764                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       34392764                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     10119060                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      10119060                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data      6916246                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      6916246                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          196                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          130                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          130                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     17035306                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       17035306                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     17035306                       # number of overall hits
system.cpu13.dcache.overall_hits::total      17035306                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data       103769                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       103769                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         3299                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         3299                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           56                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          112                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data       107068                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107068                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data       107068                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107068                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     10222829                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     10222829                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data      6919545                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      6919545                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     17142374                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     17142374                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     17142374                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     17142374                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.010151                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.010151                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.000477                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.462810                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.462810                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.006246                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.006246                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         5086                       # number of writebacks
system.cpu13.dcache.writebacks::total            5086                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             976                       # number of replacements
system.cpu13.icache.tags.tagsinuse         475.748833                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          18012136                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             976                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        18455.057377                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   327.226951                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   148.521882                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.639115                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.290082                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.929197                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       107575563                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      107575563                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst     53786214                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      53786214                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst     53786214                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       53786214                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst     53786214                       # number of overall hits
system.cpu13.icache.overall_hits::total      53786214                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         1045                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1045                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         1045                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1045                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         1045                       # number of overall misses
system.cpu13.icache.overall_misses::total         1045                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst     53787259                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     53787259                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst     53787259                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     53787259                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst     53787259                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     53787259                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000019                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000019                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          976                       # number of writebacks
system.cpu13.icache.writebacks::total             976                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   442223                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                 146547     49.96%     49.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                146724     50.02%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total             293327                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                  146547     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                 146521     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total              293124                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            23299032000     86.11%     86.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1323000      0.00%     86.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               5077000      0.02%     86.13% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            3752810500     13.87%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        27058242500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.998616                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.999308                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu14.kern.syscall::256                  48800     33.33%     33.33% # number of syscalls executed
system.cpu14.kern.syscall::257                  97600     66.67%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total               146401                       # number of syscalls executed
system.cpu14.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::swpipl              146813     33.21%     33.21% # number of callpals executed
system.cpu14.kern.callpal::rdps                    54      0.01%     33.22% # number of callpals executed
system.cpu14.kern.callpal::rti                 146458     33.12%     66.34% # number of callpals executed
system.cpu14.kern.callpal::callsys             146402     33.11%     99.46% # number of callpals executed
system.cpu14.kern.callpal::rdunique              2403      0.54%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total               442141                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel          146469                       # number of protection mode switches
system.cpu14.kern.mode_switch::user            146426                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel            146426                      
system.cpu14.kern.mode_good::user              146426                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.999706                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.999853                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2308070805500     99.44%     99.44% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        13079996000      0.56%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          125301                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         430.138516                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           5130553                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          125301                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           40.945826                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   253.479961                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   176.658555                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.495078                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.345036                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.840114                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        33252620                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       33252620                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      9783465                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       9783465                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data      6653681                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      6653681                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          203                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          130                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          130                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     16437146                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       16437146                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     16437146                       # number of overall hits
system.cpu14.dcache.overall_hits::total      16437146                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       116783                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       116783                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         9007                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         9007                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           51                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          109                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       125790                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       125790                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       125790                       # number of overall misses
system.cpu14.dcache.overall_misses::total       125790                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      9900248                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      9900248                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data      6662688                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      6662688                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     16562936                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     16562936                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     16562936                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     16562936                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.011796                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.011796                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.001352                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.001352                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.200787                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.200787                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.456067                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.456067                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.007595                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.007595                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.007595                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.007595                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         8904                       # number of writebacks
system.cpu14.dcache.writebacks::total            8904                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             939                       # number of replacements
system.cpu14.icache.tags.tagsinuse         479.148759                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          25563477                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             939                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        27224.150160                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   318.274168                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   160.874591                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.621629                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.314208                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.935837                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       104366085                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      104366085                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst     52181529                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      52181529                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst     52181529                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       52181529                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst     52181529                       # number of overall hits
system.cpu14.icache.overall_hits::total      52181529                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         1009                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1009                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         1009                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1009                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         1009                       # number of overall misses
system.cpu14.icache.overall_misses::total         1009                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst     52182538                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     52182538                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst     52182538                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     52182538                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst     52182538                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     52182538                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000019                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000019                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          939                       # number of writebacks
system.cpu14.icache.writebacks::total             939                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   461525                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                 153772     49.95%     49.95% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    27      0.01%     49.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    56      0.02%     49.98% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                153980     50.02%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total             307835                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                  153772     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     27      0.01%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     56      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                 153774     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total              307629                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            23112156000     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1323000      0.00%     85.42% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               5726000      0.02%     85.44% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            3939125000     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        27058330000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.998662                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.999331                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu15.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu15.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total               153601                       # number of syscalls executed
system.cpu15.kern.callpal::swpctx                   7      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::swpipl              154119     33.40%     33.40% # number of callpals executed
system.cpu15.kern.callpal::rdps                    54      0.01%     33.41% # number of callpals executed
system.cpu15.kern.callpal::rti                 153659     33.30%     66.71% # number of callpals executed
system.cpu15.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               461444                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel          153666                       # number of protection mode switches
system.cpu15.kern.mode_switch::user            153630                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel            153630                      
system.cpu15.kern.mode_good::user              153630                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.999766                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.999883                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2308722428500     99.43%     99.43% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        13236350000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      7                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          100922                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         468.510142                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           4558694                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          100922                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           45.170468                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   283.207003                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   185.303139                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.553139                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.361920                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.915059                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        34394443                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       34394443                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     10130436                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      10130436                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data      6914085                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      6914085                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          203                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          134                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          134                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     17044521                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       17044521                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     17044521                       # number of overall hits
system.cpu15.dcache.overall_hits::total      17044521                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        95058                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        95058                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         6407                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         6407                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           84                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           84                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          141                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data       101465                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       101465                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data       101465                       # number of overall misses
system.cpu15.dcache.overall_misses::total       101465                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     10225494                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     10225494                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data      6920492                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      6920492                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     17145986                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     17145986                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     17145986                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     17145986                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.009296                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.009296                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.000926                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.000926                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.292683                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.292683                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.512727                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.512727                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.005918                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.005918                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.005918                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.005918                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         6499                       # number of writebacks
system.cpu15.dcache.writebacks::total            6499                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             969                       # number of replacements
system.cpu15.icache.tags.tagsinuse         476.726940                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          20806437                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             969                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        21472.071207                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   327.463892                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   149.263049                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.639578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.291529                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.931107                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       107561238                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      107561238                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst     53779071                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      53779071                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst     53779071                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       53779071                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst     53779071                       # number of overall hits
system.cpu15.icache.overall_hits::total      53779071                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         1032                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1032                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         1032                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1032                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         1032                       # number of overall misses
system.cpu15.icache.overall_misses::total         1032                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst     53780103                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     53780103                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst     53780103                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     53780103                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst     53780103                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     53780103                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000019                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000019                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          969                       # number of writebacks
system.cpu15.icache.writebacks::total             969                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  237                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 237                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1487                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1487                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          430                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    11566                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       1597388                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       750454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       103799                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           10801                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         9092                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1709                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 237                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             765589                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1034                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1034                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        39905                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         7404                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           695080                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              800                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1275                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2075                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             35120                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            35120                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          18494                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq        746858                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         3076                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       280832                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         2340                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       261370                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        25831                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       304100                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         3360                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       250661                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         2153                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       319944                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         2276                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       282902                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         2989                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       289932                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         2367                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       315892                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                2350025                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       112384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      6192630                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        84480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      5801288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1005440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      7195736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       119040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      5568808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        73344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      7455168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        76416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side      6400264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       103104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      6777208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        83264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      7217352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                54265926                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            41360                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           1638325                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.387003                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.515976                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 1516162     92.54%     92.54% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   22431      1.37%     93.91% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    5868      0.36%     94.27% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    4244      0.26%     94.53% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    7474      0.46%     94.99% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    6260      0.38%     95.37% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    5429      0.33%     95.70% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   70289      4.29%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     168      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             1638325                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       1648380                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       762056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       128820                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            4427                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         3174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1253                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp             790421                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                453                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               453                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        37179                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         1727                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           718137                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              627                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            801                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1428                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             35028                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            35028                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8285                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        782136                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         2449                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       284063                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         2517                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       293828                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         2196                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       275055                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         2175                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       251392                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         2104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       320331                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         2250                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       311543                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         2191                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       356969                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         2415                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       300225                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                2411703                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        88384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      6339720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side        92096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side      6640712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        74880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side      6060864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      5478216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        71168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side      7464640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        77120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      7175752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        75648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side      8619072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        88512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      6902600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                55322344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34118                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           1681314                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.501112                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.759332                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 1543996     91.83%     91.83% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    9444      0.56%     92.39% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3120      0.19%     92.58% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3976      0.24%     92.82% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    6150      0.37%     93.18% # Request fanout histogram
system.l2bus1.snoop_fanout::5                    4640      0.28%     93.46% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    3397      0.20%     93.66% # Request fanout histogram
system.l2bus1.snoop_fanout::7                  105996      6.30%     99.96% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     595      0.04%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             1681314                       # Request fanout histogram
system.l2cache0.tags.replacements               12255                       # number of replacements
system.l2cache0.tags.tagsinuse            3968.456954                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                674394                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               12255                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               55.030110                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1985.403892                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    67.896636                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   117.342512                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     1.013332                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   106.626163                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   498.755963                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   382.807949                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    76.743006                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   116.750413                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     8.037711                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   118.856603                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.095053                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   106.860381                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   129.573854                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   145.703756                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     1.939453                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   104.050277                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.484718                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.016576                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.028648                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000247                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.026032                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.121767                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.093459                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.018736                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.028504                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.001962                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.029018                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000023                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.026089                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.031634                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.035572                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000473                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.025403                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.968862                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4058                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1405                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1247                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         1160                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            12358890                       # Number of tag accesses
system.l2cache0.tags.data_accesses           12358890                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        39905                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        39905                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         7404                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         7404                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           20                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             25                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data         1116                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data         1107                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         1782                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data         1159                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data         9241                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data         2721                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data         4339                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data         5936                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           27401                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         1203                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         1001                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst         8941                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         1230                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          974                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         1054                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst          949                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         1056                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        16408                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data        93617                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data        87457                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        91842                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data        81781                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data        96799                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data        91932                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data        95982                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data       100016                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       739426                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         1203                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data        94733                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         1001                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data        88564                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst         8941                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        93624                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         1230                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data        82940                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          974                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data       106040                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         1054                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data        94653                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst          949                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data       100321                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         1056                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data       105952                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             783235                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         1203                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data        94733                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         1001                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data        88564                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst         8941                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        93624                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         1230                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data        82940                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          974                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data       106040                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         1054                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data        94653                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst          949                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data       100321                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         1056                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data       105952                       # number of overall hits
system.l2cache0.overall_hits::total            783235                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          107                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data           17                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          217                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           49                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data           15                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data           18                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data           18                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          455                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data           51                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            9                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          330                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data           46                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            9                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           18                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            7                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          475                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data          155                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data           40                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         5142                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data           60                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data           47                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data           28                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          171                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          133                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          5776                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst          117                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         1180                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          270                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           33                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst           28                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst          429                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           10                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2086                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data          201                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data          151                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         3064                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          315                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          199                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          178                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          295                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data          153                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         4556                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst          117                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data          356                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data          191                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         1180                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         8206                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          270                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          375                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           33                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          246                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst           28                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          206                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst          429                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          466                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           10                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data          286                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            12418                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst          117                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data          356                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data          191                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         1180                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         8206                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          270                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          375                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           33                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          246                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst           28                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          206                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst          429                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          466                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           10                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data          286                       # number of overall misses
system.l2cache0.overall_misses::total           12418                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        39905                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        39905                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         7404                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         7404                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          480                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          336                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          483                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data         1271                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data         1147                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         6924                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data         1219                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         9288                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data         2749                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         4510                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data         6069                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        33177                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst         1320                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         1020                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        10121                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1500                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         1007                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1082                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         1378                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         1066                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        18494                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data        93818                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data        87608                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        94906                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data        82096                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data        96998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data        92110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data        96277                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data       100169                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total       743982                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst         1320                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data        95089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         1020                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data        88755                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        10121                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data       101830                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1500                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data        83315                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         1007                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data       106286                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1082                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data        94859                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         1378                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data       100787                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         1066                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data       106238                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         795653                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst         1320                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data        95089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         1020                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data        88755                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        10121                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data       101830                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1500                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data        83315                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         1007                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data       106286                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1082                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data        94859                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         1378                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data       100787                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         1066                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data       106238                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        795653                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.915612                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.942308                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.947368                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.947917                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.982143                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.983437                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.121951                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.034874                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.742634                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.049221                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.005060                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.010186                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.037916                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.021915                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.174097                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.088636                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.018627                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.116589                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.180000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.032771                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.025878                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.311321                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.009381                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.112793                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.002142                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.001724                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.032285                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.003837                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.002052                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.001932                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.003064                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.001527                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.006124                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.088636                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.003744                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.018627                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.002152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.116589                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.080585                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.180000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.004501                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.032771                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.002315                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.025878                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.002172                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.311321                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.004624                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.009381                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.002692                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.015607                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.088636                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.003744                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.018627                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.002152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.116589                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.080585                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.180000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.004501                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.032771                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.002315                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.025878                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.002172                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.311321                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.004624                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.009381                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.002692                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.015607                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           6531                       # number of writebacks
system.l2cache0.writebacks::total                6531                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                2641                       # number of replacements
system.l2cache1.tags.tagsinuse            3983.273642                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 57651                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                2641                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               21.829231                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1363.943078                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data            3                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     1.963861                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   370.140515                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   403.227815                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   568.414005                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   573.122564                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    19.885079                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   119.846575                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   113.975649                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     0.967789                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   106.596919                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst     0.000508                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   108.754759                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     1.265415                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   107.567887                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst     2.913318                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   116.687907                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.332994                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000732                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000479                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.090366                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.098444                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.138773                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.139923                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.004855                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.029259                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.027826                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000236                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.026025                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.026551                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000309                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.026262                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.000711                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.028488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.972479                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3955                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          677                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         2938                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.965576                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            12688074                       # Number of tag accesses
system.l2cache1.tags.data_accesses           12688074                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        37179                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        37179                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         1727                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         1727                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data         1100                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data         2600                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data         1211                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data         1160                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data         9274                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data         2932                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data         8673                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data         5938                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total           32888                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          890                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         1056                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst          794                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         1035                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst          990                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         1044                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst          998                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         1017                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         7824                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data        95941                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data        97587                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data        91238                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data        82510                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data        97260                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data       103506                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data       116541                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data        94778                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       779361                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          890                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data        97041                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         1056                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data       100187                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst          794                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data        92449                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         1035                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data        83670                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst          990                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data       106534                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         1044                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data       106438                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst          998                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data       125214                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         1017                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data       100716                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             820073                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          890                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data        97041                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         1056                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data       100187                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst          794                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data        92449                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         1035                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data        83670                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst          990                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data       106534                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         1044                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data       106438                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst          998                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data       125214                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         1017                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data       100716                       # number of overall hits
system.l2cache1.overall_hits::total            820073                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data           54                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           39                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data           44                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data           45                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data           47                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data           90                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data           73                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          197                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          589                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           88                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data           44                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data           59                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data           44                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data           49                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data           70                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data           64                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data           99                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          517                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data          169                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data           59                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data           65                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data           47                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data           49                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data           50                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data           47                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          182                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total           668                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst          178                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst           22                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst          232                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst           11                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst           15                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          461                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data          376                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          254                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data          315                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data          212                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data          203                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data          207                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data          192                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data          239                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         1998                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst          178                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data          545                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst           22                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data          313                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst          232                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data          380                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          259                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          252                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          257                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst           11                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data          239                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst           15                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data          421                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             3127                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst          178                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data          545                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst           22                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data          313                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst          232                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data          380                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          259                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          252                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          257                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst           11                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data          239                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst           15                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data          421                       # number of overall misses
system.l2cache1.overall_misses::total            3127                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        37179                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        37179                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         1727                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         1727                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          590                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         1269                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data         2659                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data         1276                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data         1207                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data         9323                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data         2982                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data         8720                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data         6120                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        33556                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         1068                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1078                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         1026                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         1035                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst          992                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         1045                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         1032                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8285                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data        96317                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data        97841                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data        91553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data        82722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data        97463                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data       103713                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data       116733                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data        95017                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       781359                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         1068                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data        97586                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1078                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data       100500                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         1026                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data        92829                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         1035                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data        83929                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst          992                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data       106786                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         1045                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data       106695                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         1009                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data       125453                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         1032                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data       101137                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         823200                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         1068                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data        97586                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1078                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data       100500                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         1026                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data        92829                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         1035                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data        83929                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst          992                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data       106786                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         1045                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data       106695                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         1009                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data       125453                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         1032                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data       101137                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        823200                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.978261                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.998305                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.133176                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.022189                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.050940                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.038940                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.005256                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.016767                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.005390                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.029739                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.019907                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.166667                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.020408                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.226121                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.002016                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.000957                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.010902                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.014535                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.055643                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.003904                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.002596                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.003441                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.002563                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.002083                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.001996                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.001645                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.002515                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.002557                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.166667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.005585                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.020408                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.003114                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.226121                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.004094                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.003086                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.002016                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.002360                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.000957                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.002409                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.010902                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.001905                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.014535                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.004163                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.003799                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.166667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.005585                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.020408                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.003114                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.226121                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.004094                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.003086                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.002016                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.002360                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.000957                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.002409                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.010902                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.001905                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.014535                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.004163                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.003799                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            870                       # number of writebacks
system.l2cache1.writebacks::total                 870                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                237                       # Transaction distribution
system.membus0.trans_dist::ReadResp              7905                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1487                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1487                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         6622                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4528                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             969                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1656                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           1458                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8946                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            5985                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7668                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        10345                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        29719                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2542                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        42606                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         5436                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          906                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         6342                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 48948                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       243328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       967936                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1219206                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        86336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         3624                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        89960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1309166                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           23840                       # Total snoops (count)
system.membus0.snoop_fanout::samples            55949                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.411518                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.492113                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  32925     58.85%     58.85% # Request fanout histogram
system.membus0.snoop_fanout::3                  23024     41.15%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              55949                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              6054                       # Transaction distribution
system.membus1.trans_dist::WriteReq               453                       # Transaction distribution
system.membus1.trans_dist::WriteResp              453                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         7029                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            4345                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1056                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          1226                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1448                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8987                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            6034                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         6054                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         6924                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         6621                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        13545                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        29594                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        29594                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 43139                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       168640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        90728                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       259368                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       967744                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       967744                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1227112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           10516                       # Total snoops (count)
system.membus1.snoop_fanout::samples            38750                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.243458                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.429175                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  29316     75.65%     75.65% # Request fanout histogram
system.membus1.snoop_fanout::2                   9434     24.35%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              38750                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9254                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.896774                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          106                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9254                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.011455                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    13.994353                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.005829                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.016651                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.062412                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.000802                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     0.417426                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000863                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.250476                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000079                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.012167                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.032220                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.000115                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.042737                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.060645                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.874647                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.000364                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.001041                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.003901                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000050                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.026089                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000054                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.015655                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000760                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.002014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.002671                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.003790                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.931048                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       162441                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       162441                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6155                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6155                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data           16                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data            8                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          145                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           33                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data           10                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          230                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data           13                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           73                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data           16                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          111                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data          136                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           39                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         5015                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data           57                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           40                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           25                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           27                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           30                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         5369                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst           21                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data          136                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data          129                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          140                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         2263                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           47                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          219                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          155                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          146                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           18                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data          181                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data          140                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3597                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst           21                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data          272                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data          168                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          140                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         7278                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           47                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          276                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data          195                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          171                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           18                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          208                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data          170                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         8966                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst           21                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data          272                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data          168                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          140                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         7278                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           47                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          276                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data          195                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          171                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           18                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          208                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data          170                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         8966                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6155                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6155                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           33                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          230                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          111                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data          136                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           39                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         5015                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data           57                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           40                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           25                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           27                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           30                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         5369                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data          136                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data          130                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         2265                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          219                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          146                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data          181                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3600                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst           21                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data          272                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data          169                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          140                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         7280                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           47                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          276                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data          195                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          171                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           18                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          208                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data          170                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         8969                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst           21                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data          272                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data          169                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          140                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         7280                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           47                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          276                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data          195                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          171                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           18                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          208                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data          170                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         8969                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.992308                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999117                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999167                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.994083                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999725                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999666                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.994083                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999725                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999666                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6159                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6159                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          654                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.463371                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          328                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          654                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.501529                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.991548                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.016357                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     1.838174                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.018332                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.316535                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.085268                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     1.563844                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     1.903464                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.001606                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.936106                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.940431                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.129207                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.074622                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.663850                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     3.984029                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.061972                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.001022                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.114886                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.001146                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.019783                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.005329                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.097740                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.118966                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000100                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.058507                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.058777                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.008075                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.004664                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.041491                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.249002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.841461                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        24341                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        24341                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           97                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           97                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           19                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           17                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data           17                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data           20                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data           15                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data           16                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data           14                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data           44                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          162                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           45                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data           39                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data           44                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data           40                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data           38                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data           38                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data           35                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data           64                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          343                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          124                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data           24                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data           31                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data           18                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data           21                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data           11                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          232                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst          128                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data          135                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst           22                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data           68                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst          214                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data          141                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data           54                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data           51                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data           55                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst           11                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data           45                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data           87                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1028                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst          128                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data          259                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst           22                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data           92                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst          214                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data          172                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data           72                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data           72                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data           66                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst           11                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data           46                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data           89                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         1260                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst          128                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data          259                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst           22                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data           92                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst          214                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data          172                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data           72                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data           72                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data           66                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst           11                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data           46                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst           15                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data           89                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         1260                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           97                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           97                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data           44                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          162                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          343                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          124                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data           24                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data           31                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data           18                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data           21                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data           11                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst          128                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data          135                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data           70                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst          214                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data          142                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1032                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst          128                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data          259                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst           22                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data           94                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst          214                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data          173                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data           72                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data           72                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data           66                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst           11                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data           46                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data           89                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         1264                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst          128                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data          259                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst           22                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data           94                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst          214                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data          173                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data           72                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data           72                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data           66                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst           11                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data           46                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data           89                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         1264                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.971429                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.992958                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.996124                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.978723                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.994220                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.996835                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.978723                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.994220                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.996835                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           95                       # number of writebacks
system.numa_caches_downward1.writebacks::total           95                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          651                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    12.984048                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          351                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          651                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.539171                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.431041                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.016621                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     1.838882                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.027764                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.066313                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.102610                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     1.563377                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     1.260337                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.001521                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.935924                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.940258                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.124259                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.064844                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.626676                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     3.983622                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.089440                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.001039                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.114930                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.001735                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.004145                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.006413                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.097711                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.078771                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000095                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.058495                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.058766                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.007766                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.004053                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.039167                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.248976                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.811503                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        24289                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        24289                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           95                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           95                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           19                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           17                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data           17                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data           20                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data           15                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data           16                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data           14                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data           44                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          162                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           45                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data           39                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data           44                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data           40                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data           38                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data           38                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data           35                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data           64                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          343                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          124                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data           24                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data           31                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data           18                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data           21                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data           11                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          232                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst          128                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data          135                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst           22                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data           68                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst          214                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data          140                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data           54                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data           51                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data           55                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst           11                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data           44                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data           87                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         1026                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst          128                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data          259                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst           22                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data           92                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst          214                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data          171                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data           72                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data           72                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data           66                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst           11                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data           45                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data           89                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         1258                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst          128                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data          259                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst           22                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data           92                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst          214                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data          171                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data           72                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data           72                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data           66                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst           11                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data           45                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst           15                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data           89                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         1258                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           95                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           95                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data           17                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data           44                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          162                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          343                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          124                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data           24                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data           31                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data           18                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data           21                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data           11                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst          128                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data          135                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst          214                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data          141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         1028                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst          128                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data          259                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst           22                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data           92                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst          214                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data          172                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data           72                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data           72                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data           66                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst           11                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data           46                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data           89                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         1260                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst          128                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data          259                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst           22                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data           92                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst          214                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data          172                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data           72                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data           72                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data           66                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst           11                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data           46                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data           89                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         1260                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.992908                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.977778                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998054                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.994186                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.978261                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998413                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.994186                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.978261                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998413                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           91                       # number of writebacks
system.numa_caches_upward0.writebacks::total           91                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9259                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.043936                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          103                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9259                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.011124                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    14.126109                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.005322                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.016644                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.059709                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.001112                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     0.458132                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.001024                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.249981                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000079                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.012844                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.030873                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.000093                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.021965                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.060049                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.882882                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.000333                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.001040                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.003732                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000069                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.028633                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000064                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.015624                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000803                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.001930                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000006                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.001373                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.003753                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.940246                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       162449                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       162449                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6159                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6159                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            4                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data           16                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data            8                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          145                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           33                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data           10                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            7                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          230                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data           13                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           73                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data           16                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          111                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data          136                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           39                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         5013                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data           57                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           40                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           25                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           27                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           30                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         5367                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst           21                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data          136                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data          129                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          140                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         2263                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           47                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          219                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          155                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          145                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           18                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data          180                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data          140                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3595                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst           21                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data          272                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data          168                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          140                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         7276                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           47                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          276                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data          195                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          170                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           18                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          207                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data          170                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         8962                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst           21                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data          272                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data          168                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          140                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         7276                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           47                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          276                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data          195                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          170                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           18                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          207                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data          170                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         8962                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6159                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6159                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           33                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          230                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          111                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data          136                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           39                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         5015                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data           57                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           40                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           25                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           27                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           30                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         5369                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data          136                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         2263                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          219                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          146                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data          181                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3597                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst           21                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data          272                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data          168                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          140                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         7278                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           47                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          276                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data          195                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          171                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           18                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          208                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data          170                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         8966                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst           21                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data          272                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data          168                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          140                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         7278                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           47                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          276                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data          195                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          171                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           18                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          208                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data          170                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         8966                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999601                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999627                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.993151                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.994475                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999444                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999725                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.994152                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.995192                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999554                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999725                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.994152                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.995192                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999554                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6159                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6159                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           10237796                       # DTB read hits
system.switch_cpus00.dtb.read_misses               16                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses        3758494                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           7081740                       # DTB write hits
system.switch_cpus00.dtb.write_misses               1                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           17319536                       # DTB hits
system.switch_cpus00.dtb.data_misses               17                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses        5192255                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          32162657                       # ITB hits
system.switch_cpus00.itb.fetch_misses               7                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      32162664                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               54080546                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          53833514                       # Number of instructions committed
system.switch_cpus00.committedOps            53833514                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     43185191                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     11390200                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           1646634                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      3145746                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           43185191                       # number of integer instructions
system.switch_cpus00.num_fp_insts            11390200                       # number of float instructions
system.switch_cpus00.num_int_register_reads     68993880                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     30723933                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     13181351                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes      9205646                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            17319737                       # number of memory refs
system.switch_cpus00.num_load_insts          10237924                       # Number of load instructions
system.switch_cpus00.num_store_insts          7081813                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     296893.708321                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     53783652.291679                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.994510                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.005490                       # Percentage of idle cycles
system.switch_cpus00.Branches                 5569944                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      2381565      4.42%      4.42% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        23524111     43.70%     48.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            337      0.00%     48.12% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     48.12% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd       4549813      8.45%     56.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp        571600      1.06%     57.64% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt        657203      1.22%     58.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      1759200      3.27%     62.12% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        119601      0.22%     62.35% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       10239486     19.02%     81.41% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       7081869     13.16%     94.57% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess      2923146      5.43%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         53833531                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           10224482                       # DTB read hits
system.switch_cpus01.dtb.read_misses               16                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses        3760094                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           7073365                       # DTB write hits
system.switch_cpus01.dtb.write_misses               1                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           17297847                       # DTB hits
system.switch_cpus01.dtb.data_misses               17                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses        5193855                       # DTB accesses
system.switch_cpus01.itb.fetch_hits          32177030                       # ITB hits
system.switch_cpus01.itb.fetch_misses               7                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses      32177037                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               54145242                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts          53782809                       # Number of instructions committed
system.switch_cpus01.committedOps            53782809                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses     43120328                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     11406666                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           1640771                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts      3140801                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts           43120328                       # number of integer instructions
system.switch_cpus01.num_fp_insts            11406666                       # number of float instructions
system.switch_cpus01.num_int_register_reads     68922964                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes     30673319                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     13211485                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes      9222078                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            17297946                       # number of memory refs
system.switch_cpus01.num_load_insts          10224517                       # Number of load instructions
system.switch_cpus01.num_store_insts          7073429                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     347971.509473                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     53797270.490527                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.993573                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.006427                       # Percentage of idle cycles
system.switch_cpus01.Branches                 5559894                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass      2381316      4.43%      4.43% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        23483415     43.66%     48.09% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            225      0.00%     48.09% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     48.09% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd       4565909      8.49%     56.58% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp        571700      1.06%     57.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt        657103      1.22%     58.87% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      1758200      3.27%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        119501      0.22%     62.36% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       10225026     19.01%     81.42% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       7073433     13.15%     94.57% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess      2921398      5.43%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total         53782826                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            9983653                       # DTB read hits
system.switch_cpus02.dtb.read_misses              396                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        3739800                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           6883636                       # DTB write hits
system.switch_cpus02.dtb.write_misses             119                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       1438011                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           16867289                       # DTB hits
system.switch_cpus02.dtb.data_misses              515                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        5177811                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          31638207                       # ITB hits
system.switch_cpus02.itb.fetch_misses             212                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      31638419                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               54130703                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          52751336                       # Number of instructions committed
system.switch_cpus02.committedOps            52751336                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     42237547                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     11287366                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           1622161                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      3140844                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           42237547                       # number of integer instructions
system.switch_cpus02.num_fp_insts            11287366                       # number of float instructions
system.switch_cpus02.num_int_register_reads     67583225                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     29975719                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     13096073                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      9127902                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            16871560                       # number of memory refs
system.switch_cpus02.num_load_insts           9987227                       # Number of load instructions
system.switch_cpus02.num_store_insts          6884333                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     1378640.280105                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     52752062.719895                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.974531                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.025469                       # Percentage of idle cycles
system.switch_cpus02.Branches                 5521195                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      2342194      4.44%      4.44% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        23126949     43.84%     48.28% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           1137      0.00%     48.28% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     48.28% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       4501770      8.53%     56.82% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp        574100      1.09%     57.91% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt        640303      1.21%     59.12% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult      1746200      3.31%     62.43% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        119501      0.23%     62.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt        25600      0.05%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        9991507     18.94%     81.65% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       6884838     13.05%     94.70% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      2797752      5.30%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         52751851                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           10228327                       # DTB read hits
system.switch_cpus03.dtb.read_misses              231                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses        3758279                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           7075127                       # DTB write hits
system.switch_cpus03.dtb.write_misses              20                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       1433780                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           17303454                       # DTB hits
system.switch_cpus03.dtb.data_misses              251                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses        5192059                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          32161524                       # ITB hits
system.switch_cpus03.itb.fetch_misses              78                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      32161602                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               54115561                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts          53794237                       # Number of instructions committed
system.switch_cpus03.committedOps            53794237                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses     43145650                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     11390248                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           1641629                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      3145511                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts           43145650                       # number of integer instructions
system.switch_cpus03.num_fp_insts            11390248                       # number of float instructions
system.switch_cpus03.num_int_register_reads     68939566                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     30694017                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     13182966                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes      9205346                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            17304143                       # number of memory refs
system.switch_cpus03.num_load_insts          10228799                       # Number of load instructions
system.switch_cpus03.num_store_insts          7075344                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     336043.042557                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     53779517.957443                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.993790                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.006210                       # Percentage of idle cycles
system.switch_cpus03.Branches                 5564286                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      2382368      4.43%      4.43% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        23498609     43.68%     48.11% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            383      0.00%     48.11% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     48.11% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd       4552616      8.46%     56.57% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp        571800      1.06%     57.64% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt        657003      1.22%     58.86% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      1757200      3.27%     62.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        119401      0.22%     62.35% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       10229611     19.02%     81.41% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       7075399     13.15%     94.56% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      2924498      5.44%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         53794488                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           10224901                       # DTB read hits
system.switch_cpus04.dtb.read_misses               17                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses        3760296                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           7073439                       # DTB write hits
system.switch_cpus04.dtb.write_misses               1                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           17298340                       # DTB hits
system.switch_cpus04.dtb.data_misses               18                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses        5194057                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          32159144                       # ITB hits
system.switch_cpus04.itb.fetch_misses               7                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      32159151                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               54115648                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          53766885                       # Number of instructions committed
system.switch_cpus04.committedOps            53766885                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     43120161                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     11394866                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           1640767                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      3141220                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           43120161                       # number of integer instructions
system.switch_cpus04.num_fp_insts            11394866                       # number of float instructions
system.switch_cpus04.num_int_register_reads     68914669                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     30672240                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     13187285                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes      9210378                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            17298511                       # number of memory refs
system.switch_cpus04.num_load_insts          10224982                       # Number of load instructions
system.switch_cpus04.num_store_insts          7073529                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     363693.896093                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     53751954.103907                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.993279                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.006721                       # Percentage of idle cycles
system.switch_cpus04.Branches                 5556645                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      2381334      4.43%      4.43% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        23478851     43.67%     48.10% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            232      0.00%     48.10% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd       4552809      8.47%     56.56% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        571600      1.06%     57.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt        657203      1.22%     58.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      1759200      3.27%     62.12% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv        119601      0.22%     62.34% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       10225485     19.02%     81.41% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       7073530     13.16%     94.57% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      2921458      5.43%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         53766903                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           10225022                       # DTB read hits
system.switch_cpus05.dtb.read_misses               21                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses        3760305                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           7073539                       # DTB write hits
system.switch_cpus05.dtb.write_misses               2                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       1433762                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           17298561                       # DTB hits
system.switch_cpus05.dtb.data_misses               23                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses        5194067                       # DTB accesses
system.switch_cpus05.itb.fetch_hits          32174973                       # ITB hits
system.switch_cpus05.itb.fetch_misses               7                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses      32174980                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               54115735                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts          53783304                       # Number of instructions committed
system.switch_cpus05.committedOps            53783304                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses     43122913                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     11405472                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           1640813                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      3141173                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts           43122913                       # number of integer instructions
system.switch_cpus05.num_fp_insts            11405472                       # number of float instructions
system.switch_cpus05.num_int_register_reads     68925927                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     30675127                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     13208686                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes      9220878                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            17298738                       # number of memory refs
system.switch_cpus05.num_load_insts          10225107                       # Number of load instructions
system.switch_cpus05.num_store_insts          7073631                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     347277.018400                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     53768457.981600                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.993583                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.006417                       # Percentage of idle cycles
system.switch_cpus05.Branches                 5559571                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      2381345      4.43%      4.43% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        23484284     43.66%     48.09% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            234      0.00%     48.09% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     48.09% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd       4564509      8.49%     56.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp        571700      1.06%     57.64% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt        657103      1.22%     58.86% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      1758200      3.27%     62.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv        119501      0.22%     62.36% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       10225620     19.01%     81.42% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       7073635     13.15%     94.57% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      2921596      5.43%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total         53783327                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits            9897140                       # DTB read hits
system.switch_cpus06.dtb.read_misses               28                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses        3732627                       # DTB read accesses
system.switch_cpus06.dtb.write_hits           6810924                       # DTB write hits
system.switch_cpus06.dtb.write_misses               4                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses       1433764                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           16708064                       # DTB hits
system.switch_cpus06.dtb.data_misses               32                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses        5166391                       # DTB accesses
system.switch_cpus06.itb.fetch_hits          31585023                       # ITB hits
system.switch_cpus06.itb.fetch_misses              15                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses      31585038                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               54115822                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts          52194863                       # Number of instructions committed
system.switch_cpus06.committedOps            52194863                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses     41697478                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses     11285477                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           1607453                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      3057140                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts           41697478                       # number of integer instructions
system.switch_cpus06.num_fp_insts            11285477                       # number of float instructions
system.switch_cpus06.num_int_register_reads     66844362                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     29599945                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads     13098487                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes      9127278                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            16710676                       # number of memory refs
system.switch_cpus06.num_load_insts           9899641                       # Number of load instructions
system.switch_cpus06.num_store_insts          6811035                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1935267.227253                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     52180554.772747                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.964238                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.035762                       # Percentage of idle cycles
system.switch_cpus06.Branches                 5420035                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass      2331164      4.47%      4.47% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        22754279     43.59%     48.06% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            241      0.00%     48.06% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     48.06% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd       4503410      8.63%     56.69% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp        574100      1.10%     57.79% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt        640303      1.23%     59.02% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult      1746200      3.35%     62.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv        119501      0.23%     62.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt        25600      0.05%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead        9901728     18.97%     81.61% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite       6811056     13.05%     94.66% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      2787313      5.34%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         52194895                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           10224147                       # DTB read hits
system.switch_cpus07.dtb.read_misses               16                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses        3759494                       # DTB read accesses
system.switch_cpus07.dtb.write_hits           7073507                       # DTB write hits
system.switch_cpus07.dtb.write_misses               1                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           17297654                       # DTB hits
system.switch_cpus07.dtb.data_misses               17                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses        5193255                       # DTB accesses
system.switch_cpus07.itb.fetch_hits          32159815                       # ITB hits
system.switch_cpus07.itb.fetch_misses               7                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses      32159822                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               54115907                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts          53767737                       # Number of instructions committed
system.switch_cpus07.committedOps            53767737                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses     43117779                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     11396266                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           1640805                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts      3141096                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts           43117779                       # number of integer instructions
system.switch_cpus07.num_fp_insts            11396266                       # number of float instructions
system.switch_cpus07.num_int_register_reads     68908980                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     30671105                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     13192085                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes      9211578                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            17297825                       # number of memory refs
system.switch_cpus07.num_load_insts          10224227                       # Number of load instructions
system.switch_cpus07.num_store_insts          7073598                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     362848.868094                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     53753058.131906                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.993295                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.006705                       # Percentage of idle cycles
system.switch_cpus07.Branches                 5557372                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass      2381332      4.43%      4.43% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        23478140     43.67%     48.09% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            233      0.00%     48.10% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd       4557209      8.48%     56.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp        571800      1.06%     57.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt        657003      1.22%     58.86% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      1757200      3.27%     62.12% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv        119401      0.22%     62.35% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       10224738     19.02%     81.41% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite       7073602     13.16%     94.57% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      2921496      5.43%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total         53767754                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           10224007                       # DTB read hits
system.switch_cpus08.dtb.read_misses               16                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses        3759394                       # DTB read accesses
system.switch_cpus08.dtb.write_hits           7073512                       # DTB write hits
system.switch_cpus08.dtb.write_misses               1                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           17297519                       # DTB hits
system.switch_cpus08.dtb.data_misses               17                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses        5193155                       # DTB accesses
system.switch_cpus08.itb.fetch_hits          32156515                       # ITB hits
system.switch_cpus08.itb.fetch_misses               7                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses      32156522                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               54115993                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts          53764401                       # Number of instructions committed
system.switch_cpus08.committedOps            53764401                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     43118145                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     11392866                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           1640821                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts      3141039                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           43118145                       # number of integer instructions
system.switch_cpus08.num_fp_insts            11392866                       # number of float instructions
system.switch_cpus08.num_int_register_reads     68908322                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     30671407                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     13185285                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes      9208278                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            17297690                       # number of memory refs
system.switch_cpus08.num_load_insts          10224087                       # Number of load instructions
system.switch_cpus08.num_store_insts          7073603                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     366185.538576                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     53749807.461424                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.993233                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.006767                       # Percentage of idle cycles
system.switch_cpus08.Branches                 5557026                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      2381332      4.43%      4.43% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        23478238     43.67%     48.10% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            232      0.00%     48.10% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd       4552809      8.47%     56.57% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        571700      1.06%     57.63% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt        657103      1.22%     58.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult      1758200      3.27%     62.12% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv        119501      0.22%     62.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       10224600     19.02%     81.41% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite       7073607     13.16%     94.57% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      2921496      5.43%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total         53764418                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           10221532                       # DTB read hits
system.switch_cpus09.dtb.read_misses               16                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses        3756894                       # DTB read accesses
system.switch_cpus09.dtb.write_hits           7073452                       # DTB write hits
system.switch_cpus09.dtb.write_misses               1                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           17294984                       # DTB hits
system.switch_cpus09.dtb.data_misses               17                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses        5190655                       # DTB accesses
system.switch_cpus09.itb.fetch_hits          32163128                       # ITB hits
system.switch_cpus09.itb.fetch_misses               7                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses      32163135                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               54116078                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts          53770648                       # Number of instructions committed
system.switch_cpus09.committedOps            53770648                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses     43115306                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses     11394866                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           1640787                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts      3141125                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts           43115306                       # number of integer instructions
system.switch_cpus09.num_fp_insts            11394866                       # number of float instructions
system.switch_cpus09.num_int_register_reads     68902416                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes     30671470                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads     13194685                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes      9210078                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            17295147                       # number of memory refs
system.switch_cpus09.num_load_insts          10221607                       # Number of load instructions
system.switch_cpus09.num_store_insts          7073540                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     359940.800285                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     53756137.199715                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.993349                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.006651                       # Percentage of idle cycles
system.switch_cpus09.Branches                 5561477                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass      2381330      4.43%      4.43% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        23482571     43.67%     48.10% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            230      0.00%     48.10% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd       4559509      8.48%     56.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp        571900      1.06%     57.64% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt        656903      1.22%     58.87% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult      1756200      3.27%     62.13% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv        119301      0.22%     62.35% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       10222115     19.01%     81.41% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite       7073544     13.16%     94.57% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      2921462      5.43%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total         53770665                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            9897786                       # DTB read hits
system.switch_cpus10.dtb.read_misses               16                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses        3735796                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           6809385                       # DTB write hits
system.switch_cpus10.dtb.write_misses               1                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           16707171                       # DTB hits
system.switch_cpus10.dtb.data_misses               17                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses        5169557                       # DTB accesses
system.switch_cpus10.itb.fetch_hits          31592466                       # ITB hits
system.switch_cpus10.itb.fetch_misses               9                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses      31592475                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               54116166                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts          52189661                       # Number of instructions committed
system.switch_cpus10.committedOps            52189661                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     41691827                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     11293666                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           1607161                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      3054803                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           41691827                       # number of integer instructions
system.switch_cpus10.num_fp_insts            11293666                       # number of float instructions
system.switch_cpus10.num_int_register_reads     66847828                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     29594677                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     13108085                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes      9135678                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            16709741                       # number of memory refs
system.switch_cpus10.num_load_insts           9900266                       # Number of load instructions
system.switch_cpus10.num_store_insts          6809475                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1940505.126568                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     52175660.873432                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.964142                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.035858                       # Percentage of idle cycles
system.switch_cpus10.Branches                 5414911                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass      2330945      4.47%      4.47% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        22747074     43.59%     48.05% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            227      0.00%     48.05% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     48.05% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd       4506209      8.63%     56.69% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp        573900      1.10%     57.79% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt        640503      1.23%     59.01% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult      1748200      3.35%     62.36% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv        119701      0.23%     62.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt        25600      0.05%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        9900769     18.97%     81.61% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       6809476     13.05%     94.66% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      2787074      5.34%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         52189678                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           10224242                       # DTB read hits
system.switch_cpus11.dtb.read_misses               16                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses        3759694                       # DTB read accesses
system.switch_cpus11.dtb.write_hits           7073421                       # DTB write hits
system.switch_cpus11.dtb.write_misses               1                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           17297663                       # DTB hits
system.switch_cpus11.dtb.data_misses               17                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses        5193455                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          32169297                       # ITB hits
system.switch_cpus11.itb.fetch_misses               7                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      32169304                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               54116248                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts          53776149                       # Number of instructions committed
system.switch_cpus11.committedOps            53776149                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses     43120838                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     11399966                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           1640779                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts      3141007                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts           43120838                       # number of integer instructions
system.switch_cpus11.num_fp_insts            11399966                       # number of float instructions
system.switch_cpus11.num_int_register_reads     68919831                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     30673750                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     13198685                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes      9215478                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            17297810                       # number of memory refs
system.switch_cpus11.num_load_insts          10224307                       # Number of load instructions
system.switch_cpus11.num_store_insts          7073503                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     354442.398865                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     53761805.601135                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.993450                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.006550                       # Percentage of idle cycles
system.switch_cpus11.Branches                 5559329                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass      2381329      4.43%      4.43% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        23483164     43.67%     48.10% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            229      0.00%     48.10% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd       4558509      8.48%     56.57% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp        571600      1.06%     57.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt        657203      1.22%     58.86% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      1759200      3.27%     62.13% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv        119601      0.22%     62.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       10224814     19.01%     81.41% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite       7073507     13.15%     94.57% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      2921410      5.43%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         53776166                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           10222811                       # DTB read hits
system.switch_cpus12.dtb.read_misses               17                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses        3758496                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           7073319                       # DTB write hits
system.switch_cpus12.dtb.write_misses               1                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           17296130                       # DTB hits
system.switch_cpus12.dtb.data_misses               18                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses        5192257                       # DTB accesses
system.switch_cpus12.itb.fetch_hits          32145078                       # ITB hits
system.switch_cpus12.itb.fetch_misses               7                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses      32145085                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               54116334                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts          53750918                       # Number of instructions committed
system.switch_cpus12.committedOps            53750918                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses     43110871                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     11387066                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           1640745                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts      3140850                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts           43110871                       # number of integer instructions
system.switch_cpus12.num_fp_insts            11387066                       # number of float instructions
system.switch_cpus12.num_int_register_reads     68889302                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     30665837                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     13175885                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes      9202278                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            17296277                       # number of memory refs
system.switch_cpus12.num_load_insts          10222877                       # Number of load instructions
system.switch_cpus12.num_store_insts          7073400                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     379667.269688                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     53736666.730312                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.992984                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.007016                       # Percentage of idle cycles
system.switch_cpus12.Branches                 5555297                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      2381325      4.43%      4.43% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        23471260     43.67%     48.10% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            226      0.00%     48.10% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd       4550109      8.47%     56.56% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp        571900      1.06%     57.63% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt        656903      1.22%     58.85% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      1756200      3.27%     62.12% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv        119301      0.22%     62.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       10223379     19.02%     81.41% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       7073401     13.16%     94.57% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      2921332      5.43%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total         53750936                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           10223042                       # DTB read hits
system.switch_cpus13.dtb.read_misses               21                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses        3758505                       # DTB read accesses
system.switch_cpus13.dtb.write_hits           7073434                       # DTB write hits
system.switch_cpus13.dtb.write_misses               2                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       1433762                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           17296476                       # DTB hits
system.switch_cpus13.dtb.data_misses               23                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses        5192267                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          32180438                       # ITB hits
system.switch_cpus13.itb.fetch_misses               7                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      32180445                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               54116418                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts          53787236                       # Number of instructions committed
system.switch_cpus13.committedOps            53787236                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses     43122322                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     11404472                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           1640791                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts      3140968                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts           43122322                       # number of integer instructions
system.switch_cpus13.num_fp_insts            11404472                       # number of float instructions
system.switch_cpus13.num_int_register_reads     68925722                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     30676451                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     13210086                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes      9219978                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            17296613                       # number of memory refs
system.switch_cpus13.num_load_insts          10223102                       # Number of load instructions
system.switch_cpus13.num_store_insts          7073511                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     343353.437476                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     53773064.562524                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.993655                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.006345                       # Percentage of idle cycles
system.switch_cpus13.Branches                 5563194                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      2381335      4.43%      4.43% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        23489697     43.67%     48.10% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            228      0.00%     48.10% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd       4564209      8.49%     56.58% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        571600      1.06%     57.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt        657203      1.22%     58.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      1759200      3.27%     62.14% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv        119601      0.22%     62.36% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt        25600      0.05%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       10223613     19.01%     81.42% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite       7073515     13.15%     94.57% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      2921458      5.43%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total         53787259                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            9898038                       # DTB read hits
system.switch_cpus14.dtb.read_misses               16                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses        3735996                       # DTB read accesses
system.switch_cpus14.dtb.write_hits           6809366                       # DTB write hits
system.switch_cpus14.dtb.write_misses               1                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           16707404                       # DTB hits
system.switch_cpus14.dtb.data_misses               17                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses        5169757                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          31585444                       # ITB hits
system.switch_cpus14.itb.fetch_misses               9                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      31585453                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               54116510                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts          52182521                       # Number of instructions committed
system.switch_cpus14.committedOps            52182521                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses     41689288                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     11291066                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           1607165                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts      3054860                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts           41689288                       # number of integer instructions
system.switch_cpus14.num_fp_insts            11291066                       # number of float instructions
system.switch_cpus14.num_int_register_reads     66840065                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     29592104                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     13102685                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes      9132978                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            16709974                       # number of memory refs
system.switch_cpus14.num_load_insts           9900518                       # Number of load instructions
system.switch_cpus14.num_store_insts          6809456                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1947659.590072                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     52168850.409928                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.964010                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.035990                       # Percentage of idle cycles
system.switch_cpus14.Branches                 5413070                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass      2330944      4.47%      4.47% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        22742522     43.58%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            223      0.00%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd       4504509      8.63%     56.68% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp        574000      1.10%     57.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt        640403      1.23%     59.01% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      1747200      3.35%     62.36% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        119601      0.23%     62.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt        25600      0.05%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        9901021     18.97%     81.61% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite       6809457     13.05%     94.66% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      2787058      5.34%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         52182538                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           10225737                       # DTB read hits
system.switch_cpus15.dtb.read_misses               16                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses        3759394                       # DTB read accesses
system.switch_cpus15.dtb.write_hits           7074411                       # DTB write hits
system.switch_cpus15.dtb.write_misses               1                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           17300148                       # DTB hits
system.switch_cpus15.dtb.data_misses               17                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses        5193155                       # DTB accesses
system.switch_cpus15.itb.fetch_hits          32165395                       # ITB hits
system.switch_cpus15.itb.fetch_misses               7                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses      32165402                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               54116679                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts          53780086                       # Number of instructions committed
system.switch_cpus15.committedOps            53780086                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses     43125909                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     11399100                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           1641123                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts      3141681                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts           43125909                       # number of integer instructions
system.switch_cpus15.num_fp_insts            11399100                       # number of float instructions
system.switch_cpus15.num_int_register_reads     68922367                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     30677742                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     13197751                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes      9214346                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            17300287                       # number of memory refs
system.switch_cpus15.num_load_insts          10225797                       # Number of load instructions
system.switch_cpus15.num_store_insts          7074490                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     350510.240690                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     53766168.759310                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.993523                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.006477                       # Percentage of idle cycles
system.switch_cpus15.Branches                 5559529                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass      2381313      4.43%      4.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        23484776     43.67%     48.10% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            246      0.00%     48.10% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd       4560013      8.48%     56.58% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp        571800      1.06%     57.64% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt        657003      1.22%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      1757200      3.27%     62.13% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv        119401      0.22%     62.35% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       10226369     19.02%     81.41% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite       7074517     13.15%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      2921865      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total         53780103                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4625                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            453                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           453                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6254                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3957                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          600                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          814                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          846                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          8100                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         5601                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4625                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        29717                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        29717                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         6611                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         6611                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              36328                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       968000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       968000                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        90344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        90344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1058344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        24449                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         47353                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.476211                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499439                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               24803     52.38%     52.38% # Request fanout histogram
system.system_bus.snoop_fanout::2               22550     47.62%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           47353                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011959                       # Number of seconds simulated
sim_ticks                                 11959055500                       # Number of ticks simulated
final_tick                               2333964347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               70493349                       # Simulator instruction rate (inst/s)
host_op_rate                                 70493239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              752032193                       # Simulator tick rate (ticks/s)
host_mem_usage                                 846308                       # Number of bytes of host memory used
host_seconds                                    15.90                       # Real time elapsed on the host
sim_insts                                  1121004323                       # Number of instructions simulated
sim_ops                                    1121004323                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       266240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data        65152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        33536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        44800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       107584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       229120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            765312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       266240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       107584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       418368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       110336                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         110336                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         4160                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         1018                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          524                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          700                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1681                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         3580                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11958                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1724                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1724                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       417424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       203361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst       101680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        85625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     22262628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      5447922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      2804235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      3746115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      8996028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data     19158704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        32110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       165899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        48164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       144493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        48164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        10703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst        26758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data        16055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst        16055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data        26758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data        10703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data        16055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data        26758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst        37461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        69571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst        10703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        64219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             63994351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       417424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst       101680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     22262628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      2804235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      8996028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       165899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       144493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst        26758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst        16055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst        37461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst        10703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        34983365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        9226147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             9226147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        9226147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       417424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       203361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst       101680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        85625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     22262628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      5447922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      2804235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      3746115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      8996028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data     19158704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        32110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       165899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        48164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       144493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        48164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        10703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst        26758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data        16055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst        16055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data        26758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data        10703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data        16055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data        26758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst        37461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        69571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst        10703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        64219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            73220498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        54976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       376320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        38528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       376768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data          768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        14144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            869056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        54976                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        56704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       438656                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         438656                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          859                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         5880                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          602                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         5887                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide          221                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              13579                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6854                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6854                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data        37461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        69571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      4597019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     31467368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst        69571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data      3221659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst        74922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     31504829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        64219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        48164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        53516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        48164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        26758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data        37461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        21406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data        26758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        32110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        42813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1182702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             72669284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      4597019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst        69571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst        74922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         4741512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       36679820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            36679820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       36679820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data        37461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        69571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      4597019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     31467368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst        69571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data      3221659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst        74922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     31504829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        64219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        48164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        53516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        48164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        26758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data        37461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        21406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data        26758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        32110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        42813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1182702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           109349104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      929                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    340     37.69%     37.69% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     10.20%     47.89% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    12      1.33%     49.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.11%     49.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   457     50.67%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                902                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     340     43.37%     43.37% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     11.73%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     12      1.53%     56.63% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.13%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    339     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 784                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            11720633000     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.06%     99.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                588000      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              50478000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.741794                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.869180                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 692     83.98%     83.98% # number of callpals executed
system.cpu00.kern.callpal::rdps                    27      3.28%     87.26% # number of callpals executed
system.cpu00.kern.callpal::rti                    105     12.74%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  824                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             105                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              69                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         452.257644                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          13305328                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             496                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        26825.258065                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   189.896755                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   262.360889                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.370892                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.512424                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.883316                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           93147                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          93147                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        28817                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         28817                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        16011                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        16011                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          751                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          624                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        44828                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          44828                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        44828                       # number of overall hits
system.cpu00.dcache.overall_hits::total         44828                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          157                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           73                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           17                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           29                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          230                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          230                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          230                       # number of overall misses
system.cpu00.dcache.overall_misses::total          230                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        28974                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        28974                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        16084                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        16084                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        45058                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        45058                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        45058                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        45058                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005419                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005419                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.004539                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.004539                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.022135                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.022135                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.044410                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.044410                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005105                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005105                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005105                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005105                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu00.dcache.writebacks::total              27                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             316                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          33582397                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             828                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        40558.450483                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   166.296152                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   345.703848                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.324797                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.675203                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          298016                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         298016                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       148534                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        148534                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       148534                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         148534                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       148534                       # number of overall hits
system.cpu00.icache.overall_hits::total        148534                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          316                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          316                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          316                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          316                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          316                       # number of overall misses
system.cpu00.icache.overall_misses::total          316                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       148850                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148850                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       148850                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148850                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       148850                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148850                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002123                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002123                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002123                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002123                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002123                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002123                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          316                       # number of writebacks
system.cpu00.icache.writebacks::total             316                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            11756475500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               6686500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        11763914500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu01.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu01.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  215                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                13                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements              83                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         405.533739                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          11775941                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             454                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs        25938.196035                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   166.321397                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   239.212342                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.324846                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.467212                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.792058                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           13265                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          13265                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data         4114                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4114                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         2123                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2123                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           65                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           38                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         6237                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           6237                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         6237                       # number of overall hits
system.cpu01.dcache.overall_hits::total          6237                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          161                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           20                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           12                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          181                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          181                       # number of overall misses
system.cpu01.dcache.overall_misses::total          181                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data         4275                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4275                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         2143                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2143                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         6418                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         6418                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         6418                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         6418                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037661                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037661                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.009333                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.009333                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.121622                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.121622                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.028202                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.028202                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.028202                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.028202                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu01.dcache.writebacks::total              24                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             156                       # number of replacements
system.cpu01.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          40162084                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             664                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        60485.066265                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   167.141125                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   340.858875                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.326448                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.665740                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           37662                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          37662                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        18597                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         18597                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        18597                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          18597                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        18597                       # number of overall hits
system.cpu01.icache.overall_hits::total         18597                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          156                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          156                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          156                       # number of overall misses
system.cpu01.icache.overall_misses::total          156                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        18753                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        18753                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        18753                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        18753                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        18753                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        18753                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.008319                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008319                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.008319                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008319                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.008319                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008319                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          156                       # number of writebacks
system.cpu01.icache.writebacks::total             156                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    30826                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    543     40.04%     40.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     4      0.29%     40.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    12      0.88%     41.22% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.07%     41.30% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   796     58.70%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1356                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     543     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      4      0.36%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     12      1.09%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.09%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    542     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1102                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            11690489000     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                286000      0.00%     99.46% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                588000      0.01%     99.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     99.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              62339000      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        11753866500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.680905                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.812684                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      2.78%      2.78% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      2.78%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                       26     72.22%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      2.78%     80.56% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      2.78%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      2.78%     86.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      2.78%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::71                       2      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::73                       2      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   36                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  24      0.08%      0.08% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.01%      0.09% # number of callpals executed
system.cpu02.kern.callpal::swpipl                1261      4.17%      4.26% # number of callpals executed
system.cpu02.kern.callpal::rdps                    88      0.29%      4.55% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%      4.55% # number of callpals executed
system.cpu02.kern.callpal::rti                     78      0.26%      4.81% # number of callpals executed
system.cpu02.kern.callpal::callsys                 46      0.15%      4.96% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.02%      4.98% # number of callpals executed
system.cpu02.kern.callpal::rdunique             28752     95.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                30258                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             103                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                73                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                74                      
system.cpu02.kern.mode_good::user                  73                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.718447                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.835227                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel        263269000      2.25%      2.25% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        11417488000     97.75%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     24                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           15396                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         508.965442                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           5661518                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           15899                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          356.092710                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   508.965442                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.994073                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.994073                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        10758706                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       10758706                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      3421223                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       3421223                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      1914691                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      1914691                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         9872                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         9872                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        10112                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        10112                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      5335914                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        5335914                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      5335914                       # number of overall hits
system.cpu02.dcache.overall_hits::total       5335914                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        10261                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        10261                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         5057                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         5057                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          319                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          319                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           58                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        15318                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        15318                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        15318                       # number of overall misses
system.cpu02.dcache.overall_misses::total        15318                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      3431484                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      3431484                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      1919748                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      1919748                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        10191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        10191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        10170                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        10170                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      5351232                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      5351232                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      5351232                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      5351232                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.002990                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.002990                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.002634                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.002634                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.031302                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.031302                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.005703                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.005703                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.002863                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.002863                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.002863                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.002863                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         7916                       # number of writebacks
system.cpu02.dcache.writebacks::total            7916                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           76397                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.996266                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          35652016                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           76909                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          463.561040                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.996266                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999993                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        46770930                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       46770930                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     23270862                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      23270862                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     23270862                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       23270862                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     23270862                       # number of overall hits
system.cpu02.icache.overall_hits::total      23270862                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        76402                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        76402                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        76402                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        76402                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        76402                       # number of overall misses
system.cpu02.icache.overall_misses::total        76402                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     23347264                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     23347264                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     23347264                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     23347264                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     23347264                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     23347264                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003272                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003272                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003272                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003272                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003272                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003272                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        76397                       # number of writebacks
system.cpu02.icache.writebacks::total           76397                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1034                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    160     37.74%     37.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    12      2.83%     40.57% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.47%     41.04% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   250     58.96%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                424                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     160     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     12      3.61%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.60%     52.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    158     47.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 332                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            11762819500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                588000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              15122000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        11778860000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.632000                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.783019                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58     11.37%     11.57% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.98%     12.55% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 329     64.51%     77.06% # number of callpals executed
system.cpu03.kern.callpal::rdps                    25      4.90%     81.96% # number of callpals executed
system.cpu03.kern.callpal::rti                     81     15.88%     97.84% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      1.76%     99.61% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.39%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  510                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             139                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.482014                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.650485                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      11883904000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2216                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         418.973146                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          14282954                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2664                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs         5361.469219                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    29.314117                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   389.659029                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.057254                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.761053                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.818307                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           97030                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          97030                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        28412                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         28412                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        15267                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        15267                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          539                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          539                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          537                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          537                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        43679                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          43679                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        43679                       # number of overall hits
system.cpu03.dcache.overall_hits::total         43679                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1802                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1802                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          649                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          649                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           51                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           25                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2451                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2451                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2451                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2451                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        30214                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        30214                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        15916                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        15916                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        46130                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        46130                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        46130                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        46130                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.059641                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.059641                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.040777                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.040777                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.086441                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.086441                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.044484                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.044484                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.053132                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.053132                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.053132                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.053132                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu03.dcache.writebacks::total             962                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1436                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          36794628                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1948                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        18888.412731                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.913453                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   501.086547                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.021315                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.978685                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          331140                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         331140                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       163416                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        163416                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       163416                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         163416                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       163416                       # number of overall hits
system.cpu03.icache.overall_hits::total        163416                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1436                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1436                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1436                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1436                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1436                       # number of overall misses
system.cpu03.icache.overall_misses::total         1436                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       164852                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       164852                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       164852                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       164852                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       164852                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       164852                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.008711                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008711                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.008711                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008711                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.008711                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008711                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1436                       # number of writebacks
system.cpu03.icache.writebacks::total            1436                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1437                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    300     43.35%     43.35% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    12      1.73%     45.09% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.14%     45.23% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   379     54.77%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                692                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     298     49.01%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     12      1.97%     50.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.16%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    297     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 608                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            11966767500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                588000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              16345000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        11983812500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.993333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.783641                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.878613                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      1.90%      1.90% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      6.71%      8.61% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 567     71.77%     80.38% # number of callpals executed
system.cpu04.kern.callpal::rdps                    25      3.16%     83.54% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.13%     83.67% # number of callpals executed
system.cpu04.kern.callpal::rti                    112     14.18%     97.85% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      1.90%     99.75% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.25%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  790                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             164                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.585366                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.739464                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      12050465500     99.38%     99.38% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      0.62%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12688                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         413.765552                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           7248285                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13200                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          549.112500                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   413.765552                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.808136                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.808136                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          370404                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         370404                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        81158                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         81158                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        82039                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        82039                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1200                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1200                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1290                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1290                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       163197                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         163197                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       163197                       # number of overall hits
system.cpu04.dcache.overall_hits::total        163197                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         5960                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5960                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6877                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6877                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          164                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           39                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        12837                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        12837                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        12837                       # number of overall misses
system.cpu04.dcache.overall_misses::total        12837                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        87118                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        87118                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        88916                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        88916                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1329                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1329                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       176034                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       176034                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       176034                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       176034                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.068413                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.068413                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.077343                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.077343                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.120235                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.120235                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.029345                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.029345                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.072923                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.072923                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.072923                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.072923                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8169                       # number of writebacks
system.cpu04.dcache.writebacks::total            8169                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4590                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.996185                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          37590314                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5101                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         7369.204862                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.983723                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.012462                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001921                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998071                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          952759                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         952759                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       469493                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        469493                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       469493                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         469493                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       469493                       # number of overall hits
system.cpu04.icache.overall_hits::total        469493                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4591                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4591                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4591                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4591                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4591                       # number of overall misses
system.cpu04.icache.overall_misses::total         4591                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       474084                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       474084                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       474084                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       474084                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       474084                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       474084                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.009684                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009684                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.009684                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009684                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.009684                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009684                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4590                       # number of writebacks
system.cpu04.icache.writebacks::total            4590                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            11770867500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               7143500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu05.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu05.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  215                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements              60                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         435.723410                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           9283897                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs        19301.241164                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   435.723410                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.851022                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.851022                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           14175                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          14175                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data         4581                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4581                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         2120                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2120                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           69                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data           38                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         6701                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6701                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         6701                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6701                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          154                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           16                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           12                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           12                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          170                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          170                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          170                       # number of overall misses
system.cpu05.dcache.overall_misses::total          170                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data         4735                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4735                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         2136                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2136                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         6871                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         6871                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         6871                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         6871                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.032524                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.032524                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.007491                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.007491                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.024742                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.024742                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.024742                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.024742                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu05.dcache.writebacks::total              22                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             127                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          36675874                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             639                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        57395.733959                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    39.473773                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   472.526227                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.077097                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.922903                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           39469                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          39469                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        19544                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         19544                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        19544                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          19544                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        19544                       # number of overall hits
system.cpu05.icache.overall_hits::total         19544                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          127                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          127                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          127                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          127                       # number of overall misses
system.cpu05.icache.overall_misses::total          127                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        19671                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        19671                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        19671                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        19671                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        19671                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        19671                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.006456                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.006456                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.006456                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.006456                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.006456                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.006456                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          127                       # number of writebacks
system.cpu05.icache.writebacks::total             127                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     54     27.27%     27.27% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    12      6.06%     33.33% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.51%     33.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   131     66.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            11771367000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               6644000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 172     82.30%     82.30% # number of callpals executed
system.cpu06.kern.callpal::rdps                    24     11.48%     93.78% # number of callpals executed
system.cpu06.kern.callpal::rti                     13      6.22%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  209                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              42                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         394.832053                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          11137310                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs        27704.751244                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   394.832053                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.771156                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.771156                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           12524                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          12524                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data         3947                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3947                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         2074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           46                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data           39                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         6021                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6021                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         6021                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6021                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           76                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           13                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           10                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           11                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           89                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           89                       # number of overall misses
system.cpu06.dcache.overall_misses::total           89                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data         4023                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4023                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         6110                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         6110                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         6110                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         6110                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.018891                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.018891                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.006229                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.006229                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.220000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.220000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.014566                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.014566                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.014566                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.014566                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu06.dcache.writebacks::total               4                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              64                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          22076604                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             576                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        38327.437500                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           35674                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          35674                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        17741                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         17741                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        17741                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          17741                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        17741                       # number of overall hits
system.cpu06.icache.overall_hits::total         17741                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           64                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           64                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           64                       # number of overall misses
system.cpu06.icache.overall_misses::total           64                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        17805                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        17805                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        17805                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        17805                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        17805                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        17805                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003594                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003594                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003594                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003594                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003594                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003594                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu06.icache.writebacks::total              64                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            11770768500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               7242500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu07.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu07.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  215                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              57                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         432.762175                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          11652606                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             472                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs        24687.724576                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   432.762175                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.845239                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.845239                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           13924                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          13924                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data         4535                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4535                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         2121                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2121                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           55                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           38                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         6656                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6656                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         6656                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6656                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          110                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          110                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           14                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           13                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           12                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          124                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          124                       # number of overall misses
system.cpu07.dcache.overall_misses::total          124                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data         4645                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4645                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         6780                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         6780                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         6780                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         6780                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.023681                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.023681                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.006557                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.006557                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.191176                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.191176                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.018289                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.018289                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.018289                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.018289                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu07.dcache.writebacks::total              12                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             127                       # number of replacements
system.cpu07.icache.tags.tagsinuse                510                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          36727060                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             637                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        57656.295133                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    47.822231                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   462.177769                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.093403                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.902691                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.996094                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           38953                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          38953                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        19286                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         19286                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        19286                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          19286                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        19286                       # number of overall hits
system.cpu07.icache.overall_hits::total         19286                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          127                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          127                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          127                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          127                       # number of overall misses
system.cpu07.icache.overall_misses::total          127                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        19413                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        19413                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        19413                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        19413                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        19413                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        19413                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.006542                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006542                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.006542                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006542                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.006542                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006542                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          127                       # number of writebacks
system.cpu07.icache.writebacks::total             127                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            11770669500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31               7341500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu08.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu08.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  215                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              88                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         444.448337                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          11368399                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs        23106.502033                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   444.448337                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.868063                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.868063                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           14149                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          14149                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data         4596                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4596                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data         2119                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2119                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           56                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data           38                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data         6715                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6715                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data         6715                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6715                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data          142                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           16                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           12                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data          158                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data          158                       # number of overall misses
system.cpu08.dcache.overall_misses::total          158                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data         4738                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         4738                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data         6873                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         6873                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data         6873                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         6873                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.029970                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.029970                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.007494                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.007494                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022989                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022989                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022989                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022989                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           33                       # number of writebacks
system.cpu08.dcache.writebacks::total              33                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             117                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          36660364                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             629                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        58283.567568                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           39339                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          39339                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst        19494                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         19494                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst        19494                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          19494                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst        19494                       # number of overall hits
system.cpu08.icache.overall_hits::total         19494                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst          117                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst          117                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          117                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst          117                       # number of overall misses
system.cpu08.icache.overall_misses::total          117                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst        19611                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        19611                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst        19611                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        19611                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst        19611                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        19611                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.005966                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.005966                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.005966                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.005966                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.005966                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.005966                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          117                       # number of writebacks
system.cpu08.icache.writebacks::total             117                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            11770536500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               7474500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu09.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu09.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  215                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              71                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         420.898724                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          11701760                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             468                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs        25003.760684                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   420.898724                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.822068                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.822068                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           14360                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          14360                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data         4721                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4721                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data         2126                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2126                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           57                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data           38                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data         6847                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6847                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data         6847                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6847                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          122                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           17                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           15                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           12                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          139                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          139                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          139                       # number of overall misses
system.cpu09.dcache.overall_misses::total          139                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data         4843                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4843                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data         2143                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2143                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           72                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           72                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data         6986                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6986                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data         6986                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6986                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.025191                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.025191                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.007933                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.007933                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.208333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.208333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019897                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019897                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019897                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019897                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu09.dcache.writebacks::total              16                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             132                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          36659251                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             644                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        56924.302795                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.348465                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   505.651535                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.012399                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.987601                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           39886                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          39886                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst        19745                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         19745                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst        19745                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          19745                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst        19745                       # number of overall hits
system.cpu09.icache.overall_hits::total         19745                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          132                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          132                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          132                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          132                       # number of overall misses
system.cpu09.icache.overall_misses::total          132                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst        19877                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        19877                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst        19877                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        19877                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst        19877                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        19877                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.006641                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.006641                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.006641                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.006641                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.006641                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.006641                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          132                       # number of writebacks
system.cpu09.icache.writebacks::total             132                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     54     27.27%     27.27% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    12      6.06%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.51%     33.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   131     66.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            11771466000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               6545000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 172     82.30%     82.30% # number of callpals executed
system.cpu10.kern.callpal::rdps                    24     11.48%     93.78% # number of callpals executed
system.cpu10.kern.callpal::rti                     13      6.22%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  209                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              71                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         402.507300                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          12342772                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             463                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs        26658.254860                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   190.296122                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   212.211178                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.371672                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.414475                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.786147                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           12444                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          12444                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data         3854                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3854                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         2075                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2075                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           48                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           38                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         5929                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           5929                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         5929                       # number of overall hits
system.cpu10.dcache.overall_hits::total          5929                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          112                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           12                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           12                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          124                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          124                       # number of overall misses
system.cpu10.dcache.overall_misses::total          124                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data         3966                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3966                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         6053                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         6053                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         6053                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         6053                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.028240                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.028240                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005750                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005750                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.020486                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.020486                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.020486                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.020486                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu10.dcache.writebacks::total               9                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              71                       # number of replacements
system.cpu10.icache.tags.tagsinuse         496.629693                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          28777834                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             568                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        50665.200704                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   157.517862                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   339.111832                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.307652                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.662328                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.969980                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           35467                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          35467                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        17624                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         17624                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        17624                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          17624                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        17624                       # number of overall hits
system.cpu10.icache.overall_hits::total         17624                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst           73                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst           73                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst           73                       # number of overall misses
system.cpu10.icache.overall_misses::total           73                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        17697                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        17697                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        17697                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        17697                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        17697                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        17697                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.004125                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.004125                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.004125                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.004125                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.004125                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.004125                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu10.icache.writebacks::total              71                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            11770405000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               7606000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu11.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  215                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements              54                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         396.763117                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          12277798                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             440                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs        27904.086364                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   184.240178                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   212.522940                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.359844                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.415084                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.774928                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           14642                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          14642                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data         4859                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4859                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         2127                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2127                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           59                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           37                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         6986                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6986                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         6986                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6986                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          122                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           16                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           16                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           13                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          138                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          138                       # number of overall misses
system.cpu11.dcache.overall_misses::total          138                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data         4981                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4981                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         2143                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2143                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         7124                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7124                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         7124                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7124                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.024493                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.024493                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.007466                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007466                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.213333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.213333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.260000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.260000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.019371                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.019371                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.019371                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.019371                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu11.dcache.writebacks::total               8                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             131                       # number of replacements
system.cpu11.icache.tags.tagsinuse         495.954583                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          37953777                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             628                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        60435.950637                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   141.292605                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   354.661978                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.275962                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.692699                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.968661                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           40474                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          40474                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        20036                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         20036                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        20036                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          20036                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        20036                       # number of overall hits
system.cpu11.icache.overall_hits::total         20036                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          134                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          134                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          134                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          134                       # number of overall misses
system.cpu11.icache.overall_misses::total          134                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        20170                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        20170                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        20170                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        20170                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        20170                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        20170                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.006644                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006644                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.006644                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006644                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.006644                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006644                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          131                       # number of writebacks
system.cpu11.icache.writebacks::total             131                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            11770306500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               7704500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu12.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu12.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  215                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements              59                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         407.685102                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           5345080                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs        11696.017505                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   201.829118                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   205.855984                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.394197                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.402062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.796260                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           14863                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          14863                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data         4969                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4969                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         2119                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2119                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           59                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           38                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         7088                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           7088                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         7088                       # number of overall hits
system.cpu12.dcache.overall_hits::total          7088                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          126                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           16                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           18                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           12                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          142                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          142                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          142                       # number of overall misses
system.cpu12.dcache.overall_misses::total          142                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data         5095                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5095                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         7230                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7230                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         7230                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7230                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.024730                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.024730                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007494                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007494                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.233766                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.233766                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.019640                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019640                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.019640                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.019640                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu12.dcache.writebacks::total              13                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             119                       # number of replacements
system.cpu12.icache.tags.tagsinuse         493.954582                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          38519957                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             614                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        62736.086319                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   168.686487                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   325.268095                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.329466                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.635289                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.964755                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           40856                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          40856                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        20245                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         20245                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        20245                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          20245                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        20245                       # number of overall hits
system.cpu12.icache.overall_hits::total         20245                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          122                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          122                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          122                       # number of overall misses
system.cpu12.icache.overall_misses::total          122                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        20367                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        20367                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        20367                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        20367                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        20367                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        20367                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.005990                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.005990                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.005990                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.005990                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.005990                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.005990                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          119                       # number of writebacks
system.cpu12.icache.writebacks::total             119                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            11770147500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               7863500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu13.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu13.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  215                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements              64                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         409.286906                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           6947672                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs        14973.431034                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   199.834096                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   209.452810                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.390301                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.409088                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.799388                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           15134                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          15134                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data         5078                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          5078                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         2128                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2128                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           61                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           37                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         7206                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           7206                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         7206                       # number of overall hits
system.cpu13.dcache.overall_hits::total          7206                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          131                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           23                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           18                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           13                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          154                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          154                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          154                       # number of overall misses
system.cpu13.dcache.overall_misses::total          154                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data         5209                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5209                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         2151                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2151                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         7360                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7360                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         7360                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7360                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.025149                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.025149                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.010693                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.010693                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.227848                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.227848                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.260000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.260000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.020924                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.020924                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.020924                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.020924                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu13.dcache.writebacks::total               9                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             131                       # number of replacements
system.cpu13.icache.tags.tagsinuse         495.954581                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          37945538                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             628                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        60422.831210                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   142.292648                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   353.661934                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.277915                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.690746                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.968661                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           41504                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          41504                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        20551                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         20551                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        20551                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          20551                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        20551                       # number of overall hits
system.cpu13.icache.overall_hits::total         20551                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          134                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          134                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          134                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          134                       # number of overall misses
system.cpu13.icache.overall_misses::total          134                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        20685                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        20685                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        20685                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        20685                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        20685                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        20685                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.006478                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.006478                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.006478                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.006478                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.006478                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.006478                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          131                       # number of writebacks
system.cpu13.icache.writebacks::total             131                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                     54     27.27%     27.27% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    12      6.06%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.51%     33.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   131     66.16%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            11771564500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               6446500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 172     82.30%     82.30% # number of callpals executed
system.cpu14.kern.callpal::rdps                    24     11.48%     93.78% # number of callpals executed
system.cpu14.kern.callpal::rti                     13      6.22%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  209                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              49                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         417.150377                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          11540381                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             442                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs        26109.459276                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   192.851543                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   224.298834                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.376663                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.438084                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.814747                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           12311                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          12311                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data         3815                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3815                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         2074                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2074                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           51                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           39                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         5889                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5889                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         5889                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5889                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           93                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           13                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            7                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           11                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          106                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          106                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          106                       # number of overall misses
system.cpu14.dcache.overall_misses::total          106                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data         3908                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         3908                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         5995                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         5995                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         5995                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         5995                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.023797                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.023797                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.006229                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.006229                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.120690                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.120690                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.220000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.220000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.017681                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.017681                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.017681                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.017681                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu14.dcache.writebacks::total              12                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              70                       # number of replacements
system.cpu14.icache.tags.tagsinuse         496.629694                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          28752430                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             567                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        50709.753086                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   156.517842                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   340.111852                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.305699                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.664281                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.969980                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           35252                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          35252                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        17518                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         17518                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        17518                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          17518                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        17518                       # number of overall hits
system.cpu14.icache.overall_hits::total         17518                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst           72                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst           72                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst           72                       # number of overall misses
system.cpu14.icache.overall_misses::total           72                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        17590                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        17590                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        17590                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        17590                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        17590                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        17590                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.004093                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.004093                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.004093                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.004093                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.004093                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.004093                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           70                       # number of writebacks
system.cpu14.icache.writebacks::total              70                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      254                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     67     29.13%     29.13% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    12      5.22%     34.35% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.87%     35.22% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   149     64.78%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                230                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      67     45.27%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     12      8.11%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      1.35%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     67     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 148                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            11770025000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               7955500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        11778763500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.449664                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.643478                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 204     84.65%     84.65% # number of callpals executed
system.cpu15.kern.callpal::rdps                    24      9.96%     94.61% # number of callpals executed
system.cpu15.kern.callpal::rti                     13      5.39%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  241                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements              95                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         462.141742                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          11445434                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             534                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs        21433.397004                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   195.451910                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   266.689833                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.381742                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.520879                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.902621                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           15684                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          15684                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data         5177                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          5177                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         2273                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2273                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           61                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           36                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         7450                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           7450                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         7450                       # number of overall hits
system.cpu15.dcache.overall_hits::total          7450                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          153                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           31                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            9                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           15                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          184                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          184                       # number of overall misses
system.cpu15.dcache.overall_misses::total          184                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         5330                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5330                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         2304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         7634                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7634                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         7634                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7634                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.028705                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.028705                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.013455                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.013455                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.128571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.128571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.294118                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.294118                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.024103                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.024103                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.024103                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.024103                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           30                       # number of writebacks
system.cpu15.dcache.writebacks::total              30                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             123                       # number of replacements
system.cpu15.icache.tags.tagsinuse         495.954498                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          35170116                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             620                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        56725.993548                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   178.295027                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   317.659472                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.348232                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.620429                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.968661                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           43524                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          43524                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        21573                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         21573                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        21573                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          21573                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        21573                       # number of overall hits
system.cpu15.icache.overall_hits::total         21573                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          126                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          126                       # number of overall misses
system.cpu15.icache.overall_misses::total          126                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        21699                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        21699                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        21699                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        21699                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        21699                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        21699                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.005807                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.005807                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.005807                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.005807                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu15.icache.writebacks::total             123                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 600                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 928                       # Transaction distribution
system.iobus.trans_dist::WriteResp                928                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          660                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    20706                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        229236                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       107246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        17730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           15630                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        13237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         2393                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 596                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             103091                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                568                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               568                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        17136                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        76703                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             9714                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              298                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            198                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             496                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             12421                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            12421                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          83219                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         19276                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2471                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side          359                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          483                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       225720                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side        44841                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         3448                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         6862                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        12165                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        37861                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          256                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side          442                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          134                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          257                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          308                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          347                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 336705                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        27840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        16139                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        13224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      9556352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      1500287                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       128768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       219512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       484736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1351840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        12456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         4480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         6248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        11584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         9064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                13363778                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            52299                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            282598                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.380282                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.325735                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  245645     86.92%     86.92% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   20100      7.11%     94.04% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    2931      1.04%     95.07% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1712      0.61%     95.68% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1080      0.38%     96.06% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    1823      0.65%     96.71% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    2324      0.82%     97.53% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    6874      2.43%     99.96% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     109      0.04%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              282598                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests          3706                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2588                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            2092                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         1028                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1064                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp               2017                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                104                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               104                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty          130                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean          145                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict              139                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               92                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            100                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             192                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                52                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp               52                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            910                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          1107                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side          283                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          441                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side          274                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          394                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          355                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          268                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          376                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          252                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          393                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side          274                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          422                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          288                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side          321                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          510                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                   5144                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        10624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        12648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         9088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        10344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         8616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         9832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         8320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        10472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        10664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         7592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        13160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                  150848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            50804                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             54162                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.346350                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.341944                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   49205     90.85%     90.85% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    1549      2.86%     93.71% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     553      1.02%     94.73% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     473      0.87%     95.60% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     491      0.91%     96.51% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     416      0.77%     97.28% # Request fanout histogram
system.l2bus1.snoop_fanout::6                     371      0.68%     97.96% # Request fanout histogram
system.l2bus1.snoop_fanout::7                     417      0.77%     98.73% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     687      1.27%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               54162                       # Request fanout histogram
system.l2cache0.tags.replacements               26191                       # number of replacements
system.l2cache0.tags.tagsinuse            3942.408543                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               1011794                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               30235                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               33.464329                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1043.170765                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    46.867670                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data    31.326361                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     5.149575                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data    10.997298                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst  1681.150869                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   903.375654                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    15.150639                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    13.711535                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    13.220103                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data    32.511189                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     1.037019                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    11.884515                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    81.959955                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    20.045817                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    20.497065                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    10.352516                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.254680                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.011442                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.007648                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.001257                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.002685                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.410437                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.220551                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.003699                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.003348                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.003228                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.007937                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000253                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.002901                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.020010                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.004894                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.005004                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.002527                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.962502                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4044                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2919                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             1779913                       # Number of tag accesses
system.l2cache0.tags.data_accesses            1779913                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        17136                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        17136                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        76703                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        76703                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              7                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            3                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         1252                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           49                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          546                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1852                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst          238                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst          137                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        71383                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          899                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         2895                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          127                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           33                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst          100                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        75812                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           67                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data           95                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data         6288                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          948                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         2695                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data           90                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           34                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           46                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        10263                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst          238                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           70                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst          137                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data           97                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        71383                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data         7540                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          899                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          997                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         2895                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         3241                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          127                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data           90                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           33                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           34                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst          100                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           46                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              87927                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst          238                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           70                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst          137                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data           97                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        71383                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data         7540                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          899                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          997                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         2895                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         3241                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          127                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data           90                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           33                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           34                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst          100                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           46                       # number of overall hits
system.l2cache0.overall_hits::total             87927                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           47                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data           90                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          191                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           26                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           15                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            8                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           81                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data           10                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            6                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         3619                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          559                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6261                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            6                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         10467                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           78                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         5019                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          537                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1695                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst           31                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           27                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         7406                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           45                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data           24                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         3847                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          751                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3254                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data           15                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           32                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           34                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         8002                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           78                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           55                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data           30                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         5019                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         7466                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          537                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         1310                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1695                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         9515                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data           18                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst           31                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data           38                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           27                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           37                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            25875                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           78                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           55                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data           30                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         5019                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         7466                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          537                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         1310                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1695                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         9515                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data           18                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst           31                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data           38                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           27                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           37                       # number of overall misses
system.l2cache0.overall_misses::total           25875                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        17136                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        17136                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        76703                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        76703                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          198                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         4871                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6807                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        12319                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          316                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst          156                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        76402                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1436                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         4590                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst          127                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst           64                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst          127                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        83218                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        10135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         1699                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         5949                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data          105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        18265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          316                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data          125                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst          156                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data          127                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        76402                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        15006                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1436                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         2307                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         4590                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        12756                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst          127                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data          108                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst           64                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           72                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst          127                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           83                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         113802                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          316                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data          125                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst          156                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data          127                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        76402                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        15006                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1436                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         2307                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         4590                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        12756                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst          127                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data          108                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst           64                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           72                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst          127                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           83                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        113802                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.989011                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.964646                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.964286                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.769231                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.742969                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.919408                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.919788                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.849663                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.246835                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.121795                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.065692                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.373955                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.369281                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.484375                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.212598                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.088995                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.401786                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.201681                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.379576                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.442025                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.546983                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.484848                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.425000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.438106                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.246835                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.440000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.121795                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.236220                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.065692                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.497534                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.373955                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.567837                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.369281                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.745923                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.166667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.484375                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.527778                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.212598                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.445783                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.227369                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.246835                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.440000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.121795                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.236220                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.065692                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.497534                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.373955                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.567837                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.369281                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.745923                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.166667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.484375                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.527778                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.212598                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.445783                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.227369                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8320                       # number of writebacks
system.l2cache0.writebacks::total                8320                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 172                       # number of replacements
system.l2cache1.tags.tagsinuse            3902.460433                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               1045301                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3772                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              277.121156                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1371.306973                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data            3                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   364.954268                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   320.821217                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   416.051774                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   393.716161                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst   221.408384                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   168.273892                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   123.754470                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   118.408088                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   112.107174                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    11.725687                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   121.296575                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    15.978225                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   136.657544                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.334792                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000732                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.089100                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.078325                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.101575                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.096122                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.054055                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.041082                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.030213                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.028908                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.027370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.002863                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.029613                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.003901                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.033364                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.952749                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3600                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3446                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses               19273                       # Number of tag accesses
system.l2cache1.tags.data_accesses              19273                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks          130                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total          130                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks          145                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total          145                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total              11                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          117                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          127                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst           70                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst          134                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst          122                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst          134                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst           65                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst          124                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          893                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data           90                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          100                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           91                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           97                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data          102                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           90                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           62                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           99                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          731                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          117                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data           91                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          127                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          100                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst           70                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           91                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst          134                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           98                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst          122                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data          105                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst          134                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           92                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst           65                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           63                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst          124                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data          102                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               1635                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          117                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data           91                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          127                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          100                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst           70                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           91                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst          134                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           98                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst          122                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data          105                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst          134                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           92                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst           65                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           63                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst          124                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data          102                       # number of overall hits
system.l2cache1.overall_hits::total              1635                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data            9                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data           10                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data           13                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           71                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           11                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            9                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data           10                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           56                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data            6                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data            3                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total            23                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst            5                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            3                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            7                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           17                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data           49                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data           13                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data           11                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data           10                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            8                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data           19                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data           19                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data           23                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          152                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data           55                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data           17                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data           12                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data           13                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data           20                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data           23                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data           27                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total              192                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data           55                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst            5                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data           17                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data           12                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data           13                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data           20                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            7                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data           23                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data           27                       # number of overall misses
system.l2cache1.overall_misses::total             192                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks          130                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total          130                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks          145                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total          145                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           72                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total           34                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst          117                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst          132                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst           73                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst          134                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst          134                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst           72                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst          126                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          910                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           81                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          883                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst          117                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data          146                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst          132                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data          117                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst           73                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data          103                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst          134                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data          111                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst          122                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data          113                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst          134                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data          112                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst           72                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           86                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst          126                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data          129                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total           1827                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst          117                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data          146                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst          132                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data          117                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst           73                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data          103                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst          134                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data          111                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst          122                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data          113                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst          134                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data          112                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst           72                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           86                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst          126                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data          129                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total          1827                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.986111                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.857143                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.676471                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.037879                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.041096                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.097222                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.015873                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.018681                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.352518                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.115044                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.107843                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.093458                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.072727                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.174312                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.234568                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.188525                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.172140                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.376712                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.037879                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.145299                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.041096                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.116505                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.117117                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.070796                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.178571                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.097222                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.267442                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.015873                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.209302                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.105090                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.376712                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.037879                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.145299                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.041096                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.116505                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.117117                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.070796                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.178571                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.097222                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.267442                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.015873                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.209302                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.105090                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             54                       # number of writebacks
system.l2cache1.writebacks::total                  54                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                596                       # Transaction distribution
system.membus0.trans_dist::ReadResp             16134                       # Transaction distribution
system.membus0.trans_dist::WriteReq               672                       # Transaction distribution
system.membus0.trans_dist::WriteResp              672                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8580                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           12521                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             397                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           282                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            410                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            10574                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           10454                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        15538                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          256                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        32767                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        40639                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2328                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        75734                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          624                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          832                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 77342                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       888960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1298048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         3458                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2190466                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2216898                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           24989                       # Total snoops (count)
system.membus0.snoop_fanout::samples            75641                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.330310                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.470328                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  50656     66.97%     66.97% # Request fanout histogram
system.membus0.snoop_fanout::3                  24985     33.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              75641                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              5795                       # Transaction distribution
system.membus1.trans_dist::WriteReq               104                       # Transaction distribution
system.membus1.trans_dist::WriteResp              104                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6855                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6122                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             251                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           134                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            236                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8400                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8305                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         5795                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          235                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          856                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         1091                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        41010                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        41010                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 42101                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         9664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        16576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1325376                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1325376                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1341952                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           23216                       # Total snoops (count)
system.membus1.snoop_fanout::samples            50849                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.450392                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.497538                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  27947     54.96%     54.96% # Request fanout histogram
system.membus1.snoop_fanout::2                  22902     45.04%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              50849                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        12424                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.316152                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           62                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        12440                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.004984                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.177250                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000175                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.027122                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.647413                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     3.612458                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.002322                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.095221                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.001561                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.170759                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.085900                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.362917                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.133054                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.636078                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000011                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.001695                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.040463                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.225779                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000145                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.005951                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000098                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.010672                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.005369                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.022682                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.008316                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.957260                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       238074                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       238074                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6856                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6856                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            5                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data            7                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           10                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data            7                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           10                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data           84                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            8                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          100                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            5                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         3553                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data           35                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         4428                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            3                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            4                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         8032                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          859                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         2665                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          571                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           14                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1479                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            9                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         5636                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          256                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          256                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            7                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          859                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         6218                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          606                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         5907                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data           12                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            9                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data           10                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        13668                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            7                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          859                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         6218                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          606                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         5907                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data           12                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            9                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data           10                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        13668                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6856                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6856                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data           84                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         3555                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data           35                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         4430                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         8036                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          859                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         2670                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          571                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1480                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         5642                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          859                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         6225                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          606                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           14                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         5910                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data           12                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            9                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data           10                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        13678                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          859                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         6225                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          606                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           14                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         5910                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data           12                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            9                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data           10                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        13678                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999437                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999549                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999502                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.998127                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999324                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998937                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.998876                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999492                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999269                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.998876                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999492                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999269                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6829                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6829                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements           59                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.056672                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           77                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs           71                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     1.084507                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.348492                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.164213                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     2.605828                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.978286                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000040                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.489970                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000108                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000283                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     1.537382                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.979906                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.735022                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     1.399552                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     4.817590                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.021781                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.010263                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.162864                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.061143                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.030623                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000018                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.096086                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.061244                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.045939                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.087472                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.301099                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.878542                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         2722                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         2722                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data            9                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data            8                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            8                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            8                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            8                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            7                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           63                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           10                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           52                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           10                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data           42                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data           14                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data           16                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          127                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data           44                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            9                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            6                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data           15                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data           17                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data           18                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          137                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data           44                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            9                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            6                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data           15                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data           17                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data           18                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          137                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           63                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           52                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          127                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data           44                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            9                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data           17                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data           18                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          137                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data           44                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            9                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data           17                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data           18                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          137                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            2                       # number of writebacks
system.numa_caches_downward1.writebacks::total            2                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements           59                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.915169                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           53                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           71                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.746479                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.577268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.164213                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     2.605828                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.814960                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.000032                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.489966                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000108                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000283                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     1.352273                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.979904                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.735015                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     1.377728                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     4.817590                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.036079                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.010263                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.162864                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.050935                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.030623                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000018                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.084517                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.061244                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.045938                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.086108                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.301099                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.869698                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         2730                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         2730                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data            9                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data            8                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            8                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            8                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            8                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            7                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           63                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           10                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           52                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           10                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data           42                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data           14                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data           16                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          126                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data           44                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            6                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data           15                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data           17                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data           18                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          136                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data           44                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            6                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data           15                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data           17                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data           18                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          136                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           63                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           52                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          127                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data           44                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            9                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data           17                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data           18                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          137                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data           44                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            9                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data           17                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data           18                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          137                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.875000                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.992126                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.888889                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.992701                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.888889                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.992701                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            4                       # number of writebacks
system.numa_caches_upward0.writebacks::total            4                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        12392                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.052690                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           60                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        12408                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.004836                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.614224                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.017566                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.001948                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.661643                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     3.797024                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.001899                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.136221                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.001395                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.217929                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.160354                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.266913                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.175573                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.600889                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.001098                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000122                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.041353                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.237314                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000119                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.008514                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000087                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.013621                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.010022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.016682                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.010973                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.940793                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       237985                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       237985                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6829                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6829                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           14                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           14                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data           86                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            8                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          102                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            5                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         3551                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data           35                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         4424                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            3                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            4                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          256                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         8282                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          859                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         2660                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          569                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           14                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1476                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            9                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         5626                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            7                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          859                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         6211                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          604                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         5900                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data           12                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            9                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data           10                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide          256                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        13908                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            7                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          859                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         6211                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          604                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         5900                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data           12                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            9                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data           10                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide          256                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        13908                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6829                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6829                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data           86                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          102                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         3551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data           35                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         4428                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          256                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         8286                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          859                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         2665                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          571                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1479                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         5636                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          859                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         6216                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          606                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           14                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         5907                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            9                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data           10                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide          256                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        13922                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          859                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         6216                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          606                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           14                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         5907                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            9                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data           10                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide          256                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        13922                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999097                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999517                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.998124                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.996497                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.997972                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998226                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999196                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.996700                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.998815                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998994                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999196                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.996700                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.998815                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998994                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6801                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6801                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              30110                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             17234                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              47344                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             16468                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         16468                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               23557543                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            148850                       # Number of instructions committed
system.switch_cpus00.committedOps              148850                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       142863                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             12590                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        10128                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             142863                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       183157                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       110792                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               47541                       # number of memory refs
system.switch_cpus00.num_load_insts             30294                       # Number of load instructions
system.switch_cpus00.num_store_insts            17247                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     23410952.687974                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     146590.312026                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.006223                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.993777                       # Percentage of idle cycles
system.switch_cpus00.Branches                   24843                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          666      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           93661     62.92%     63.37% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            178      0.12%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          32520     21.85%     85.34% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         17272     11.60%     96.94% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4553      3.06%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           148850                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits               4349                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              2228                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               6577                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               23527782                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             18753                       # Number of instructions committed
system.switch_cpus01.committedOps               18753                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        17886                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         1599                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              17886                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads        23933                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        13961                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                6590                       # number of memory refs
system.switch_cpus01.num_load_insts              4349                       # Number of load instructions
system.switch_cpus01.num_store_insts             2241                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     23509347.825385                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     18434.174615                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000784                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999216                       # Percentage of idle cycles
system.switch_cpus01.Branches                    2778                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          104      0.55%      0.55% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           10959     58.44%     58.99% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             62      0.33%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::MemRead           4454     23.75%     83.07% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          2241     11.95%     95.02% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          933      4.98%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            18753                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            3412753                       # DTB read hits
system.switch_cpus02.dtb.read_misses              254                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        3324592                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           1930004                       # DTB write hits
system.switch_cpus02.dtb.write_misses              28                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       1861469                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            5342757                       # DTB hits
system.switch_cpus02.dtb.data_misses              282                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        5186061                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          22850472                       # ITB hits
system.switch_cpus02.itb.fetch_misses             257                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      22850729                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               23507549                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          23346970                       # Number of instructions committed
system.switch_cpus02.committedOps            23346970                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     22778021                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        66777                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            544328                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      2013333                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           22778021                       # number of integer instructions
system.switch_cpus02.num_fp_insts               66777                       # number of float instructions
system.switch_cpus02.num_int_register_reads     35657395                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     18581152                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        62101                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes        29259                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             5372103                       # number of memory refs
system.switch_cpus02.num_load_insts           3441973                       # Number of load instructions
system.switch_cpus02.num_store_insts          1930130                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     560808.419525                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     22946740.580475                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.976143                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.023857                       # Percentage of idle cycles
system.switch_cpus02.Branches                 2808617                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       267151      1.14%      1.14% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        17462406     74.79%     75.94% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         169171      0.72%     76.66% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     76.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         12467      0.05%     76.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp          4097      0.02%     76.73% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          8194      0.04%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            15      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        3453871     14.79%     91.56% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       1930461      8.27%     99.83% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        39430      0.17%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         23347264                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              30256                       # DTB read hits
system.switch_cpus03.dtb.read_misses              329                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             16410                       # DTB write hits
system.switch_cpus03.dtb.write_misses              35                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           872                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              46666                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2698                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             26040                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         26165                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               23557734                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            164467                       # Number of instructions committed
system.switch_cpus03.committedOps              164467                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       158153                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              3711                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        19998                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             158153                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       209937                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       120398                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               47788                       # number of memory refs
system.switch_cpus03.num_load_insts             31145                       # Number of load instructions
system.switch_cpus03.num_store_insts            16643                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     23395256.516995                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     162477.483005                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006897                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993103                       # Percentage of idle cycles
system.switch_cpus03.Branches                   25245                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         2946      1.79%      1.79% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          105359     63.91%     65.70% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            175      0.11%     65.80% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     65.80% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.01%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          32311     19.60%     85.42% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         16652     10.10%     95.52% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         7382      4.48%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           164852                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              88014                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             90225                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             178239                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            164514                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        164666                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               23968030                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            473602                       # Number of instructions committed
system.switch_cpus04.committedOps              473602                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       455778                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              9393                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        50273                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             455778                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       652839                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       310923                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              179376                       # number of memory refs
system.switch_cpus04.num_load_insts             88853                       # Number of load instructions
system.switch_cpus04.num_store_insts            90523                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     23492817.256917                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     475212.743083                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.019827                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.980173                       # Percentage of idle cycles
system.switch_cpus04.Branches                   62961                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9818      2.07%      2.07% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          270617     57.08%     59.15% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            571      0.12%     59.27% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.25%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.05%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          91200     19.24%     78.81% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         90602     19.11%     97.92% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9877      2.08%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           474084                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits               4816                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              2228                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               7044                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             19671                       # Number of instructions committed
system.switch_cpus05.committedOps               19671                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        18799                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         2077                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              18799                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads        24822                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        14403                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                7057                       # number of memory refs
system.switch_cpus05.num_load_insts              4816                       # Number of load instructions
system.switch_cpus05.num_store_insts             2241                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     23538178.348853                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     19361.651147                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000822                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999178                       # Percentage of idle cycles
system.switch_cpus05.Branches                    3263                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          102      0.52%      0.52% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           11412     58.01%     58.53% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             62      0.32%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::MemRead           4921     25.02%     83.86% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          2241     11.39%     95.26% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          933      4.74%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            19671                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits               4079                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              2155                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               6234                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              2671                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          2671                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             17805                       # Number of instructions committed
system.switch_cpus06.committedOps               17805                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        16975                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               742                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         1365                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              16975                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        22837                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        13344                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                6247                       # number of memory refs
system.switch_cpus06.num_load_insts              4079                       # Number of load instructions
system.switch_cpus06.num_store_insts             2168                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     23540016.218475                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     17523.781525                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000744                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999256                       # Percentage of idle cycles
system.switch_cpus06.Branches                    2496                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          106      0.60%      0.60% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           10381     58.30%     58.90% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             62      0.35%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::MemRead           4179     23.47%     82.72% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          2168     12.18%     94.89% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          909      5.11%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            17805                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits               4713                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              2214                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               6927                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             19413                       # Number of instructions committed
system.switch_cpus07.committedOps               19413                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        18554                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         1962                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              18554                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads        24563                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        14274                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                6940                       # number of memory refs
system.switch_cpus07.num_load_insts              4713                       # Number of load instructions
system.switch_cpus07.num_store_insts             2227                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     23538432.459444                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     19107.540556                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000811                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999189                       # Percentage of idle cycles
system.switch_cpus07.Branches                    3135                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          102      0.53%      0.53% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           11271     58.06%     58.58% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             62      0.32%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::MemRead           4818     24.82%     83.72% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          2227     11.47%     95.19% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          933      4.81%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            19413                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits               4808                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits              2216                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits               7024                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts             19611                       # Number of instructions committed
system.switch_cpus08.committedOps               19611                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses        18750                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts         2059                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts              18750                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads        24761                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes        14373                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                7037                       # number of memory refs
system.switch_cpus08.num_load_insts              4808                       # Number of load instructions
system.switch_cpus08.num_store_insts             2229                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     23538237.444339                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     19302.555661                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000819                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999181                       # Percentage of idle cycles
system.switch_cpus08.Branches                    3234                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass          102      0.52%      0.52% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu           11372     57.99%     58.51% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             62      0.32%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::MemRead           4913     25.05%     83.88% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite          2229     11.37%     95.24% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          933      4.76%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total            19611                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits               4915                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits              2226                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits               7141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts             19877                       # Number of instructions committed
system.switch_cpus09.committedOps               19877                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses        19012                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts         2163                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts              19012                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads        25057                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes        14523                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                7154                       # number of memory refs
system.switch_cpus09.num_load_insts              4915                       # Number of load instructions
system.switch_cpus09.num_store_insts             2239                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     23537975.454350                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     19564.545650                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000831                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999169                       # Percentage of idle cycles
system.switch_cpus09.Branches                    3340                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          104      0.52%      0.52% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           11519     57.95%     58.47% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             62      0.31%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::MemRead           5020     25.26%     84.04% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite          2239     11.26%     95.31% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess          933      4.69%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total            19877                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits               4023                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              2156                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               6179                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              2671                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          2671                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             17697                       # Number of instructions committed
system.switch_cpus10.committedOps               17697                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        16866                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               742                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         1310                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              16866                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads        22729                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        13290                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                6192                       # number of memory refs
system.switch_cpus10.num_load_insts              4023                       # Number of load instructions
system.switch_cpus10.num_store_insts             2169                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     23540122.590351                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     17417.409649                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000739                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999261                       # Percentage of idle cycles
system.switch_cpus10.Branches                    2442                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          106      0.60%      0.60% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           10328     58.36%     58.96% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             62      0.35%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::MemRead           4123     23.30%     82.61% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          2169     12.26%     94.86% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          909      5.14%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            17697                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits               5056                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              2229                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               7285                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             20170                       # Number of instructions committed
system.switch_cpus11.committedOps               20170                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        19302                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         2307                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              19302                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads        25349                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        14669                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                7298                       # number of memory refs
system.switch_cpus11.num_load_insts              5056                       # Number of load instructions
system.switch_cpus11.num_store_insts             2242                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     23537686.871392                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     19853.128608                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000843                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999157                       # Percentage of idle cycles
system.switch_cpus11.Branches                    3487                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          104      0.52%      0.52% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           11668     57.85%     58.36% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             62      0.31%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::MemRead           5161     25.59%     84.26% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          2242     11.12%     95.37% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          933      4.63%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            20170                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits               5172                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              2223                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               7395                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             20367                       # Number of instructions committed
system.switch_cpus12.committedOps               20367                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        19499                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         2430                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              19499                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads        25517                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        14751                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                7408                       # number of memory refs
system.switch_cpus12.num_load_insts              5172                       # Number of load instructions
system.switch_cpus12.num_store_insts             2236                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     23537492.841212                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     20047.158788                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000851                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999149                       # Percentage of idle cycles
system.switch_cpus12.Branches                    3612                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          102      0.50%      0.50% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           11757     57.73%     58.23% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             62      0.30%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::MemRead           5277     25.91%     84.44% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          2236     10.98%     95.42% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          933      4.58%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            20367                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits               5288                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              2241                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               7529                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             20685                       # Number of instructions committed
system.switch_cpus13.committedOps               20685                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        19812                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         2539                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              19812                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        25894                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        14939                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                7542                       # number of memory refs
system.switch_cpus13.num_load_insts              5288                       # Number of load instructions
system.switch_cpus13.num_store_insts             2254                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     23537179.635135                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     20360.364865                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000864                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999136                       # Percentage of idle cycles
system.switch_cpus13.Branches                    3724                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          104      0.50%      0.50% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           11939     57.72%     58.22% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             62      0.30%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::MemRead           5393     26.07%     84.59% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          2254     10.90%     95.49% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          933      4.51%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            20685                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits               3966                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              2158                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               6124                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              2671                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          2671                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             17590                       # Number of instructions committed
system.switch_cpus14.committedOps               17590                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        16758                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               742                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         1255                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              16758                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        22623                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        13237                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                6137                       # number of memory refs
system.switch_cpus14.num_load_insts              3966                       # Number of load instructions
system.switch_cpus14.num_store_insts             2171                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     23540227.977301                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     17312.022699                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000735                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999265                       # Percentage of idle cycles
system.switch_cpus14.Branches                    2388                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          106      0.60%      0.60% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           10276     58.42%     59.02% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             62      0.35%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::MemRead           4066     23.12%     82.49% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          2171     12.34%     94.83% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          909      5.17%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            17590                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               5400                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              2385                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               7785                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              2959                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          2959                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               23557540                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             21699                       # Number of instructions committed
system.switch_cpus15.committedOps               21699                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        20772                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               808                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         2464                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              20772                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        27320                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        15815                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                7798                       # number of memory refs
system.switch_cpus15.num_load_insts              5400                       # Number of load instructions
system.switch_cpus15.num_store_insts             2398                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     23536180.921417                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     21359.078583                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000907                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999093                       # Percentage of idle cycles
system.switch_cpus15.Branches                    3717                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          106      0.49%      0.49% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           12587     58.01%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             62      0.29%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           5508     25.38%     84.17% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          2399     11.06%     95.22% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         1037      4.78%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            21699                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           5763                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            104                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           104                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6831                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6366                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          243                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          123                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          224                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          8391                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         8296                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         5763                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        41351                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        41351                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          857                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          857                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              42208                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1328064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1328064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         9728                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1337792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        35722                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         63225                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.559968                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.496395                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               27821     44.00%     44.00% # Request fanout histogram
system.system_bus.snoop_fanout::2               35404     56.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           63225                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
