// Seed: 1975547727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_13(
      id_2, id_1
  );
  assign id_4 = id_6;
  assign id_1[1] = id_3;
  defparam id_6.id_7 = 1;
  time id_8 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(""),
      .id_6(1)
  );
  always #id_9 deassign id_7;
  logic id_10;
  type_15(
      1, 1
  );
  type_16 id_11 (
      .id_0(id_1),
      .id_1(id_1[1] < id_6),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1),
      .id_6(id_7),
      .id_7(id_1),
      .id_8(id_9),
      .id_9(1)
  );
  type_17 id_12 = id_11;
endmodule
