LIBRARY ieee ;
	USE ieee.std_logic_1164.all;
	USE ieee.std_logic_signed.all;
	
ENTITY REGISTERS IS
	PORT(	CLOCK				: IN STD_LOGIC;
			DBG_REG_ADDR	: IN INTEGER;
			DBG_REG	 		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	) ;
END ENTITY ; -- REGISTERS


ARCHITECTURE arch OF REGISTERS IS
BEGIN
	
	PROCESS (CLOCK)
	BEGIN
		IF (CLOCK'EVENT AND CLOCK = '1') THEN

		END IF;
	END PROCESS;

	DBG_REG <= "11111111111111111111111111111111";
	
END ARCHITECTURE ; -- arch