/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_b.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_CREDIT_THRESHr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001c,
        0,
        2,
        soc_BAA_CREDIT_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_EVENT_BLOCKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_BAA_EVENT_BLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_LOOP_SIZEr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001a,
        0,
        2,
        soc_BAA_LOOP_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BAA_QUEUE_RANGEr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001b,
        0,
        2,
        soc_BAA_QUEUE_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BADREPLIESCOUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6214,
        0,
        1,
        soc_BADREPLIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BANKACCESSCONTROLLERCONFIGURATIONSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa61,
        0,
        8,
        soc_BANKACCESSCONTROLLERCONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3df771ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASKr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000102,
        0,
        1,
        soc_BCAST_BLOCK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000042,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_BCAST_BLOCK_MASK_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40000400,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000062,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000400,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000042,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000042,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM53314_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000104,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000104,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000104,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000042,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000042,
        0,
        1,
        soc_BCAST_BLOCK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_BCM88732_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x8000068,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HIr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000105,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HI_BCM53314_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000105,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HI_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000105,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08028e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d5d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015d00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d5e,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08028f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d5e,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015e00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d5f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080290,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d5f,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e015f00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d60,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BCAST_STORM_CONTROLr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xb000001,
        0,
        2,
        soc_BCAST_STORM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BCAST_STORM_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xc000001,
        0,
        2,
        soc_BCAST_STORM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BCNREGISTERr */
        soc_block_list[47],
        soc_genreg,
        1,
        0x2905,
        0,
        3,
        soc_BCNREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BDBCONFIGURATIONr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x49c,
        0,
        2,
        soc_BDBCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080606,
        0,
        2,
        soc_BFD_RX_ACH_TYPE_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00210057, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080607,
        0,
        1,
        soc_BFD_RX_ACH_TYPE_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000600,
        0,
        2,
        soc_BFD_RX_ACH_TYPE_CONTROL0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00210057, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002a00,
        0,
        2,
        soc_BFD_RX_ACH_TYPE_CONTROL0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00570021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_BFD_RX_ACH_TYPE_CONTROL0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00570021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000700,
        0,
        1,
        soc_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002b00,
        0,
        1,
        soc_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BFD_RX_ACH_TYPE_CONTROL1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080608,
        0,
        2,
        soc_BFD_RX_ACH_TYPE_MPLSTPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16003000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BFD_RX_ACH_TYPE_MPLSTP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16005300,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BFD_RX_ACH_TYPE_MPLSTP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000900,
        0,
        1,
        soc_BFD_RX_ACH_TYPE_MPLSTP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000800,
        0,
        2,
        soc_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002c00,
        0,
        2,
        soc_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTP_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_BFD_RX_ACH_TYPE_MPLSTP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x208060e,
        0,
        2,
        soc_BFD_RX_UDP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x5080605,
        0,
        2,
        soc_BFD_RX_UDP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16000500,
        0,
        2,
        soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002900,
        0,
        2,
        soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_1_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16004900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000c00,
        0,
        2,
        soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003200,
        0,
        2,
        soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BFD_RX_UDP_CONTROL_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa009900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_BFD_RX_UDP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ec812b0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BFD_VERSION_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa003000,
        0,
        1,
        soc_BFD_VERSION_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMC1CREDITCOUNTERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3d3,
        0,
        2,
        soc_BFMC1CREDITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMC2CREDITCOUNTERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3d4,
        0,
        2,
        soc_BFMC2CREDITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMC3CREDITCOUNTERr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x3d5,
        0,
        2,
        soc_BFMC3CREDITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMCCLASSCONFIGSr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x311,
        0,
        4,
        soc_BFMCCLASSCONFIGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x801f1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BFMCSHAPERCONFIGSr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x310,
        0,
        2,
        soc_BFMCSHAPERCONFIGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BHH_RX_ACH_TYPEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x16002900,
        0,
        1,
        soc_BHH_RX_ACH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BISR_DEBUG_DATAr */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2022000,
        SOC_REG_FLAG_RO,
        1,
        soc_BISR_DEBUG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BISR_DEBUG_DATA_BCM53400_A0r */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2022000,
        SOC_REG_FLAG_RO,
        1,
        soc_BISR_DEBUG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BISR_LOAD_DONE_STATUSr */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2023000,
        SOC_REG_FLAG_RO,
        2,
        soc_BISR_LOAD_DONE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BISR_LOAD_DONE_STATUS_BCM53400_A0r */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2023000,
        SOC_REG_FLAG_RO,
        2,
        soc_BISR_LOAD_DONE_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BISR_LOAD_STATUSr */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2021c00,
        SOC_REG_FLAG_RO,
        7,
        soc_BISR_LOAD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BISR_LOAD_STATUS_BCM53400_A0r */
        soc_block_list[152],
        soc_genreg,
        1,
        0x2021c00,
        SOC_REG_FLAG_RO,
        7,
        soc_BISR_LOAD_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTADDRESSBITSNUMBERr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x67b,
        0,
        1,
        soc_BISTADDRESSBITSNUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTBITMASKr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x67f,
        0,
        1,
        soc_BISTBITMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTBURSTMASK0r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x67d,
        0,
        1,
        soc_BISTBURSTMASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTBURSTMASK1r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x67e,
        0,
        1,
        soc_BISTBURSTMASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTCONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003000,
        0,
        3,
        soc_BISTCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTCONFIG2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003100,
        0,
        3,
        soc_BISTCONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00060202, 0x00000000)
        SOC_RESET_MASK_DEC(0x00070707, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTCONFIGURATIONSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003300,
        0,
        12,
        soc_BISTCONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTDATASHIFTMODOFFSETr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x67c,
        0,
        1,
        soc_BISTDATASHIFTMODOFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTENDADDRESSr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x678,
        0,
        1,
        soc_BISTENDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTENDADDRESS_BCM56450_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003600,
        0,
        1,
        soc_BISTENDADDRESS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORADDRESSr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x684,
        SOC_REG_FLAG_RO,
        1,
        soc_BISTERRORADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORBITCOUNTERr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x681,
        0,
        1,
        soc_BISTERRORBITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORBURSTCOUNTERr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x680,
        0,
        1,
        soc_BISTERRORBURSTCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORDATA1r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x685,
        SOC_REG_FLAG_RO,
        1,
        soc_BISTERRORDATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERRORDATA2r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x686,
        SOC_REG_FLAG_RO,
        1,
        soc_BISTERRORDATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTERROROCCURREDr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x682,
        0,
        1,
        soc_BISTERROROCCURREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTERROROCCURRED_BCM56450_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004b00,
        0,
        1,
        soc_BISTERROROCCURRED_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTFINISHEDr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x687,
        SOC_REG_FLAG_RO,
        1,
        soc_BISTFINISHEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKERRORCOUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_BISTFULLMASKERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004700,
        0,
        1,
        soc_BISTFULLMASKWORD0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004600,
        0,
        1,
        soc_BISTFULLMASKWORD1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004500,
        0,
        1,
        soc_BISTFULLMASKWORD2r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004400,
        0,
        1,
        soc_BISTFULLMASKWORD3r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004300,
        0,
        1,
        soc_BISTFULLMASKWORD4r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD5r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004200,
        0,
        1,
        soc_BISTFULLMASKWORD5r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004100,
        0,
        1,
        soc_BISTFULLMASKWORD6r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTFULLMASKWORD7r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_BISTFULLMASKWORD7r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTGAPr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x66e,
        0,
        1,
        soc_BISTGAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTGENERALCONFIGURATIONSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003200,
        0,
        1,
        soc_BISTGENERALCONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000070, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTGLOBALERRORCOUNTERr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x683,
        0,
        1,
        soc_BISTGLOBALERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTGLOBALERRORCOUNTER_BCM56450_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004c00,
        0,
        1,
        soc_BISTGLOBALERRORCOUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTINFINITETESTr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x66a,
        0,
        2,
        soc_BISTINFINITETESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTADDRERRr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004d00,
        0,
        1,
        soc_BISTLASTADDRERRr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2005500,
        0,
        1,
        soc_BISTLASTDATAERRWORD0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2005400,
        0,
        1,
        soc_BISTLASTDATAERRWORD1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2005300,
        0,
        1,
        soc_BISTLASTDATAERRWORD2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_BISTLASTDATAERRWORD3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2005100,
        0,
        1,
        soc_BISTLASTDATAERRWORD4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD5r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2005000,
        0,
        1,
        soc_BISTLASTDATAERRWORD5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004f00,
        0,
        1,
        soc_BISTLASTDATAERRWORD6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTLASTDATAERRWORD7r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004e00,
        0,
        1,
        soc_BISTLASTDATAERRWORD7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTNUMBEROFACTIONSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003400,
        0,
        1,
        soc_BISTNUMBEROFACTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTOFFSETADDRESSr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x679,
        0,
        1,
        soc_BISTOFFSETADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN0r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x66f,
        0,
        1,
        soc_BISTPATTERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN1r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x670,
        0,
        1,
        soc_BISTPATTERN1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN2r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x671,
        0,
        1,
        soc_BISTPATTERN2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN3r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x672,
        0,
        1,
        soc_BISTPATTERN3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN4r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x673,
        0,
        1,
        soc_BISTPATTERN4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN5r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x674,
        0,
        1,
        soc_BISTPATTERN5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN6r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x675,
        0,
        1,
        soc_BISTPATTERN6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTPATTERN7r */
        soc_block_list[53],
        soc_genreg,
        1,
        0x676,
        0,
        1,
        soc_BISTPATTERN7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003f00,
        0,
        1,
        soc_BISTPATTERNWORD0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_BISTPATTERNWORD1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003d00,
        0,
        1,
        soc_BISTPATTERNWORD2r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_BISTPATTERNWORD3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003b00,
        0,
        1,
        soc_BISTPATTERNWORD4r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD5r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003a00,
        0,
        1,
        soc_BISTPATTERNWORD5r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003900,
        0,
        1,
        soc_BISTPATTERNWORD6r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTPATTERNWORD7r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003800,
        0,
        1,
        soc_BISTPATTERNWORD7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTREADDELAYr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x66b,
        0,
        1,
        soc_BISTREADDELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTREADNUMBERCONFIGURATIONREGISTERr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x669,
        0,
        1,
        soc_BISTREADNUMBERCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTSINGLEBITMASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003700,
        0,
        1,
        soc_BISTSINGLEBITMASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTSINGLEBITMASKERRORCOUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004a00,
        0,
        1,
        soc_BISTSINGLEBITMASKERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTSTARTADDRESSr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x677,
        0,
        1,
        soc_BISTSTARTADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTSTARTADDRESS_BCM56450_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2003500,
        0,
        1,
        soc_BISTSTARTADDRESS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BISTSTATUSESr */
        soc_block_list[22],
        soc_genreg,
        1,
        0x2004800,
        0,
        4,
        soc_BISTSTATUSESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTTESTMODEr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x67a,
        0,
        5,
        soc_BISTTESTMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTTHRESHOLDSr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x66c,
        0,
        2,
        soc_BISTTHRESHOLDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BISTWRITENUMBERCONFIGURATIONREGISTERr */
        soc_block_list[53],
        soc_genreg,
        1,
        0x668,
        0,
        1,
        soc_BISTWRITENUMBERCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_CONFIGURATIONSr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1820,
        0,
        9,
        soc_BIST_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_ENDADDRESSr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1823,
        0,
        1,
        soc_BIST_ENDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_ERROROCCURREDr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1843,
        0,
        1,
        soc_BIST_ERROROCCURREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd8,
        0,
        6,
        soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bda,
        0,
        6,
        soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bdc,
        0,
        6,
        soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW_FIRST_DESCRIPTOR3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bde,
        0,
        6,
        soc_BIST_FLOW_FIRST_DESCRIPTOR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff11ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_0r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd9,
        0,
        2,
        soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bdb,
        0,
        2,
        soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bdd,
        0,
        2,
        soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FLOW__SECOND_DESCRIPTOR_3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bdf,
        0,
        2,
        soc_BIST_FLOW__SECOND_DESCRIPTOR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKERRORCOUNTERr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1841,
        0,
        1,
        soc_BIST_FULLMASKERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD0r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x183f,
        0,
        1,
        soc_BIST_FULLMASKWORD0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD1r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x183e,
        0,
        1,
        soc_BIST_FULLMASKWORD1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD2r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x183d,
        0,
        1,
        soc_BIST_FULLMASKWORD2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD3r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x183c,
        0,
        1,
        soc_BIST_FULLMASKWORD3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD4r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x183b,
        0,
        1,
        soc_BIST_FULLMASKWORD4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD5r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x183a,
        0,
        1,
        soc_BIST_FULLMASKWORD5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD6r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1839,
        0,
        1,
        soc_BIST_FULLMASKWORD6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_FULLMASKWORD7r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1838,
        0,
        1,
        soc_BIST_FULLMASKWORD7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_GENERAL_CONFIGURATIONr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd0,
        0,
        6,
        soc_BIST_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x17ffff73, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_GLOBALERRORCOUNTERr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1844,
        0,
        1,
        soc_BIST_GLOBALERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_NUMBEROFACTIONSr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1821,
        0,
        1,
        soc_BIST_NUMBEROFACTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD0r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1837,
        0,
        1,
        soc_BISTPATTERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD1r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1836,
        0,
        1,
        soc_BISTPATTERN1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD2r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1835,
        0,
        1,
        soc_BISTPATTERN2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD3r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1834,
        0,
        1,
        soc_BISTPATTERN3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD4r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1833,
        0,
        1,
        soc_BISTPATTERN4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD5r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1832,
        0,
        1,
        soc_BISTPATTERN5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD6r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1831,
        0,
        1,
        soc_BISTPATTERN6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_PATTERNWORD7r */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1830,
        0,
        1,
        soc_BISTPATTERN7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_COUNTERS_1r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4be2,
        SOC_REG_FLAG_RO,
        2,
        soc_BIST_RX_COUNTERS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_COUNTERS_2r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4be3,
        SOC_REG_FLAG_RO,
        2,
        soc_BIST_RX_COUNTERS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_COUNTERS_3r */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4be4,
        SOC_REG_FLAG_RO,
        2,
        soc_BIST_RX_COUNTERS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_FLOW_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4be5,
        SOC_REG_FLAG_RO,
        1,
        soc_BIST_RX_FLOW_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_OK_BURSTS_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4be0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BIST_RX_OK_BURSTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_RX_SHAPERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd1,
        0,
        4,
        soc_BIST_RX_SHAPERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_SEEDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd7,
        0,
        1,
        soc_BIST_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_SINGLEBITMASKr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1824,
        0,
        1,
        soc_BIST_SINGLEBITMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_SINGLEBITMASKERRORCOUNTERr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1842,
        0,
        1,
        soc_BIST_SINGLEBITMASKERRORCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_STARTADDRESSr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1822,
        0,
        1,
        soc_BIST_STARTADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_STATUSr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4be6,
        SOC_REG_FLAG_RO,
        8,
        soc_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11111111, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_STATUSESr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1840,
        0,
        2,
        soc_BIST_STATUSESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_TX_ADDITIONAL_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd6,
        SOC_REG_FLAG_RO,
        2,
        soc_BIST_TX_ADDITIONAL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_TX_BURSTS_COUNTERr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BIST_TX_BURSTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BIST_TX_BURSTS_THRESHOLDr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4bd2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BIST_TX_BURSTS_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKETr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb,
        0,
        2,
        soc_BKPMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x700,
        0,
        2,
        soc_BKPMETERINGBUCKET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x7,
        0,
        2,
        soc_BKPMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x700,
        0,
        2,
        soc_BKPMETERINGBUCKET_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6,
        0,
        2,
        soc_BKPMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56440_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000001,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        56,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56450_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000100,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        77,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xc,
        0,
        2,
        soc_BKPMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000001,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000100,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        59,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000001,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000008,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGBUCKET_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000001,
        0,
        3,
        soc_BKPMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa,
        0,
        5,
        soc_BKPMETERINGCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000004,
        0,
        2,
        soc_BKPMETERINGCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BKPMETERINGCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56440_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BKPMETERINGCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        56,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56450_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BKPMETERINGCONFIG_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        77,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BKPMETERINGCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x24000000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BKPMETERINGCONFIG_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        59,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_64_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BKPMETERINGCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000018)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x500,
        0,
        2,
        soc_BKPMETERINGCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x500,
        0,
        2,
        soc_BKPMETERINGCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5,
        0,
        7,
        soc_BKPMETERINGCONFIG_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5,
        0,
        2,
        soc_BKPMETERINGCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa,
        0,
        7,
        soc_BKPMETERINGCONFIG_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa,
        0,
        2,
        soc_BKPMETERINGCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000000,
        0,
        5,
        soc_BKPMETERINGCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9000000,
        0,
        5,
        soc_BKPMETERINGCONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb,
        0,
        5,
        soc_BKPMETERINGCONFIG_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x600,
        0,
        5,
        soc_BKPMETERINGCONFIG_EXT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6,
        0,
        5,
        soc_BKPMETERINGCONFIG_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x600,
        0,
        5,
        soc_BKPMETERINGCONFIG_EXT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa4,
        0,
        5,
        soc_BKPMETERINGCONFIG_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80006,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080014,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS0_64_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080016,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080011,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_64_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080014,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_64_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80004,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2024400,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80004,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2024400,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80008,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80004,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080011,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080011,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080014,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080014,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80009,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80003,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80002,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2024200,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2024200,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80004,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80002,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80005,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGWARNSTATUS0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS0_64_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080012,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_64_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_64_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x26001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x9080010,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKP_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8010b,
        0,
        2,
        soc_BKP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000a3b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08010c,
        0,
        1,
        soc_BKP_DISC_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080112,
        0,
        1,
        soc_BKP_DISC_BMAP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080112,
        0,
        1,
        soc_BKP_DISC_BMAP_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080112,
        0,
        1,
        soc_BKP_DISC_BMAP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HIr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080113,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HI_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080113,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HI_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080113,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITYr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000063,
        0,
        1,
        soc_BKP_DISC_PRIORITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001c00,
        0,
        1,
        soc_BKP_DISC_PRIORITY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000080,
        0,
        1,
        soc_BKP_DISC_PRIORITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001c00,
        0,
        1,
        soc_BKP_DISC_PRIORITY_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000063,
        0,
        1,
        soc_BKP_DISC_PRIORITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BKP_DISC_PRIORITY_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000063,
        SOC_REG_FLAG_RO,
        1,
        soc_BKP_DISC_PRIORITY_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BKP_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8010c,
        0,
        2,
        soc_BKP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS0_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x59,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS10_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS11_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS12_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x65,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS13_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x66,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS14_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x67,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS15_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x68,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS1_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS2_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS3_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS4_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS5_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS6_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x5f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS7_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS8_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_COS9_XOFF_CNTr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_CTRLr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x54,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_BMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_DA_HIr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x58,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_DA_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_DA_LOr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x57,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_DA_LOr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_OPCODEr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x56,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_BMAC_PFC_TYPEr */
        soc_block_list[10],
        soc_portreg,
        1,
        0x55,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BOMr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5211,
        0,
        13,
        soc_BOMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1ffff77, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_CONFIG0r */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80000,
        0,
        4,
        soc_BP_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DEBUGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_BP_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP4_TMr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x8000f,
        0,
        2,
        soc_BP_DP_XP4_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP5_TMr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80010,
        0,
        2,
        soc_BP_DP_XP5_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP6_TMr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80011,
        0,
        2,
        soc_BP_DP_XP6_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_DP_XP7_TMr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80012,
        0,
        2,
        soc_BP_DP_XP7_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_DEBUGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80013,
        0,
        8,
        soc_BP_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_ERRORr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80014,
        0,
        8,
        soc_BP_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_ERROR_MASKr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80015,
        0,
        8,
        soc_BP_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_STATUS0r */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80016,
        0,
        2,
        soc_BP_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ECC_STATUS1r */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80017,
        0,
        2,
        soc_BP_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ERRORr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80009,
        0,
        12,
        soc_BP_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_ERROR_MASKr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x8000a,
        0,
        12,
        soc_BP_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP4_DP_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80001,
        0,
        2,
        soc_BP_XP4_DP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP4_FC_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80005,
        0,
        3,
        soc_BP_XP4_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP4_RECEIVE_FC_MSGSr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP5_DP_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80002,
        0,
        2,
        soc_BP_XP4_DP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP5_FC_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80006,
        0,
        3,
        soc_BP_XP4_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP5_RECEIVE_FC_MSGSr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP6_DP_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80003,
        0,
        2,
        soc_BP_XP4_DP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP6_FC_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80007,
        0,
        3,
        soc_BP_XP4_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP6_RECEIVE_FC_MSGSr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP7_DP_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80004,
        0,
        2,
        soc_BP_XP4_DP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP7_FC_CONFIGr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x80008,
        0,
        3,
        soc_BP_XP4_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_BP_XP7_RECEIVE_FC_MSGSr */
        soc_block_list[29],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_BP_XP4_RECEIVE_FC_MSGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ARAD_BMPr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x14e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_CCS_ARAD_BMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURED_CELLr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x13a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_CCS_CAPTURED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURED_CELL_VALIDr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x139,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_CCS_CAPTURED_CELL_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURE_FIFO_DISCARD_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CAPTURE_FIFO_DISCARD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURE_FILTER_CELL_0r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_CCS_CAPTURE_FILTER_CELL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURE_FILTER_CELL_1r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_CCS_CAPTURE_FILTER_CELL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURE_FILTER_MASK_0r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_CCS_CAPTURE_FILTER_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURE_FILTER_MASK_1r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x135,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_CCS_CAPTURE_FILTER_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CAPTURE_HIT_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CAPTURE_HIT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CCS_CONFIGURATIONSr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_BRDC_CCS_CCS_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CDMA_LP_CELLS_DISCARD_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CDMA_LP_CELLS_DISCARD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CDMB_LP_CELLS_DISCARD_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CDMB_LP_CELLS_DISCARD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CDMC_LP_CELLS_DISCARD_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CDMC_LP_CELLS_DISCARD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CDMD_LP_CELLS_DISCARD_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x126,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CDMD_LP_CELLS_DISCARD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CDM_OVERFLOW_FIFO_NUMBERr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_BRDC_CCS_CDM_OVERFLOW_FIFO_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f13f13f, 0x000013f1)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CPU_SOURCE_CELL_DATAr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_BRDC_CCS_CPU_SOURCE_CELL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CPU_SOURCE_CELL_TRIGGERr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_BRDC_CCS_CPU_SOURCE_CELL_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CREDIT_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CREDIT_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CRP_FIFO_WATER_MARKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x143,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CRP_FIFO_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CRP_PARITY_ERR_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x14d,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CRP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CRP_UNREACHABLE_CELL_DATAr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_CRP_UNREACHABLE_CELL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff77ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_DEBUG_CONFIGURATIONSr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x101,
        0,
        9,
        soc_BRDC_CCS_DEBUG_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00006480, 0x00000000)
        SOC_RESET_MASK_DEC(0x011fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_1B_ERR_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_2B_ERR_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_ERR_1B_INITIATEr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xa4,
        0,
        6,
        soc_BRDC_CCS_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x9a,
        0,
        6,
        soc_BRDC_CCS_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_ERR_2B_INITIATEr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xa6,
        0,
        6,
        soc_BRDC_CCS_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x9c,
        0,
        6,
        soc_BRDC_CCS_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_INTERRUPT_REGISTERr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_MMU_ECC_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_ERROR_INITIATION_DATAr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FE_13_LINKS_CREDIT_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_FE_13_LINKS_CREDIT_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FE_13_LINKS_FLOW_STATUS_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_FE_13_LINKS_FLOW_STATUS_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FE_13_LINKS_REACHABILITY_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_FE_13_LINKS_REACHABILITY_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FE_13_LINKS_SELF_ROUTED_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_FE_13_LINKS_SELF_ROUTED_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FE_13_LINKS_TOTAL_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_FE_13_LINKS_TOTAL_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FILTERED_CELLS_CONFIGURATIONSr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x14c,
        0,
        2,
        soc_BRDC_CCS_FILTERED_CELLS_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_FLOW_STATUS_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_FLOW_STATUS_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[143],
        soc_genreg,
        1,
        0xc2,
        0,
        1,
        soc_MESH_TOPOLOGY_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[143],
        soc_genreg,
        1,
        0xf4,
        0,
        3,
        soc_BRDC_CCS_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003e2, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_GLOBAL_MEM_OPTIONSr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xc0,
        0,
        2,
        soc_BRDC_CCS_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_GTIMER_CONFIGURATIONr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_GTIMER_TRIGGERr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INDIRECT_COMMANDr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INTERRUPT_MASK_REGISTERr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x10,
        0,
        8,
        soc_BRDC_CCS_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INTERRUPT_REGISTERr */
        soc_block_list[143],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        8,
        soc_BRDC_CCS_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_INTERRUPT_REGISTER_TESTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_MID_FIFOS_LP_WATER_MARKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x13e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_BRDC_CCS_MID_FIFOS_LP_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x3f3f3f3f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_PAR_ERR_INITIATEr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xaa,
        0,
        3,
        soc_BRDC_CCS_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x142,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x141,
        0,
        4,
        soc_BRDC_CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REACHABILITY_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_REACHABILITY_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0102r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_CCS_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0112r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0113r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0114r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0120r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_REG_0120r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x87ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0128r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x128,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0140r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x140,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0144r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x144,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_CCS_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_0149r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x149,
        0,
        4,
        soc_BRDC_CCS_REG_0149r_fields,
        SOC_RESET_VAL_DEC(0x13131316, 0x00000000)
        SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_011Ar */
        soc_block_list[143],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_011Br */
        soc_block_list[143],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_011Cr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_014Ar */
        soc_block_list[143],
        soc_genreg,
        1,
        0x14a,
        0,
        1,
        soc_BRDC_CCS_REG_014Ar_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_REG_014Br */
        soc_block_list[143],
        soc_genreg,
        1,
        0x14b,
        0,
        1,
        soc_ECI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_MIRROR_ADDRr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_MTCPr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_0_Sr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_0_Tr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_1_Sr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_1_Tr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_2_Sr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_2_Tr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_3_Sr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_3_Tr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_4_Sr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_PCMI_4_Tr */
        soc_block_list[143],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_SPARE_0r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_BRDC_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_SPARE_1r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_BRDC_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_SPARE_2r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_BRDC_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_RESERVED_SPARE_3r */
        soc_block_list[143],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_BRDC_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_SBUS_BROADCAST_IDr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_BRDC_CCS_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000051, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_SBUS_LAST_IN_CHAINr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_SELF_ROUTED_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_SELF_ROUTED_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_TOTAL_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_TOTAL_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_CCS_UNREACHABLE_DESTINATION_CELLS_CNTr */
        soc_block_list[143],
        soc_genreg,
        1,
        0x11e,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_CCS_UNREACHABLE_DESTINATION_CELLS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_CAPTURED_CELL_Ar */
        soc_block_list[145],
        soc_genreg,
        1,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_CAPTURED_CELL_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_CAPTURED_CELL_Br */
        soc_block_list[145],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_CAPTURED_CELL_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_CAPTURED_CELL_Cr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x163,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_CAPTURED_CELL_Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_CAPTURED_CELL_Dr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_CAPTURED_CELL_Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_CELL_TYPE_ERR_SRCr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x189,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_CELL_TYPE_ERR_SRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_ENABLERS_REGISTER_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_BRDC_DCH_DCH_ENABLERS_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00e01002, 0x00007c00)
        SOC_RESET_MASK_DEC(0xfffffffe, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_ENABLERS_REGISTER_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x106,
        0,
        11,
        soc_BRDC_DCH_DCH_ENABLERS_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x3301d07f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3bffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_ERROR_INITIATION_DATAr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x209,
        0,
        2,
        soc_BRDC_DCH_DCH_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_TOTAL_CELL_CNT_P_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCH_TOTAL_CELL_CNT_P_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_TOTAL_CELL_CNT_P_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b9,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCH_TOTAL_CELL_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_TOTAL_CELL_CNT_P_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCH_TOTAL_CELL_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_TOTAL_OUT_CELL_CNT_P_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1bb,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCH_TOTAL_OUT_CELL_CNT_P_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_TOTAL_OUT_CELL_CNT_P_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCH_TOTAL_OUT_CELL_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCH_TOTAL_OUT_CELL_CNT_P_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1bd,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCH_TOTAL_OUT_CELL_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCM_FLOW_CNTROL_0_CNT_P_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20a,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCM_FLOW_CNTROL_0_CNT_P_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCM_FLOW_CNTROL_0_CNT_P_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCM_FLOW_CNTROL_0_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCM_FLOW_CNTROL_0_CNT_P_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20c,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCM_FLOW_CNTROL_0_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCM_FLOW_CNTROL_1_CNT_P_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCM_FLOW_CNTROL_1_CNT_P_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCM_FLOW_CNTROL_1_CNT_P_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20e,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCM_FLOW_CNTROL_1_CNT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DCM_FLOW_CNTROL_1_CNT_P_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_DCM_FLOW_CNTROL_1_CNT_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DROP_LOW_PRIORITY_CNT_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCH_DROP_LOW_PRIORITY_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DYN_PIPES_WEIGHTS_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x122,
        0,
        4,
        soc_BRDC_DCH_DYN_PIPES_WEIGHTS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00204081, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_DYN_WFQ_WEIGHT_THD_REGISTEr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x123,
        0,
        2,
        soc_BRDC_DCH_DYN_WFQ_WEIGHT_THD_REGISTEr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_1B_ERR_CNTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_2B_ERR_CNTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_ERR_1B_INITIATEr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xa4,
        0,
        29,
        soc_BRDC_DCH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        41,
        soc_BRDC_DCH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000001ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_ERR_2B_INITIATEr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xa6,
        0,
        29,
        soc_BRDC_DCH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        41,
        soc_BRDC_DCH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000001ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_INTERRUPT_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_FILTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1c8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_ERROR_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_FILTER_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_ERROR_FILTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_FILTER_CNTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_ERROR_FILTER_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_FILTER_ENr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1dc,
        0,
        2,
        soc_BRDC_DCH_ERROR_FILTER_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_FILTER_MASKr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_ERROR_FILTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_FILTER_MASK_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_ERROR_FILTER_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_ERROR_INITIATION_DATAr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_FIFOS_DEPTH_TYPEr */
        soc_block_list[145],
        soc_genreg,
        2,
        0x10a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCH_FIFOS_DEPTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_FIFO_DISCARD_COUNTER_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1ae,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCH_FIFO_DISCARD_COUNTER_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_FILTER_MATCH_INPUT_LINKr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x13a,
        0,
        3,
        soc_BRDC_DCH_FILTER_MATCH_INPUT_LINKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GEN_ERR_MEMr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x208,
        0,
        16,
        soc_BRDC_DCH_GEN_ERR_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffc0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GLOBAL_FE_DEST_IDS_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0xf6,
        0,
        4,
        soc_ECI_GLOBAL_FE_DEST_IDS_1r_fields,
        SOC_RESET_VAL_DEC(0x007fd7fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GLOBAL_FE_DEST_IDS_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0xf7,
        0,
        4,
        soc_ECI_GLOBAL_FE_DEST_IDS_2r_fields,
        SOC_RESET_VAL_DEC(0x007ff7fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GLOBAL_MEM_OPTIONSr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GTIMER_CONFIGURATIONr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_GTIMER_TRIGGERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_IFM_MAX_OCCUP_P_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_BRDC_DCH_IFM_MAX_OCCUP_P_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_IFM_MAX_OCCUP_P_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_BRDC_DCH_IFM_MAX_OCCUP_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_IFM_MAX_OCCUP_P_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_BRDC_DCH_IFM_MAX_OCCUP_P_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_COMMANDr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x10,
        0,
        28,
        soc_BRDC_DCH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INTERRUPT_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        28,
        soc_BRDC_DCH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_CELL_PACKING_ENr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_LINK_CELL_PACKING_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_BMPr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1c6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_BMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_P_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_P_0r_fields,
        SOC_RESET_VAL_DEC(0xe7ffffff, 0x00000011)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_P_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_P_1r_fields,
        SOC_RESET_VAL_DEC(0xe7ffffff, 0x00000011)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_P_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_BRDC_DCH_LINK_LEVEL_FLOW_CONTROL_P_2r_fields,
        SOC_RESET_VAL_DEC(0xe7ffffff, 0x00000011)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_UP_STATUS_FROM_DCHP_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x18a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_LINK_UP_STATUS_FROM_DCHP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_UP_STATUS_FROM_DCHP_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_LINK_UP_STATUS_FROM_DCHP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LINK_UP_STATUS_FROM_DCHP_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x18e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCH_LINK_UP_STATUS_FROM_DCHP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LOCAL_GCI_RCI_TYPE_0_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x134,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCH_LOCAL_GCI_RCI_TYPE_0_Pr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LOCAL_GCI_RCI_TYPE_1_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x137,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCH_LOCAL_GCI_RCI_TYPE_1_Pr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LOW_PR_MUL_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b3,
        0,
        1,
        soc_BRDC_DCH_LOW_PR_MUL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LOW_PR_MUL_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b4,
        0,
        1,
        soc_BRDC_DCH_LOW_PR_MUL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_LP_PIPE_SHAPER_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x120,
        0,
        2,
        soc_BRDC_DCH_LP_PIPE_SHAPER_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_MATCH_FILTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_MATCH_FILTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_MATCH_FILT_MASKr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_MATCH_FILT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_MC_EST_NOF_REPr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x11e,
        0,
        3,
        soc_BRDC_DCH_MC_EST_NOF_REPr_fields,
        SOC_RESET_VAL_DEC(0x00040404, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_MID_PR_MUL_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b5,
        0,
        1,
        soc_BRDC_DCH_MID_PR_MUL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_MID_PR_MUL_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b6,
        0,
        1,
        soc_BRDC_DCH_MID_PR_MUL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_PIPES_MAP_ENr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_PIPES_MAP_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_PIPES_SEPARATION_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x11f,
        0,
        9,
        soc_BRDC_DCH_PIPES_SEPARATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00008095, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_PIPES_WEIGHTS_REGISTERr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x121,
        0,
        4,
        soc_BRDC_DCH_PIPES_WEIGHTS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00004081, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_PRIORITY_TRANSLATIONr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x100,
        0,
        6,
        soc_BRDC_DCH_PRIORITY_TRANSLATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000398, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_PROGRAMMABLE_CELLS_COUNTER_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x13b,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCH_PROGRAMMABLE_CELLS_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_PROGRAMMABLE_CELLS_COUNTER_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x13c,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCH_PROGRAMMABLE_CELLS_COUNTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0103r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x103,
        0,
        2,
        soc_IHP_REG_009Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0107r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_FDR_REG_010Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0108r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_BRDC_DCH_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0114r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_REG_0114r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0116r */
        soc_block_list[145],
        soc_genreg,
        3,
        0x116,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCH_REG_0116r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0196r */
        soc_block_list[145],
        soc_genreg,
        3,
        0x196,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCH_REG_0196r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0210r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0212r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_0214r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_FDR_REG_0224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_019Cr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCH_REG_0196r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01A2r */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1a2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCH_REG_0196r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01A8r */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1a8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCH_REG_0196r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01BEr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1be,
        0,
        2,
        soc_FDR_REG_011Er_fields,
        SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01BFr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1bf,
        0,
        1,
        soc_BRDC_DCH_REG_01BFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01C0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_REG_01C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01DEr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1de,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01EAr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1ea,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01EDr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1ed,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_ECI_REG_01E2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01F3r */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1f3,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_ECI_REG_01E2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01F9r */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1f9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_ECI_REG_01E2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REG_01FFr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1ff,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_ECI_REG_01E2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REMOTE_PRI_PIPE_IDXr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_REMOTE_PRI_PIPE_IDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_REMOTE_SEC_PIPE_IDXr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCH_REMOTE_SEC_PIPE_IDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_MIRROR_ADDRr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_MTCPr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_4r */
        soc_block_list[145],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_0_Sr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_0_Tr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_1_Sr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_1_Tr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_2_Sr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_2_Tr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_3_Sr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_3_Tr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_4_Sr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_PCMI_4_Tr */
        soc_block_list[145],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_SPARE_0r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_BRDC_DCH_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_SPARE_1r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_BRDC_DCH_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_SPARE_2r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_BRDC_DCH_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_RESERVED_SPARE_3r */
        soc_block_list[145],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_BRDC_DCH_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_SBUS_BROADCAST_IDr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_BRDC_DCH_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000004e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_SBUS_LAST_IN_CHAINr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_TDM_PRIORITYr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x109,
        0,
        2,
        soc_BRDC_DCH_TDM_PRIORITYr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_THREE_PIPES_BMPr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1c4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_THREE_PIPES_BMPr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_TWO_PIPES_BMPr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_TWO_PIPES_BMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_TYPE_ERR_DROP_CNTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCH_TYPE_ERR_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_UN_EXP_DISC_CNT_2_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1e1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCH_UN_EXP_DISC_CNT_2_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_UN_EXP_DISC_CNT_3_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1e7,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCH_UN_EXP_DISC_CNT_3_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_UN_EXP_DISC_CNT_Pr */
        soc_block_list[145],
        soc_genreg,
        3,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCH_UN_EXP_DISC_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_UN_REACH_DESTr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x1b1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_BRDC_DCH_UN_REACH_DESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCH_USE_MC_CELL_PRIO_BMPr */
        soc_block_list[145],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCH_USE_MC_CELL_PRIO_BMPr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ALM_FULL_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x136,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_ALM_FULL_Pr_fields,
        SOC_RESET_VAL_DEC(0x000370dc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_0_DSCRD_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCL_CCP_0_DSCRD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_0_ILLEGAL_CELLS_DATAr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCL_CCP_0_ILLEGAL_CELLS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_1_DSCRD_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCL_CCP_1_DSCRD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_1_ILLEGAL_CELLS_DATAr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCL_CCP_1_ILLEGAL_CELLS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x247,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_CONFIGURATIONSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x23d,
        0,
        1,
        soc_BRDC_DCL_CCP_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CCP_FIFOS_WATER_MARKr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_RO,
        4,
        soc_BRDC_DCL_CCP_FIFOS_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f1f7f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINKS_EVENTSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x248,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINKS_EVENTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_0r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_1r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_2r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_3r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_4r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_5r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x24f,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_6r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_7r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_8r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_9r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_10r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_11r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x255,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_12r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_13r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_14r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x258,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_15r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x259,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_16r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x25a,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_17r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x25b,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_18r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_19r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x25d,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_20r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x25e,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_21r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x25f,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_22r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x260,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_23r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x261,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_24r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_25r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x263,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_26r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x264,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_27r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x265,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_28r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x266,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_29r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x267,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_30r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x268,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_30r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_31r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_32r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x26a,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_33r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x26b,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_33r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_34r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_34r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CONNECTIVITY_LINK_35r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_DCL_CONNECTIVITY_LINK_35r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_CELL_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x157,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_CPU_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_CELL_FIFO_STATUSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_BRDC_DCL_CPU_CELL_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_DATA_CELL_0r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_CPU_DATA_CELL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_DATA_CELL_1r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x198,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_CPU_DATA_CELL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_DATA_CELL_2r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x19c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_CPU_DATA_CELL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_DATA_CELL_3r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_CPU_DATA_CELL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_CPU_DATA_CELL_4r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_CPU_DATA_CELL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DATA_CRC_ERR_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_DATA_CRC_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCL_ENABLERS_REGISTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_BRDC_DCL_DCL_ENABLERS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000003)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCL_LLFC_THr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BRDC_DCL_DCL_LLFC_THr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0fffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_ALM_FULL_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_ALM_FULL_Pr_fields,
        SOC_RESET_VAL_DEC(0x000370dc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_DCL_LLFC_THr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x12c,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BRDC_DCL_DCMB_DCL_LLFC_THr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0fffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_DROPPED_IP_PR_P_0_CNTr */
        soc_block_list[144],
        soc_genreg,
        4,
        0x17c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_DROPPED_IP_PR_P_0_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_DROPPED_IP_PR_P_1_CNTr */
        soc_block_list[144],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_DROPPED_IP_PR_P_1_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_DROPPED_IP_PR_P_2_CNTr */
        soc_block_list[144],
        soc_genreg,
        4,
        0x184,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_DROPPED_IP_PR_P_2_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_DROPPED_SRC_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x18b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_DROPPED_SRC_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_FIFO_DEPTH_TYPEr */
        soc_block_list[144],
        soc_genreg,
        2,
        0x128,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_DCMB_FIFO_DEPTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x10040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_LINK_WEIGHT_CONFIG_THRESHOLDSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_BRDC_DCL_DCMB_LINK_WEIGHT_CONFIG_THRESHOLDSr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_MAX_OCCUPANCY_FIFO_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x191,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_MAX_OCCUPANCY_FIFO_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TOTAL_IN_CELL_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x15b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_TOTAL_IN_CELL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TOTAL_OUT_CELL_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_TOTAL_OUT_CELL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TOTAL_OUT_WORD_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x16a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_TOTAL_OUT_WORD_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TYPE_0_DRP_PRI_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x231,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCL_DCMB_TYPE_0_DRP_PRI_Pr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TYPE_0_GCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x148,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_DCMB_TYPE_0_GCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TYPE_0_RCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x14e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_DCMB_TYPE_0_RCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TYPE_1_DRP_PRI_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x237,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCL_DCMB_TYPE_1_DRP_PRI_Pr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TYPE_1_GCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x14b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_DCMB_TYPE_1_GCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_TYPE_1_RCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x151,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_DCMB_TYPE_1_RCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DCMB_UNPACKED_CELL_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x161,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DCMB_UNPACKED_CELL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DLOP_RR_ENABLERSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BRDC_DCL_DLOP_RR_ENABLERSr_fields,
        SOC_RESET_VAL_DEC(0xfffffff0, 0x000000ff)
        SOC_RESET_MASK_DEC(0xfffffff7, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DROPPED_IP_PR_P_0_CNTr */
        soc_block_list[144],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DROPPED_IP_PR_P_0_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DROPPED_IP_PR_P_1_CNTr */
        soc_block_list[144],
        soc_genreg,
        4,
        0x174,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DROPPED_IP_PR_P_1_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DROPPED_IP_PR_P_2_CNTr */
        soc_block_list[144],
        soc_genreg,
        4,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DROPPED_IP_PR_P_2_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DROPPED_SRC_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x188,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_DROPPED_SRC_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_DROP_CPU_CELL_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_DROP_CPU_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_1B_ERR_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_2B_ERR_CNTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_ERR_1B_INITIATEr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xa4,
        0,
        15,
        soc_BRDC_DCL_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x9a,
        0,
        23,
        soc_BRDC_DCL_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_ERR_2B_INITIATEr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xa6,
        0,
        15,
        soc_BRDC_DCL_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x9c,
        0,
        23,
        soc_BRDC_DCL_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_INTERRUPT_REGISTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_ERROR_INITIATION_DATAr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_FIFO_DEPTH_TYPEr */
        soc_block_list[144],
        soc_genreg,
        2,
        0x126,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_FIFO_DEPTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x10040100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[144],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_GLOBAL_MEM_OPTIONSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_GTIMER_CONFIGURATIONr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_GTIMER_TRIGGERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_COMMANDr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x10,
        0,
        26,
        soc_BRDC_DCL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INTERRUPT_REGISTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        26,
        soc_BRDC_DCL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_INTERRUPT_REGISTER_TESTr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINKS_WEIGHT_CONFIGr */
        soc_block_list[144],
        soc_genreg,
        36,
        0x1a9,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCL_LINKS_WEIGHT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINKS_WEIGHT_CONFIG_P_0_GT_P_1r */
        soc_block_list[144],
        soc_genreg,
        36,
        0x1cd,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCL_LINKS_WEIGHT_CONFIG_P_0_GT_P_1r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINKS_WEIGHT_CONFIG_P_1_GT_P_0r */
        soc_block_list[144],
        soc_genreg,
        36,
        0x1f1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCL_LINKS_WEIGHT_CONFIG_P_1_GT_P_0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINK_CELL_PACKING_ENr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_LINK_CELL_PACKING_ENr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINK_EN_SIMPLE_UNPACKr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_LINK_EN_SIMPLE_UNPACKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINK_LEVEL_FLOW_CONTROL_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x21c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCL_LINK_LEVEL_FLOW_CONTROL_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINK_TYPEr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_LINK_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LINK_WEIGHT_CONFIG_THRESHOLDSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_BRDC_DCL_LINK_WEIGHT_CONFIG_THRESHOLDSr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_LLFC_RATE_CNT_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x222,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_LLFC_RATE_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_MAX_OCCUPANCY_FIFO_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x18e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCL_MAX_OCCUPANCY_FIFO_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_PCP_ERR_INFORMATIONr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_RO,
        6,
        soc_BRDC_DCL_PCP_ERR_INFORMATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_PCP_VALIDITY_CHECK_ENABLERSr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x106,
        0,
        4,
        soc_BRDC_DCL_PCP_VALIDITY_CHECK_ENABLERSr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_PIPES_MAP_ENr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_PIPES_MAP_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x245,
        0,
        6,
        soc_BRDC_DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x01001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff171f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0100r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_BRDC_DCL_REG_0100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0105r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_BRDC_DCL_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0x00002381, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0108r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0118r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_BRDC_DCL_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0120r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0121r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_BRDC_DCL_REG_0121r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0125r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_BRDC_DCL_REG_0125r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_0240r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x240,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_REG_023Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_011Ar */
        soc_block_list[144],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_REG_011Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_011Dr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x11d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_REG_011Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REG_023Er */
        soc_block_list[144],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_DCL_REG_023Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REMOTE_PRI_PIPE_IDXr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_REMOTE_PRI_PIPE_IDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_REMOTE_SEC_PIPE_IDXr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_DCL_REMOTE_SEC_PIPE_IDXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_MIRROR_ADDRr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_MTCPr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_0r */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_1r */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_0_Sr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_0_Tr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_1_Sr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_1_Tr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_2_Sr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_2_Tr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_3_Sr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_3_Tr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_4_Sr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_PCMI_4_Tr */
        soc_block_list[144],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_SPARE_0r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_BRDC_DCL_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_SPARE_1r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_BRDC_DCL_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_SPARE_2r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_BRDC_DCL_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_RESERVED_SPARE_3r */
        soc_block_list[144],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_BRDC_DCL_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_SBUS_BROADCAST_IDr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_BRDC_DCL_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000004f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_SBUS_LAST_IN_CHAINr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_SHAPER_AND_WFQ_CFGr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x217,
        0,
        5,
        soc_BRDC_DCL_SHAPER_AND_WFQ_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TAG_PAR_ERR_CNT_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x218,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_TAG_PAR_ERR_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_THREE_PIPES_BMPr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_THREE_PIPES_BMPr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TOTAL_IN_CELL_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x158,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_TOTAL_IN_CELL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TOTAL_OUT_CELL_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x167,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_TOTAL_OUT_CELL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TOTAL_OUT_WORD_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x16d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_TOTAL_OUT_WORD_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x154,
        0,
        2,
        soc_BRDC_DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00007f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TRANSMIT_DATA_CELL_TRIGGERr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x155,
        0,
        1,
        soc_FCT_CPU_TRANSMIT_CELLS_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TWO_PIPES_BMPr */
        soc_block_list[144],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BRDC_DCL_TWO_PIPES_BMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TYPE_0_DRP_PRI_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x225,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCL_TYPE_0_DRP_PRI_Pr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TYPE_0_GCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x13c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_TYPE_0_GCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TYPE_0_RCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x142,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_TYPE_0_RCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TYPE_1_DRP_PRI_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x22b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCL_TYPE_1_DRP_PRI_Pr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TYPE_1_GCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x13f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_TYPE_1_GCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_TYPE_1_RCI_TH_Pr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCL_TYPE_1_RCI_TH_Pr_fields,
        SOC_RESET_VAL_DEC(0x0c828078, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCL_UNPACKED_CELL_P_CNTr */
        soc_block_list[144],
        soc_genreg,
        3,
        0x15e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCL_UNPACKED_CELL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DCL_FLOW_CONTROL_CNT_Pr */
        soc_block_list[140],
        soc_genreg,
        3,
        0x15f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_DCL_FLOW_CONTROL_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DCM_ENABLERS_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x101,
        0,
        7,
        soc_BRDC_DCM_DCM_ENABLERS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00201000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00371fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DCM_MAX_OCUP_Pr */
        soc_block_list[140],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCM_DCM_MAX_OCUP_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00007ff7)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DROP_IP_PRI_P_0_CNTr */
        soc_block_list[140],
        soc_genreg,
        4,
        0x13b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_DROP_IP_PRI_P_0_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DROP_IP_PRI_P_1_CNTr */
        soc_block_list[140],
        soc_genreg,
        4,
        0x13f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_DROP_IP_PRI_P_1_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DROP_IP_PRI_P_2_CNTr */
        soc_block_list[140],
        soc_genreg,
        4,
        0x143,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_DROP_IP_PRI_P_2_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DROP_TOTAL_P_CNTr */
        soc_block_list[140],
        soc_genreg,
        3,
        0x147,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_DROP_TOTAL_P_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DYN_PIPES_WEIGHTS_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x121,
        0,
        4,
        soc_BRDC_DCM_DYN_PIPES_WEIGHTS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_DYN_WFQ_WEIGHT_THD_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x122,
        0,
        2,
        soc_BRDC_DCM_DYN_WFQ_WEIGHT_THD_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x007ff7ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_1B_ERR_CNTr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_2B_ERR_CNTr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_ERR_1B_INITIATEr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xa4,
        0,
        14,
        soc_BRDC_DCM_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x9a,
        0,
        20,
        soc_BRDC_DCM_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_ERR_2B_INITIATEr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xa6,
        0,
        14,
        soc_BRDC_DCM_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x9c,
        0,
        20,
        soc_BRDC_DCM_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_INTERRUPT_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_ERROR_INITIATION_DATAr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_FIFOS_DEPTH_TYPEr */
        soc_block_list[140],
        soc_genreg,
        2,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_FIFOS_DEPTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00180180, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_FIFOS_THRESHOLDS_P_TYPE_0r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCM_FIFOS_THRESHOLDS_P_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0xff168168, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_FIFOS_THRESHOLDS_P_TYPE_1r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x11a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCM_FIFOS_THRESHOLDS_P_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0xff168168, 0x00000007)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_FIFO_TYPEr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_BRDC_DCM_FIFO_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GCI_TH_P_TYPE_0r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x123,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCM_GCI_TH_P_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0x68140118, 0x00000001)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GCI_TH_P_TYPE_1r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x129,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCM_GCI_TH_P_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0x68140118, 0x00000001)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GLOBAL_DCH_CAPTURE_CELLS_DCLr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xf5,
        0,
        4,
        soc_ECI_GLOBAL_DCH_CAPTURE_CELLS_DCLr_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[140],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[140],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GLOBAL_MEM_OPTIONSr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GTIMER_CONFIGURATIONr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_GTIMER_TRIGGERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_COMMANDr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INTERRUPT_MASK_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x10,
        0,
        12,
        soc_BRDC_DCM_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INTERRUPT_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        12,
        soc_BRDC_DCM_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_INTERRUPT_REGISTER_TESTr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_MC_LOW_PRIO_REP_THD_P_TYPE_0r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x156,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_MC_LOW_PRIO_REP_THD_P_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_MC_LOW_PRIO_REP_THD_P_TYPE_1r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x159,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_MC_LOW_PRIO_REP_THD_P_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_MC_LP_CELL_DRP_CNT_Pr */
        soc_block_list[140],
        soc_genreg,
        3,
        0x15c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_DCM_MC_LP_CELL_DRP_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_PIPES_WEIGHTS_REGISTERr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x120,
        0,
        4,
        soc_BRDC_DCM_PIPES_WEIGHTS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00010101, 0x00000000)
        SOC_RESET_MASK_DEC(0x077f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_PIPE_0_PRIORITY_DROP_THRESHOLD_TYPEr */
        soc_block_list[140],
        soc_genreg,
        2,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCM_PIPE_0_PRIORITY_DROP_THRESHOLD_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x2c122118, 0x00001681)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00007ff7)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_PIPE_1_PRIORITY_DROP_THRESHOLD_TYPEr */
        soc_block_list[140],
        soc_genreg,
        2,
        0x10c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCM_PIPE_1_PRIORITY_DROP_THRESHOLD_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x2c122118, 0x00001681)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00007ff7)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_PIPE_2_PRIORITY_DROP_THRESHOLD_TYPEr */
        soc_block_list[140],
        soc_genreg,
        2,
        0x110,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCM_PIPE_2_PRIORITY_DROP_THRESHOLD_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x2c122118, 0x00001681)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00007ff7)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RCI_TH_P_TYPE_0r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x12f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCM_RCI_TH_P_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0x68140118, 0x00000001)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RCI_TH_P_TYPE_1r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_DCM_RCI_TH_P_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0x68140118, 0x00000001)
        SOC_RESET_MASK_DEC(0xff7ff7ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_REG_0100r */
        soc_block_list[140],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_REG_0103r */
        soc_block_list[140],
        soc_genreg,
        3,
        0x103,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_DCM_REG_0103r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_MIRROR_ADDRr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_MTCPr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_0r */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_1r */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_2r */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_4r */
        soc_block_list[140],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_0_Sr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_0_Tr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_1_Sr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_1_Tr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_2_Sr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_2_Tr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_3_Sr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_3_Tr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_4_Sr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_PCMI_4_Tr */
        soc_block_list[140],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_SPARE_0r */
        soc_block_list[140],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_BRDC_DCM_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_SPARE_1r */
        soc_block_list[140],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_BRDC_DCM_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_SPARE_2r */
        soc_block_list[140],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_BRDC_DCM_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_RESERVED_SPARE_3r */
        soc_block_list[140],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_BRDC_DCM_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_SBUS_BROADCAST_IDr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_BRDC_DCM_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000050, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_SBUS_LAST_IN_CHAINr */
        soc_block_list[140],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_TOTAL_IN_CELL_CNT_PABr */
        soc_block_list[140],
        soc_genreg,
        3,
        0x14a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCM_TOTAL_IN_CELL_CNT_PABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_DCM_TOTAL_IN_CELL_CNT_PCDr */
        soc_block_list[140],
        soc_genreg,
        3,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_DCM_TOTAL_IN_CELL_CNT_PCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr */
        soc_block_list[132],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80ff1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x002a01d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
        soc_block_list[132],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r */
        soc_block_list[132],
        soc_genreg,
        1,
        0xb0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
        19,
        soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00b4a550, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BEC_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_BEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BEC_STATUSr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMACH_BEC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BER_GEN_BITMAPr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_BER_GEN_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_BER_GEN_PERIODr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_BER_GEN_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_CNTRL_INTRLVD_MODE_REGr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_CONTROL_CELL_BURST_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x62,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_1B_ERR_ADDRr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_1B_ERR_CNTr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_2B_ERR_ADDRr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_2B_ERR_CNTr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_EDS_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_BRDC_FMAC_EDS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_EDS_STATUSr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_BRDC_FMACH_EDS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ERROR_INITIATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_ERROR_INITIATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_ERROR_INITIATION_DATAr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FBIST_CONFIGURATION_Ar */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_Ar_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FBIST_CONFIGURATION_Br */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FBIST_STATUSr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_FBIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
        soc_block_list[132],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
        soc_block_list[132],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_COUNT_CONTROLr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_GTIMERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMACH_FMAL_STATISTICS_GTIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_OUTPUTr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_FMAL_STATISTICS_OUTPUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FMAL_STATISTICS_OUTPUT_CONTROLr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_CONFIGURATION_BERr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FPS_CONFIGURATION_BERr_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_RX_STATUSr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMACH_FPS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_FPS_TX_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMACH_FPS_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_WO,
        13,
        soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07780f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x06780f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Ar */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GLOBAL_TEST_TX_PR_SEED_Br */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GTIMER_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x56,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMACH_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_GTIMER_TRIGGERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        9,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x14,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x16,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_MASK_REGISTER_9r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_BRDC_FMAC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_1r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_2r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_3r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_4r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_5r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_6r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_7r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_8r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_INTERRUPT_REGISTER_9r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_KPCS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_RX_STATUSr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMACH_KPCS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_TEST_RX_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_TEST_RX_STATUSr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMACH_KPCS_TEST_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_KPCS_TEST_TX_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LEAKY_BUCKETr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMACH_LEAKY_BUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LEAKY_BUCKET_CONTROL_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x61,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LFEC_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_LFEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x64,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_LOOPBACK_ENABLE_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_RECEIVE_RESET_REGISTERr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x63,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_RECEIVE_RESET_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0050r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0051r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0052r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0054r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x54,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0065r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x65,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_REG_0065r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0066r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x66,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0066r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0096r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0096r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0098r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMACH_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0099r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0099r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_0140r */
        soc_block_list[132],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_BRDC_FMACH_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_005Ar */
        soc_block_list[132],
        soc_genreg,
        1,
        0x5a,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMACH_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_005A_BCM88750_B0r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x5a,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMACH_REG_005A_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_005Br */
        soc_block_list[132],
        soc_genreg,
        1,
        0x5b,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_005Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01A8r */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_REG_01A8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01ACr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FMACH_REG_01ACr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01E9r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMACH_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EAr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EBr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01ECr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EDr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1ed,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMACH_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EEr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1ee,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01EFr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1ef,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_01FAr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMACH_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_REG_1E8r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_SBUS_BROADCAST_IDr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_SBUS_LAST_IN_CHAINr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_SPARE_REGISTER_3r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TEST_CONFIGURATIONr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_TEST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TEST_STATUSr */
        soc_block_list[132],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FMACH_TEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TX_CELL_LIMITr */
        soc_block_list[132],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_TX_CELL_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACH_TX_CELL_LIMIT_BCM88750_B0r */
        soc_block_list[132],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_TX_CELL_LIMIT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_ACCESS_READ_DATAr */
        soc_block_list[130],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80ff1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_ACCESS_TRIGGERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_ASYNC_FIFO_ACCESS_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x002a01d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r */
        soc_block_list[130],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r */
        soc_block_list[130],
        soc_genreg,
        1,
        0xb0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
        19,
        soc_BRDC_FMACH_ASYNC_FIFO_CONFIGURATION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00b4a550, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BEC_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_BEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BEC_STATUSr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMACH_BEC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BER_GEN_BITMAPr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_BER_GEN_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_BER_GEN_PERIODr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_BER_GEN_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_CNTRL_INTRLVD_MODE_REGr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_CONTROL_CELL_BURST_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x62,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_1B_ERR_ADDRr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_1B_ERR_CNTr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_2B_ERR_ADDRr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_2B_ERR_CNTr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_EDS_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_BRDC_FMAC_EDS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_EDS_STATUSr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_BRDC_FMACH_EDS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ERROR_INITIATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_ERROR_INITIATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_ERROR_INITIATION_DATAr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FBIST_CONFIGURATION_Ar */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_Ar_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FBIST_CONFIGURATION_Br */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FBIST_STATUSr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_FBIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r */
        soc_block_list[130],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r */
        soc_block_list[130],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_BRDC_FMACH_FMAL_GENERAL_CONFIGURATION_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_COUNT_CONTROLr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_GTIMERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMACH_FMAL_STATISTICS_GTIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_OUTPUTr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_FMAL_STATISTICS_OUTPUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FMAL_STATISTICS_OUTPUT_CONTROLr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_CONFIGURATION_BERr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FPS_CONFIGURATION_BERr_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_CONFIGURATION_RX_SYNCr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMACH_FPS_CONFIGURATION_RX_SYNCr_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_RX_FEC_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_BRDC_FMACH_FPS_RX_FEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_RX_STATUSr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMACH_FPS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_FPS_TX_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMACH_FPS_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_WO,
        13,
        soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07780f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMACH_GENERAL_CONFIGURATION_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x06780f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Ar */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GLOBAL_TEST_TX_PR_SEED_Br */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GTIMER_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x56,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMACH_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_GTIMER_TRIGGERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        9,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x14,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x16,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_MASK_REGISTER_9r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_BRDC_FMAC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_1r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_2r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_3r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_4r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_5r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_6r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_7r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_8r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_INTERRUPT_REGISTER_9r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_KPCS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_RX_STATUSr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMACH_KPCS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_TEST_RX_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_TEST_RX_STATUSr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMACH_KPCS_TEST_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_KPCS_TEST_TX_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LEAKY_BUCKETr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMACH_LEAKY_BUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LEAKY_BUCKET_CONTROL_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x61,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LFEC_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_LFEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x64,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_LOOPBACK_ENABLE_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_RECEIVE_RESET_REGISTERr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x63,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_RECEIVE_RESET_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0050r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0051r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0052r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0054r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x54,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0065r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x65,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_REG_0065r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0066r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x66,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0066r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0096r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0096r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0098r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMACH_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0099r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0099r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_0140r */
        soc_block_list[130],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_BRDC_FMACH_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_005Ar */
        soc_block_list[130],
        soc_genreg,
        1,
        0x5a,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMACH_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_005A_BCM88750_B0r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x5a,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMACH_REG_005A_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000074b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_005Br */
        soc_block_list[130],
        soc_genreg,
        1,
        0x5b,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_005Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01A8r */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_REG_01A8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01ACr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FMACH_REG_01ACr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01E9r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMACH_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EAr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EBr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01ECr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EDr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1ed,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMACH_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EEr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1ee,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01EFr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1ef,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_01FAr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMACH_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_REG_1E8r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_01ECr_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_SBUS_BROADCAST_IDr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_SBUS_LAST_IN_CHAINr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_SPARE_REGISTER_3r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMACH_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TEST_CONFIGURATIONr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_TEST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TEST_STATUSr */
        soc_block_list[130],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FMACH_TEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TX_CELL_LIMITr */
        soc_block_list[130],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_TX_CELL_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_BRDC_FMACL_TX_CELL_LIMIT_BCM88750_B0r */
        soc_block_list[130],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_TX_CELL_LIMIT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ASYNC_FIFO_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_BER_GEN_BITMAPr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_BER_GEN_PERIODr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_1B_ERR_CNTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_2B_ERR_CNTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_ERR_1B_INITIATEr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_ERR_2B_INITIATEr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_ERROR_INITIATION_DATAr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FBIST_CONFIGURATION_Ar */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FBIST_CONFIGURATION_Br */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FBIST_STATUSr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_1r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_2r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_3r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_4r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_5r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_6r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_7r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_8r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_5_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_6_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_7_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAC_INTERRUPT_REGISTER_8_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_GENERAL_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_RX_GENERAL_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_STATISTICS_COUNT_CONTROLr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_STATISTICS_GTIMERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_STATISTICS_OUTPUTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_STATISTICS_OUTPUT_CONTROLr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_TX_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FMAL_TX_GENERAL_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FPS_CONFIGURATION_BERr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FPS_CONFIGURATION_RX_SYNCr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FPS_RX_FEC_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FPS_RX_STATUSr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_FPS_TX_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000060f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[142],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[142],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_MEM_OPTIONSr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_TEST_TX_PR_SEED_Ar */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GLOBAL_TEST_TX_PR_SEED_Br */
        soc_block_list[142],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GRACEFULL_POWER_ON_OFFr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GTIMER_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_GTIMER_TRIGGERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_COMMANDr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x10,
        0,
        8,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INTERRUPT_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FMAC_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_KPCS_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_KPCS_RX_STATUSr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_KPCS_TEST_RX_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_KPCS_TEST_RX_STATUSr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_KPCS_TEST_TX_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LEAKY_BUCKETr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LEAKY_BUCKET_CONTROL_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LINK_TOPO_MODE_REG_0r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_BRDC_FMAC_AC_LINK_TOPO_MODE_REG_0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LINK_TOPO_MODE_REG_2r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_BRDC_FMAC_AC_LINK_TOPO_MODE_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_LOOPBACK_ENABLE_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_PARITY_ERR_CNTr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_PAR_ERR_INITIATEr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_PAR_ERR_MEM_MASKr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_EDB_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RECEIVE_RESET_REGISTERr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_REG_0102r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_CLP_REG_2022300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_REG_0116r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_REG_0118r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_REG_0119r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_REG_0139r */
        soc_block_list[142],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_REG_0151r */
        soc_block_list[142],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_MIRROR_ADDRr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_MTCPr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_0_Sr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_0_Tr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_1_Sr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_1_Tr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_2_Sr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_2_Tr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_3_Sr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_3_Tr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_4_Sr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_PCMI_4_Tr */
        soc_block_list[142],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_SPARE_0r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_BRDC_FMAC_AC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_SPARE_1r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_BRDC_FMAC_AC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_SPARE_2r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_BRDC_FMAC_AC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RESERVED_SPARE_3r */
        soc_block_list[142],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_BRDC_FMAC_AC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RSF_CONFIGURATIONr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_RSF_STATUSr */
        soc_block_list[142],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_SBUS_BROADCAST_IDr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CFC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_SBUS_LAST_IN_CHAINr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_AC_TX_CELL_LIMITr */
        soc_block_list[142],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_BRDC_FMAC_ASYNC_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x045403d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_BRDC_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ASYNC_FIFO_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x131,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        16,
        soc_FMAC_ASYNC_FIFO_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x005401d5, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_BER_GEN_BITMAPr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_BER_GEN_BITMAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_BER_GEN_PERIODr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x11a,
        0,
        1,
        soc_FMAC_BER_GEN_PERIOD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_1B_ERR_CNTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_2B_ERR_CNTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_ERR_1B_INITIATEr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_FMAC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_ERR_2B_INITIATEr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_FMAC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_INTERRUPT_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_ERROR_INITIATION_DATAr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FBIST_CONFIGURATION_Ar */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1da,
        0,
        8,
        soc_FMAC_FBIST_CONFIGURATION_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FBIST_CONFIGURATION_Br */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1db,
        0,
        1,
        soc_FMAC_FBIST_CONFIGURATION_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FBIST_STATUSr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO,
        1,
        soc_FMAC_FBIST_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x211,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x212,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x213,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x214,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x215,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x216,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x217,
        0,
        2,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x218,
        0,
        3,
        soc_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_1r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_2r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_3r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_4r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_5r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_6r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_7r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_8r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x221,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x222,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x223,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x224,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_5_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x225,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_6_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x226,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_7_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x227,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAC_INTERRUPT_REGISTER_8_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x228,
        0,
        1,
        soc_FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_GENERAL_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_RX_GENERAL_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_FMAC_FMAL_RX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_STATISTICS_COUNT_CONTROLr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_STATISTICS_GTIMERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_FMAC_FMAL_STATISTICS_GTIMER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_STATISTICS_OUTPUTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_STATISTICS_OUTPUT_CONTROLr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_TX_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_TX_CONTROL_BURST_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FMAL_TX_GENERAL_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_FMAL_TX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FPS_CONFIGURATION_BERr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_FMAC_FPS_CONFIGURATION_BER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FPS_CONFIGURATION_RX_SYNCr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FPS_RX_FEC_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FPS_RX_STATUSr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_FPS_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_FPS_TX_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_FMAC_FPS_TX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x103,
        0,
        15,
        soc_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000060f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[141],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[141],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_MEM_OPTIONSr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_TEST_TX_PR_SEED_Ar */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GLOBAL_TEST_TX_PR_SEED_Br */
        soc_block_list[141],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GRACEFULL_POWER_ON_OFFr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_FMAC_GRACEFULL_POWER_ON_OFFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GTIMER_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_GTIMER_TRIGGERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_COMMANDr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INTERRUPT_MASK_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x10,
        0,
        8,
        soc_FMAC_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INTERRUPT_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        8,
        soc_FMAC_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_INTERRUPT_REGISTER_TESTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_KPCS_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_FMAC_KPCS_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_KPCS_RX_STATUSr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_KPCS_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_KPCS_TEST_RX_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_KPCS_TEST_RX_STATUSr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_FMAC_KPCS_TEST_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_KPCS_TEST_TX_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LEAKY_BUCKETr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_LEAKY_BUCKET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LEAKY_BUCKET_CONTROL_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x104,
        0,
        6,
        soc_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x107,
        0,
        4,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LINK_TOPO_MODE_REG_0r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x108,
        0,
        2,
        soc_BRDC_FMAC_BD_LINK_TOPO_MODE_REG_0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LINK_TOPO_MODE_REG_2r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_BRDC_FMAC_BD_LINK_TOPO_MODE_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_LOOPBACK_ENABLE_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x100,
        0,
        1,
        soc_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_PARITY_ERR_CNTr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_PAR_ERR_INITIATEr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_FCR_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_PAR_ERR_MEM_MASKr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_EDB_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RECEIVE_RESET_REGISTERr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_FMAC_RECEIVE_RESET_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_REG_0102r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_CLP_REG_2022300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_REG_0116r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_FMAC_REG_0116r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_REG_0118r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x118,
        0,
        8,
        soc_FMAC_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_REG_0119r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x119,
        0,
        1,
        soc_FMAC_REG_0119r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_REG_0139r */
        soc_block_list[141],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_FMAC_REG_0139r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_REG_0151r */
        soc_block_list[141],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_FMAC_REG_0151r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_MIRROR_ADDRr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_MTCPr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_0_Sr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_0_Tr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_1_Sr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_1_Tr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_2_Sr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_2_Tr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_3_Sr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_3_Tr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_4_Sr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_PCMI_4_Tr */
        soc_block_list[141],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_SPARE_0r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_BRDC_FMAC_BD_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_SPARE_1r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_BRDC_FMAC_BD_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_SPARE_2r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_BRDC_FMAC_BD_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RESERVED_SPARE_3r */
        soc_block_list[141],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_BRDC_FMAC_BD_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RSF_CONFIGURATIONr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_FMAC_RSF_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_RSF_STATUSr */
        soc_block_list[141],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_FMAC_RSF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_SBUS_BROADCAST_IDr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CFC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_SBUS_LAST_IN_CHAINr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BD_TX_CELL_LIMITr */
        soc_block_list[141],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_FMAC_TX_CELL_LIMIT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BEC_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_BEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xf1015084, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BEC_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMAC_BEC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BER_GEN_BITMAPr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_BER_GEN_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BER_GEN_BITMAP_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_BER_GEN_BITMAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BER_GEN_PERIODr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_BER_GEN_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_BER_GEN_PERIOD_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_BER_GEN_PERIOD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x32,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_CNTRL_INTRLVD_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x62,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_CONTROL_CELL_BURST_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0001c008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_ADDRr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_CNTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_CNT_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_ECC_1B_ERR_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMAC_ECC_1B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_ADDRr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_CNTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_CNT_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_ECC_2B_ERR_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_WO,
        12,
        soc_BRDC_FMAC_ECC_2B_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_ERR_1B_INITIATEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_ERR_2B_INITIATEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FMAC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_EDS_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xb8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        14,
        soc_BRDC_FMAC_EDS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0022001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x33ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_EDS_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xd0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        5,
        soc_BRDC_FMAC_EDS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ERROR_INITIATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1e4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_ERROR_INITIATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ERROR_INITIATION_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_ERROR_INITIATION_DATA_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa3,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x65,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x66,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FABRIC_SYSTEM_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_CONFIGURATION_Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_Ar_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_CONFIGURATION_A_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_CONFIGURATION_Br */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_CONFIGURATION_B_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FBIST_CONFIGURATION_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_STATUSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FBIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FBIST_STATUS_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FBIST_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x214,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x225,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x227,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FMAL_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xa0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMAC_FMAL_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000422, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x11d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FMAL_GENERAL_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_RX_GENERAL_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x125,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_BRDC_FMAC_FMAL_RX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAL_STATISTICS_COUNT_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_GTIMERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_FMAL_STATISTICS_GTIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_GTIMER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_FMAL_STATISTICS_GTIMER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_OUTPUTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMAC_FMAL_STATISTICS_OUTPUT_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FMAL_TX_COMMA_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00a0e507, 0x00000000)
        SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x12d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_FMAL_TX_CONTROL_BURST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FMAL_TX_GENERAL_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x121,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_BRDC_FMAC_FMAL_TX_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x04060008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_CONFIGURATION_BERr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xf0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FPS_CONFIGURATION_BERr_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_CONFIGURATION_BER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x13d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_BRDC_FMAC_FPS_CONFIGURATION_BER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007d90, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNCr_fields,
        SOC_RESET_VAL_DEC(0x0001c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x141,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_FPS_CONFIGURATION_RX_SYNC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003c7bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_BRDC_FMAC_FPS_RX_FEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x145,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        17,
        soc_BRDC_FMAC_FPS_RX_FEC_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x20442001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_RX_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x130,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_FPS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_RX_STATUS_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x14d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_FPS_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_TX_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMAC_FPS_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_FPS_TX_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x149,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        9,
        soc_BRDC_FMAC_FPS_TX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_WO,
        14,
        soc_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07f80f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_WO,
        15,
        soc_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000f03, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fbff0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_WO,
        15,
        soc_BRDC_FMAC_GENERAL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000060f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc1,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xf4,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_MEM_OPTIONSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xc0,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Ar_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000cccc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_Br_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GLOBAL_TEST_TX_PR_SEED_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003333, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GRACEFULL_POWER_ON_OFFr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_GRACEFULL_POWER_ON_OFFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x56,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_GTIMER_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_TRIGGERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x57,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_GTIMER_TRIGGER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_COMMANDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x80,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMAC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x81,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x41,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x83,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        9,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x14,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x16,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        9,
        soc_BRDC_FMAC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_3r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x3,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x4,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_6r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x8,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_9r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x9,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        2,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_1_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_1_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_2_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_3_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_3_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_4_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1e,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_4_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_5_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_5_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_6_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_6_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_7_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x21,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_7_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_8_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x22,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_8_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_9_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x23,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_9_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        8,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_KPCS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x001f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_BRDC_FMAC_KPCS_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x003f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_RX_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_KPCS_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_RX_STATUS_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x164,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_KPCS_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000007f2, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_KPCS_TEST_RX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fe2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_RX_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_KPCS_TEST_RX_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_RX_STATUS_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x190,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_KPCS_TEST_RX_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00401fc2, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_BRDC_FMAC_KPCS_TEST_TX_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00803f82, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LEAKY_BUCKETr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_LEAKY_BUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LEAKY_BUCKET_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_LEAKY_BUCKET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff3f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x61,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_LEAKY_BUCKET_CONTROL_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x20010200, 0x00000000)
        SOC_RESET_MASK_DEC(0x7003f3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LFEC_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0xe0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_LFEC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x64,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c9fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x31,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_LINK_LEVEL_FLOW_CONTROL_ENABLE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x30,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_LOOPBACK_ENABLE_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_PARITY_ERR_CNTr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_PAR_ERR_INITIATEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xaa,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_PAR_ERR_MEM_MASKr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xa0,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_RECEIVE_RESET_REGISTERr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x63,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_RECEIVE_RESET_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_RECEIVE_RESET_REGISTER_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_RECEIVE_RESET_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0050r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0051r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0052r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0053r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0053r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0054r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x54,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0058r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0068r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x68,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0068r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0085r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x85,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0090r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0091r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0092r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0093r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0096r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0096r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0098r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0099r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x99,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0099r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0102r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0108r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0109r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0116r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0116r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x01555555)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0118r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FMAC_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0119r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0119r_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0139r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x139,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        10,
        soc_BRDC_FMAC_REG_0139r_fields,
        SOC_RESET_VAL_DEC(0x000878c4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0140r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x140,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_0151r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x151,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_BRDC_FMAC_REG_0151r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_005Ar */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5a,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_005Br */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5b,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_005Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_005Cr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x5c,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_005Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00ADr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        17,
        soc_BRDC_FMAC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00AEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00B1r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00B2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00B4r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00B5r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00B7r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00B8r */
        soc_block_list[69],
        soc_genreg,
        1,
        0xb8,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00BAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00BBr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00BDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_00BEr */
        soc_block_list[69],
        soc_genreg,
        1,
        0xbe,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01A8r */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FMAC_REG_01A8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01ACr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FMAC_REG_01ACr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01FAr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_REG_01FAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FMAC_REG_01FA_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x1fa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_REG_01FA_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_RSF_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        20,
        soc_BRDC_FMAC_RSF_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x42000101, 0x00014ef0)
        SOC_RESET_MASK_DEC(0xffffff1f, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_RSF_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x19c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_FMAC_RSF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_SBUS_BROADCAST_IDr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_SBUS_BROADCAST_ID_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_SBUS_LAST_IN_CHAINr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_SPARE_REGISTER_2r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_SPARE_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TEST_CONFIGURATIONr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FMAC_TEST_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TEST_STATUSr */
        soc_block_list[69],
        soc_genreg,
        4,
        0x1b4,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FMAC_TEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TX_CELL_LIMITr */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_TX_CELL_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TX_CELL_LIMIT_BCM88202_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x67,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_TX_CELL_LIMIT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FMAC_TX_CELL_LIMIT_BCM88670_A0r */
        soc_block_list[69],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_TX_CELL_LIMIT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_1B_ERR_CNTr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_ECC_1B_ERR_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_2B_ERR_CNTr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_ECC_2B_ERR_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_ERR_1B_INITIATEr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_ERR_2B_INITIATEr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_INTERRUPT_REGISTERr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FMAC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_ERROR_INITIATION_DATAr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xa3,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_GENERAL_CONFIGURTIONr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_GENERAL_CONFIGURTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_GLOBAL_MEM_OPTIONSr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xc0,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_GLOBAL_MEM_OPTIONS_BCM88950_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xc0,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_GTIMER_CONFIGURATIONr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_GTIMER_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_GTIMER_TRIGGERr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMANDr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x80,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FSRD_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x81,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x81,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_ADDRESS_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x41,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FSRD_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x80,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FMAC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_WO,
        5,
        soc_BRDC_FSRD_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_DATA_INCREMENT_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x30,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x41,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x83,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FMAC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INDIRECT_FORCE_BUBBLE_BCM88950_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x83,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FSRD_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_MASK_REGISTERr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FSRD_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTERr */
        soc_block_list[72],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FSRD_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FSRD_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_BRDC_FSRD_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTER_TESTr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FSRD_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_INTERRUPT_REGISTER_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_OUTPUT_DROP_COUNTERr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FSRD_OUTPUT_DROP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr */
        soc_block_list[72],
        soc_genreg,
        3,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x110,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        4,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
        soc_block_list[72],
        soc_genreg,
        4,
        0x11,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_BRDC_FSRD_QUAD_INTERRUPT_MASK_REGISTER_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr */
        soc_block_list[72],
        soc_genreg,
        3,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        4,
        0x1,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr */
        soc_block_list[72],
        soc_genreg,
        3,
        0x1b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_INTERRUPT,
        1,
        soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x120,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FSRD_QUAD_INTERRUPT_REGISTER_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0050r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x50,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0051r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x51,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0052r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x52,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMACH_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0053r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_WO,
        1,
        soc_OCCG_REG_0053r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0054r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x54,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0058r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x58,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0084r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0085r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x85,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0087r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0090r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0091r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0092r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0093r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0170r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FSRD_REG_0170r_fields,
        SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0090_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0091_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_0092_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00ADr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        17,
        soc_BRDC_FMAC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00AEr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FMAC_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb0,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B1r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B2r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B3r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B4r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B5r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B6r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb6,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B7r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B8r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb8,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B0_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb0,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B0_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb0,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B1_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B2_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb2,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B3_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B4_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B4_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B5_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B6_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb6,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00B7_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00BAr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00BBr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00BCr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xbc,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00BDr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FMAC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_00BEr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xbe,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FMAC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_017Br */
        soc_block_list[72],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FSRD_REG_017Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_017B_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x17b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FSRD_REG_017B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01E9r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EAr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EBr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01ECr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EDr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1ed,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EEr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1ee,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01EFr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1ef,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1f0,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F1r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1f1,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F2r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1f2,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_01F3r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1f3,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_01EBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_REG_1E8r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RESERVED_MTCPr */
        soc_block_list[72],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        18,
        soc_BRDC_FSRD_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RESERVED_SPARE_0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RESERVED_SPARE_1r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RESERVED_SPARE_2r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RESERVED_SPARE_3r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RES_CAL_CONFIGr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FSRD_RES_CAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RES_CAL_CPU_OVERRIDE_REGISTERr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FSRD_RES_CAL_CPU_OVERRIDE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RES_CAL_STATUSr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x283,
        SOC_REG_FLAG_WO,
        3,
        soc_BRDC_FSRD_RES_CAL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RES_CAL_STATUS_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
        8,
        soc_BRDC_FSRD_RES_CAL_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_RES_CAL_STICKY_CONFIGr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_BRDC_FSRD_RES_CAL_STICKY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SBUS_BROADCAST_IDr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000004c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x55,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_SBUS_BROADCAST_ID_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SBUS_LAST_IN_CHAINr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FMAC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SPARE_REGISTER_3r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SPARE_REGISTER_3_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x53,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_SPARE_REGISTER_3_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_CTRLr */
        soc_block_list[72],
        soc_genreg,
        3,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        12,
        soc_BRDC_FSRD_SRD_QUAD_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_CTRL_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x160,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        8,
        soc_BRDC_FSRD_SRD_QUAD_CTRL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000ff001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_CTRL_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x150,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        11,
        soc_BRDC_FSRD_SRD_QUAD_CTRL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fc0003, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_CTRL_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        4,
        0x60,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_BRDC_FSRD_SRD_QUAD_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00047e03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr */
        soc_block_list[72],
        soc_genreg,
        4,
        0x70,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_FSRD_SRD_QUAD_LN_FORCE_SPEED_STRAPSr_fields,
        SOC_RESET_VAL_DEC(0x00408102, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_LN_STRAPSr */
        soc_block_list[72],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_LN_STRAPSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_LN_STRAPS_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x170,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_LN_STRAPS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_STATUSr */
        soc_block_list[72],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_STATUS_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_STATUS_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        3,
        0x178,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_SRD_QUAD_STATUS_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        4,
        0x78,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_BRDC_FSRD_SRD_QUAD_STATUS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_SYNC_E_SELECTr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_WO,
        4,
        soc_BRDC_FSRD_SYNC_E_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x0000a510, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_ACCESSr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FSRD_WC_UC_MEM_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_WO,
        2,
        soc_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x80,
        SOC_REG_FLAG_WO,
        6,
        soc_BRDC_FSRD_WC_UC_MEM_ACCESS_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr */
        soc_block_list[72],
        soc_genreg,
        1,
        0x181,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88202_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_WC_UC_MEM_MASK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88670_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88750_A0r */
        soc_block_list[72],
        soc_genreg,
        1,
        0x81,
        SOC_REG_FLAG_WO,
        1,
        soc_BRDC_FSRD_WC_UC_MEM_MASK_BITMAP_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xb480000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xb380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE1Q_MEMBERSHIP_FAIL_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xb280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xb180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE1Q_MEMBERSHIP_FAIL_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9c80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_802_1X_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9b80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_802_1X_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9a80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_802_1X_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_802_1X_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9980000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_802_1X_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6080000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_ARP_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5f80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_ARP_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5e80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_ARP_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ARP_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5d80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_ARP_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8480000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_CLIENT_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_CLIENT_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_CLIENT_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_CLIENT_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8080000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_SERVER_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7f80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_SERVER_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7e80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_SERVER_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV4_SERVER_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7d80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV4_SERVER_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8c80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_CLIENT_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8b80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_CLIENT_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8a80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_CLIENT_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8980000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_CLIENT_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8880000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_SERVER_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8780000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_SERVER_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8680000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_SERVER_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_DHCPV6_SERVER_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8580000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_DHCPV6_SERVER_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_ENABLE_COMPATIBLE_MCr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_ENABLE_COMPATIBLE_MCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_FORWARDING_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_FORWARDING_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6880000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6780000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6680000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6580000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_MEMBERSHIP_QUERY_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6c80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6b80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6a80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6980000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_REPORT_LEAVE_MESSAGE_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7080000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_UNDEFINED_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6f80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_UNDEFINED_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6e80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_UNDEFINED_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6d80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IGMP_UNDEFINED_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa080000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IIF_INACTIVE_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9f80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IIF_INACTIVE_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9e80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IIF_INACTIVE_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_IIF_INACTIVE_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9d80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_IIF_INACTIVE_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_L3_IIF_DEFAULT_VALUEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5c80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_L3_IIF_DEFAULT_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MC_MY_MAC0r */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5080000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MC_MY_MAC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MC_MY_MAC1r */
        soc_block_list[99],
        soc_genreg,
        1,
        0x5180000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MC_MY_MAC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7480000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_MC_LISTENER_QUERY_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_MC_LISTENER_QUERY_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7880000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7780000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_REPORT_DONE_MSG_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7680000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7580000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_REPORT_DONE_MSG_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7c80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_UNDEFINED_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7b80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_UNDEFINED_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7a80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_UNDEFINED_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MLD_UNDEFINED_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x7980000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MLD_UNDEFINED_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_IP1r */
        soc_block_list[99],
        soc_genreg,
        1,
        0x280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MY_ARP_IP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_IP2r */
        soc_block_list[99],
        soc_genreg,
        1,
        0x380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MY_ARP_IP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6480000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MY_ARP_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MY_ARP_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MY_ARP_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_MY_ARP_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x6180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_MY_ARP_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9080000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_RIF_NOT_VALID_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8f80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_RIF_NOT_VALID_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8e80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_RIF_NOT_VALID_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_RIF_NOT_VALID_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x8d80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_RIF_NOT_VALID_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xac80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_MC_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xab80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_MC_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xaa80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_MC_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa980000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_MC_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xb080000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_UC_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xaf80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_UC_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xae80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_UC_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xad80000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SAME_INTERFACE_UC_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9880000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_EQUALS_DA_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9780000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_EQUALS_DA_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9680000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_EQUALS_DA_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_EQUALS_DA_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9580000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_EQUALS_DA_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9480000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_MC_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_MC_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_MC_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_SA_MC_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0x9180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_SA_MC_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa480000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_BLOCK_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa380000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_BLOCK_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa280000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_BLOCK_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa180000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_BLOCK_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_SNOOP_COMMANDr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa880000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_LEARN_SNOOP_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa780000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_LEARN_SNOOP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_TRAP_CODEr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa680000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_LEARN_TRAP_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_P3)
    { /* SOC_REG_INT_BRIDGE_STP_STATE_LEARN_TRAP_STRENGTHr */
        soc_block_list[99],
        soc_genreg,
        1,
        0xa580000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        1,
        soc_BRIDGE_STP_STATE_LEARN_TRAP_STRENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BSAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ab3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_CTRLr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80214,
        0,
        13,
        soc_BSAFE_GLB_CMD_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_DATA_INr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80218,
        0,
        1,
        soc_BSAFE_GLB_CMD_DATA_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_DATA_OUTr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x8021c,
        SOC_REG_FLAG_RO,
        1,
        soc_BSAFE_GLB_CMD_DATA_OUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_BSAFE_GLB_DEV_STATUSr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80210,
        SOC_REG_FLAG_RO,
        7,
        soc_BSAFE_GLB_DEV_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_DEV_STATUS_BCM56800_A0r */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80210,
        SOC_REG_FLAG_RO,
        8,
        soc_BSAFE_GLB_DEV_STATUS_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_BSAFE_GLB_INT_CTRLr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80220,
        0,
        8,
        soc_BSAFE_GLB_INT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_INT_CTRL_BCM56800_A0r */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80220,
        0,
        8,
        soc_BSAFE_GLB_INT_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_MEM_PARAMr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80224,
        0,
        5,
        soc_BSAFE_GLB_MEM_PARAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_MEM_TST_CTLr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80228,
        0,
        2,
        soc_BSAFE_GLB_MEM_TST_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PRESCALEr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80204,
        SOC_REG_FLAG_RO,
        2,
        soc_BSAFE_GLB_PRESCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PROD_CFGr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x8020c,
        SOC_REG_FLAG_RO,
        1,
        soc_BSAFE_GLB_PROD_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PROD_CFG_BCM56314_A0r */
        soc_block_list[8],
        soc_genreg,
        1,
        0x8020c,
        SOC_REG_FLAG_RO,
        6,
        soc_BSAFE_GLB_PROD_CFG_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_TIMERr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80200,
        SOC_REG_FLAG_RO,
        1,
        soc_BSAFE_GLB_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_BSAFE_GLB_UHSM_CFGr */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80208,
        SOC_REG_FLAG_RO,
        1,
        soc_BSAFE_GLB_UHSM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_BSAFE_GLB_UHSM_CFG_BCM56800_A0r */
        soc_block_list[8],
        soc_genreg,
        1,
        0x80208,
        SOC_REG_FLAG_RO,
        2,
        soc_BSAFE_GLB_UHSM_CFG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BST_SNAPSHOT_ACTION_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000800,
        0,
        3,
        soc_BST_SNAPSHOT_ACTION_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_BST_TRACKING_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000900,
        0,
        3,
        soc_BST_TRACKING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BST_TRACKING_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000800,
        0,
        3,
        soc_BST_TRACKING_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BST_TRACKING_ENABLE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000700,
        0,
        3,
        soc_BST_TRACKING_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_BUCKET_ECCr */
        soc_block_list[5],
        soc_portreg,
        8,
        0xa000038,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUCKET_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x208010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x208010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xa010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0xa010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x208010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHAREDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_PACKET_LIMIT_SPr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x208010f,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_PACKET_LIMIT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_BUFFER_PACKET_LIMIT_SP_SHAREDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080113,
        0,
        1,
        soc_BUFFER_PACKET_LIMIT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_BUF_CFGr */
        soc_block_list[5],
        soc_genreg,
        16,
        0x56002000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_BUF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BYPASSSYSTEMVSIEMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a50,
        0,
        1,
        soc_BYPASSSYSTEMVSIEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_BYTEACCESSORDERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_RO,
        4,
        soc_BYTEACCESSORDERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

