
****** PlanAhead v12.4
  **** Build 108585 by hdbuild on Tue Nov  9 16:43:51 PST 2010
    ** Copyright 1986-1999, 2001-2010 Xilinx, Inc. All Rights Reserved.

Release 12.4 - ngc2edif M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.4 - ngc2edif M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design Nexys3v3.ngc ...
WARNING:NetListWriters:298 - No output is written to Nexys3v3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Mmux_GND_61_o_GND_61_o_mux_22_OUT_rs_cy<3 : 1> on block FIFO3port_NO2 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3 : 1> on block FIFO3port_NO2
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_56_o_PWR_25_o_mux_24_OUT[3 : 1] on
   block CUnit_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Mmux_GND_61_o_GND_61_o_mux_22_OUT_rs_cy<3 : 1> on block FIFO3port_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3 : 1> on block FIFO3port_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_56_o_PWR_25_o_mux_24_OUT[3 : 1] on
   block CUnit_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus data_in<63 : 0> on block
   slavedual_prom_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Mmux_GND_61_o_GND_61_o_mux_22_OUT_rs_cy<3 : 1> on block FIFO3port is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmux_stack_ptr[5]_stack_ptr[5]_mux_13_OUT_rs_cy<3 : 1> on block FIFO3port is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_56_o_PWR_25_o_mux_24_OUT[3 : 1] on
   block CUnit is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus data_in<63 : 0> on block
   slavedual_prom_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus data_in<63 : 0> on block slavedual_prom
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Nexys3v3.edif ...
ngc2edif: Total memory usage is 43628 kilobytes

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -505 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from /usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file '/usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file '/usr/local/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
starting gui ...
