
STM32H7A3ZIT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3fc  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800c6ac  0800c6ac  0000d6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c7a4  0800c7a4  0000d7a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c7ac  0800c7ac  0000d7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c7b0  0800c7b0  0000d7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000160  24000000  0800c7b4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001f7c  24000160  0800c914  0000e160  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240020dc  0800c914  0000f0dc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020c46  00000000  00000000  0000e18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004f25  00000000  00000000  0002edd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001878  00000000  00000000  00033d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000126f  00000000  00000000  00035578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035a61  00000000  00000000  000367e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000250e1  00000000  00000000  0006c248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013b487  00000000  00000000  00091329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cc7b0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006be0  00000000  00000000  001cc7f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006b  00000000  00000000  001d33d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000160 	.word	0x24000160
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800c694 	.word	0x0800c694

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000164 	.word	0x24000164
 80002ec:	0800c694 	.word	0x0800c694

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <MX_FMC_Init>:
NAND_HandleTypeDef hnand1;
SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b090      	sub	sp, #64	@ 0x40
 8000394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8000396:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
  FMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 80003a4:	f107 0320 	add.w	r3, r7, #32
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
 80003ac:	605a      	str	r2, [r3, #4]
 80003ae:	609a      	str	r2, [r3, #8]
 80003b0:	60da      	str	r2, [r3, #12]
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
 80003bc:	60da      	str	r2, [r3, #12]
 80003be:	611a      	str	r2, [r3, #16]
 80003c0:	615a      	str	r2, [r3, #20]
 80003c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FMC_NAND_DEVICE;
 80003c4:	4b48      	ldr	r3, [pc, #288]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003c6:	4a49      	ldr	r2, [pc, #292]	@ (80004ec <MX_FMC_Init+0x15c>)
 80003c8:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FMC_NAND_BANK3;
 80003ca:	4b47      	ldr	r3, [pc, #284]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003d0:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FMC_NAND_WAIT_FEATURE_ENABLE;
 80003d2:	4b45      	ldr	r3, [pc, #276]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003d4:	2202      	movs	r2, #2
 80003d6:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FMC_NAND_MEM_BUS_WIDTH_8;
 80003d8:	4b43      	ldr	r3, [pc, #268]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003da:	2200      	movs	r2, #0
 80003dc:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FMC_NAND_ECC_DISABLE;
 80003de:	4b42      	ldr	r3, [pc, #264]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FMC_NAND_ECC_PAGE_SIZE_256BYTE;
 80003e4:	4b40      	ldr	r3, [pc, #256]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 0;
 80003ea:	4b3f      	ldr	r3, [pc, #252]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 80003f0:	4b3d      	ldr	r3, [pc, #244]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2112;
 80003f6:	4b3c      	ldr	r3, [pc, #240]	@ (80004e8 <MX_FMC_Init+0x158>)
 80003f8:	f44f 6204 	mov.w	r2, #2112	@ 0x840
 80003fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hnand1.Config.SpareAreaSize = 64;
 80003fe:	4b3a      	ldr	r3, [pc, #232]	@ (80004e8 <MX_FMC_Init+0x158>)
 8000400:	2240      	movs	r2, #64	@ 0x40
 8000402:	629a      	str	r2, [r3, #40]	@ 0x28
  hnand1.Config.BlockSize = 64;
 8000404:	4b38      	ldr	r3, [pc, #224]	@ (80004e8 <MX_FMC_Init+0x158>)
 8000406:	2240      	movs	r2, #64	@ 0x40
 8000408:	62da      	str	r2, [r3, #44]	@ 0x2c
  hnand1.Config.BlockNbr = 2048;
 800040a:	4b37      	ldr	r3, [pc, #220]	@ (80004e8 <MX_FMC_Init+0x158>)
 800040c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000410:	631a      	str	r2, [r3, #48]	@ 0x30
  hnand1.Config.PlaneNbr = 0;
 8000412:	4b35      	ldr	r3, [pc, #212]	@ (80004e8 <MX_FMC_Init+0x158>)
 8000414:	2200      	movs	r2, #0
 8000416:	635a      	str	r2, [r3, #52]	@ 0x34
  hnand1.Config.PlaneSize = 0;
 8000418:	4b33      	ldr	r3, [pc, #204]	@ (80004e8 <MX_FMC_Init+0x158>)
 800041a:	2200      	movs	r2, #0
 800041c:	639a      	str	r2, [r3, #56]	@ 0x38
  hnand1.Config.ExtraCommandEnable = ENABLE;
 800041e:	4b32      	ldr	r3, [pc, #200]	@ (80004e8 <MX_FMC_Init+0x158>)
 8000420:	2201      	movs	r2, #1
 8000422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 252;
 8000426:	23fc      	movs	r3, #252	@ 0xfc
 8000428:	633b      	str	r3, [r7, #48]	@ 0x30
  ComSpaceTiming.WaitSetupTime = 252;
 800042a:	23fc      	movs	r3, #252	@ 0xfc
 800042c:	637b      	str	r3, [r7, #52]	@ 0x34
  ComSpaceTiming.HoldSetupTime = 252;
 800042e:	23fc      	movs	r3, #252	@ 0xfc
 8000430:	63bb      	str	r3, [r7, #56]	@ 0x38
  ComSpaceTiming.HiZSetupTime = 252;
 8000432:	23fc      	movs	r3, #252	@ 0xfc
 8000434:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 252;
 8000436:	23fc      	movs	r3, #252	@ 0xfc
 8000438:	623b      	str	r3, [r7, #32]
  AttSpaceTiming.WaitSetupTime = 252;
 800043a:	23fc      	movs	r3, #252	@ 0xfc
 800043c:	627b      	str	r3, [r7, #36]	@ 0x24
  AttSpaceTiming.HoldSetupTime = 252;
 800043e:	23fc      	movs	r3, #252	@ 0xfc
 8000440:	62bb      	str	r3, [r7, #40]	@ 0x28
  AttSpaceTiming.HiZSetupTime = 252;
 8000442:	23fc      	movs	r3, #252	@ 0xfc
 8000444:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 8000446:	f107 0220 	add.w	r2, r7, #32
 800044a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800044e:	4619      	mov	r1, r3
 8000450:	4825      	ldr	r0, [pc, #148]	@ (80004e8 <MX_FMC_Init+0x158>)
 8000452:	f001 ffbb 	bl	80023cc <HAL_NAND_Init>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_FMC_Init+0xd0>
  {
    Error_Handler( );
 800045c:	f000 fe63 	bl	8001126 <Error_Handler>
  }

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000460:	4b23      	ldr	r3, [pc, #140]	@ (80004f0 <MX_FMC_Init+0x160>)
 8000462:	4a24      	ldr	r2, [pc, #144]	@ (80004f4 <MX_FMC_Init+0x164>)
 8000464:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000466:	4b22      	ldr	r3, [pc, #136]	@ (80004f0 <MX_FMC_Init+0x160>)
 8000468:	2200      	movs	r2, #0
 800046a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 800046c:	4b20      	ldr	r3, [pc, #128]	@ (80004f0 <MX_FMC_Init+0x160>)
 800046e:	2201      	movs	r2, #1
 8000470:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000472:	4b1f      	ldr	r3, [pc, #124]	@ (80004f0 <MX_FMC_Init+0x160>)
 8000474:	2204      	movs	r2, #4
 8000476:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000478:	4b1d      	ldr	r3, [pc, #116]	@ (80004f0 <MX_FMC_Init+0x160>)
 800047a:	2210      	movs	r2, #16
 800047c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800047e:	4b1c      	ldr	r3, [pc, #112]	@ (80004f0 <MX_FMC_Init+0x160>)
 8000480:	2240      	movs	r2, #64	@ 0x40
 8000482:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000484:	4b1a      	ldr	r3, [pc, #104]	@ (80004f0 <MX_FMC_Init+0x160>)
 8000486:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800048a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800048c:	4b18      	ldr	r3, [pc, #96]	@ (80004f0 <MX_FMC_Init+0x160>)
 800048e:	2200      	movs	r2, #0
 8000490:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000492:	4b17      	ldr	r3, [pc, #92]	@ (80004f0 <MX_FMC_Init+0x160>)
 8000494:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000498:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800049a:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <MX_FMC_Init+0x160>)
 800049c:	2200      	movs	r2, #0
 800049e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80004a0:	4b13      	ldr	r3, [pc, #76]	@ (80004f0 <MX_FMC_Init+0x160>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80004a6:	2302      	movs	r3, #2
 80004a8:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 9;
 80004aa:	2309      	movs	r3, #9
 80004ac:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 6;
 80004ae:	2306      	movs	r3, #6
 80004b0:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 9;
 80004b2:	2309      	movs	r3, #9
 80004b4:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80004b6:	2303      	movs	r3, #3
 80004b8:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 3;
 80004ba:	2303      	movs	r3, #3
 80004bc:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 3;
 80004be:	2303      	movs	r3, #3
 80004c0:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80004c2:	1d3b      	adds	r3, r7, #4
 80004c4:	4619      	mov	r1, r3
 80004c6:	480a      	ldr	r0, [pc, #40]	@ (80004f0 <MX_FMC_Init+0x160>)
 80004c8:	f006 fe66 	bl	8007198 <HAL_SDRAM_Init>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <MX_FMC_Init+0x146>
  {
    Error_Handler( );
 80004d2:	f000 fe28 	bl	8001126 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  SDRAM_Initialization_Sequence(&hsdram1, &command);
 80004d6:	4908      	ldr	r1, [pc, #32]	@ (80004f8 <MX_FMC_Init+0x168>)
 80004d8:	4805      	ldr	r0, [pc, #20]	@ (80004f0 <MX_FMC_Init+0x160>)
 80004da:	f000 fe2a 	bl	8001132 <SDRAM_Initialization_Sequence>
  /* USER CODE END FMC_Init 2 */
}
 80004de:	bf00      	nop
 80004e0:	3740      	adds	r7, #64	@ 0x40
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	2400018c 	.word	0x2400018c
 80004ec:	52004080 	.word	0x52004080
 80004f0:	240001cc 	.word	0x240001cc
 80004f4:	52004140 	.word	0x52004140
 80004f8:	2400017c 	.word	0x2400017c

080004fc <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b0b8      	sub	sp, #224	@ 0xe0
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000502:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
 800050e:	60da      	str	r2, [r3, #12]
 8000510:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000512:	4b5c      	ldr	r3, [pc, #368]	@ (8000684 <HAL_FMC_MspInit+0x188>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	2b00      	cmp	r3, #0
 8000518:	f040 80af 	bne.w	800067a <HAL_FMC_MspInit+0x17e>
    return;
  }
  FMC_Initialized = 1;
 800051c:	4b59      	ldr	r3, [pc, #356]	@ (8000684 <HAL_FMC_MspInit+0x188>)
 800051e:	2201      	movs	r2, #1
 8000520:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000522:	f107 0308 	add.w	r3, r7, #8
 8000526:	22c0      	movs	r2, #192	@ 0xc0
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f00b fa65 	bl	800b9fa <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8000530:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000534:	f04f 0300 	mov.w	r3, #0
 8000538:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_CLKP;
 800053c:	2303      	movs	r3, #3
 800053e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000540:	f107 0308 	add.w	r3, r7, #8
 8000544:	4618      	mov	r0, r3
 8000546:	f004 fa1d 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8000550:	f000 fde9 	bl	8001126 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000554:	4b4c      	ldr	r3, [pc, #304]	@ (8000688 <HAL_FMC_MspInit+0x18c>)
 8000556:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800055a:	4a4b      	ldr	r2, [pc, #300]	@ (8000688 <HAL_FMC_MspInit+0x18c>)
 800055c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000560:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8000564:	4b48      	ldr	r3, [pc, #288]	@ (8000688 <HAL_FMC_MspInit+0x18c>)
 8000566:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800056a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000572:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000576:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800057a:	2302      	movs	r3, #2
 800057c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000580:	2300      	movs	r3, #0
 8000582:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000586:	2303      	movs	r3, #3
 8000588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800058c:	230c      	movs	r3, #12
 800058e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000592:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000596:	4619      	mov	r1, r3
 8000598:	483c      	ldr	r0, [pc, #240]	@ (800068c <HAL_FMC_MspInit+0x190>)
 800059a:	f001 facf 	bl	8001b3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800059e:	230d      	movs	r3, #13
 80005a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a4:	2302      	movs	r3, #2
 80005a6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005aa:	2300      	movs	r3, #0
 80005ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005b0:	2303      	movs	r3, #3
 80005b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80005b6:	230c      	movs	r3, #12
 80005b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80005c0:	4619      	mov	r1, r3
 80005c2:	4833      	ldr	r0, [pc, #204]	@ (8000690 <HAL_FMC_MspInit+0x194>)
 80005c4:	f001 faba 	bl	8001b3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80005c8:	f248 1333 	movw	r3, #33075	@ 0x8133
 80005cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d0:	2302      	movs	r3, #2
 80005d2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005dc:	2303      	movs	r3, #3
 80005de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80005e2:	230c      	movs	r3, #12
 80005e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80005e8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80005ec:	4619      	mov	r1, r3
 80005ee:	4829      	ldr	r0, [pc, #164]	@ (8000694 <HAL_FMC_MspInit+0x198>)
 80005f0:	f001 faa4 	bl	8001b3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80005f4:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80005f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005fc:	2302      	movs	r3, #2
 80005fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000608:	2303      	movs	r3, #3
 800060a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800060e:	230c      	movs	r3, #12
 8000610:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000614:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000618:	4619      	mov	r1, r3
 800061a:	481f      	ldr	r0, [pc, #124]	@ (8000698 <HAL_FMC_MspInit+0x19c>)
 800061c:	f001 fa8e 	bl	8001b3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000620:	f64d 7373 	movw	r3, #57203	@ 0xdf73
 8000624:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000628:	2302      	movs	r3, #2
 800062a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	2300      	movs	r3, #0
 8000630:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000634:	2303      	movs	r3, #3
 8000636:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800063a:	230c      	movs	r3, #12
 800063c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000640:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000644:	4619      	mov	r1, r3
 8000646:	4815      	ldr	r0, [pc, #84]	@ (800069c <HAL_FMC_MspInit+0x1a0>)
 8000648:	f001 fa78 	bl	8001b3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800064c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000650:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000654:	2302      	movs	r3, #2
 8000656:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065a:	2300      	movs	r3, #0
 800065c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000660:	2303      	movs	r3, #3
 8000662:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 8000666:	2309      	movs	r3, #9
 8000668:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800066c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000670:	4619      	mov	r1, r3
 8000672:	4807      	ldr	r0, [pc, #28]	@ (8000690 <HAL_FMC_MspInit+0x194>)
 8000674:	f001 fa62 	bl	8001b3c <HAL_GPIO_Init>
 8000678:	e000      	b.n	800067c <HAL_FMC_MspInit+0x180>
    return;
 800067a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800067c:	37e0      	adds	r7, #224	@ 0xe0
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	24000200 	.word	0x24000200
 8000688:	58024400 	.word	0x58024400
 800068c:	58021400 	.word	0x58021400
 8000690:	58020800 	.word	0x58020800
 8000694:	58021800 	.word	0x58021800
 8000698:	58021000 	.word	0x58021000
 800069c:	58020c00 	.word	0x58020c00

080006a0 <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* nandHandle){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FMC_MspInit();
 80006a8:	f7ff ff28 	bl	80004fc <HAL_FMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80006bc:	f7ff ff1e 	bl	80004fc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08c      	sub	sp, #48	@ 0x30
 80006cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006de:	4b60      	ldr	r3, [pc, #384]	@ (8000860 <MX_GPIO_Init+0x198>)
 80006e0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006e4:	4a5e      	ldr	r2, [pc, #376]	@ (8000860 <MX_GPIO_Init+0x198>)
 80006e6:	f043 0310 	orr.w	r3, r3, #16
 80006ea:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80006ee:	4b5c      	ldr	r3, [pc, #368]	@ (8000860 <MX_GPIO_Init+0x198>)
 80006f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80006f4:	f003 0310 	and.w	r3, r3, #16
 80006f8:	61bb      	str	r3, [r7, #24]
 80006fa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fc:	4b58      	ldr	r3, [pc, #352]	@ (8000860 <MX_GPIO_Init+0x198>)
 80006fe:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000702:	4a57      	ldr	r2, [pc, #348]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000704:	f043 0304 	orr.w	r3, r3, #4
 8000708:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800070c:	4b54      	ldr	r3, [pc, #336]	@ (8000860 <MX_GPIO_Init+0x198>)
 800070e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000712:	f003 0304 	and.w	r3, r3, #4
 8000716:	617b      	str	r3, [r7, #20]
 8000718:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071a:	4b51      	ldr	r3, [pc, #324]	@ (8000860 <MX_GPIO_Init+0x198>)
 800071c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000720:	4a4f      	ldr	r2, [pc, #316]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000722:	f043 0320 	orr.w	r3, r3, #32
 8000726:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800072a:	4b4d      	ldr	r3, [pc, #308]	@ (8000860 <MX_GPIO_Init+0x198>)
 800072c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000730:	f003 0320 	and.w	r3, r3, #32
 8000734:	613b      	str	r3, [r7, #16]
 8000736:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000738:	4b49      	ldr	r3, [pc, #292]	@ (8000860 <MX_GPIO_Init+0x198>)
 800073a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800073e:	4a48      	ldr	r2, [pc, #288]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000748:	4b45      	ldr	r3, [pc, #276]	@ (8000860 <MX_GPIO_Init+0x198>)
 800074a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000756:	4b42      	ldr	r3, [pc, #264]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000758:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800075c:	4a40      	ldr	r2, [pc, #256]	@ (8000860 <MX_GPIO_Init+0x198>)
 800075e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000762:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000766:	4b3e      	ldr	r3, [pc, #248]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000768:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800076c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000774:	4b3a      	ldr	r3, [pc, #232]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000776:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800077a:	4a39      	ldr	r2, [pc, #228]	@ (8000860 <MX_GPIO_Init+0x198>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000784:	4b36      	ldr	r3, [pc, #216]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000786:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800078a:	f003 0302 	and.w	r3, r3, #2
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000792:	4b33      	ldr	r3, [pc, #204]	@ (8000860 <MX_GPIO_Init+0x198>)
 8000794:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000798:	4a31      	ldr	r2, [pc, #196]	@ (8000860 <MX_GPIO_Init+0x198>)
 800079a:	f043 0308 	orr.w	r3, r3, #8
 800079e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000860 <MX_GPIO_Init+0x198>)
 80007a4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007a8:	f003 0308 	and.w	r3, r3, #8
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2150      	movs	r1, #80	@ 0x50
 80007b4:	482b      	ldr	r0, [pc, #172]	@ (8000864 <MX_GPIO_Init+0x19c>)
 80007b6:	f001 fb71 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007c0:	4829      	ldr	r0, [pc, #164]	@ (8000868 <MX_GPIO_Init+0x1a0>)
 80007c2:	f001 fb6b 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	21c0      	movs	r1, #192	@ 0xc0
 80007ca:	4828      	ldr	r0, [pc, #160]	@ (800086c <MX_GPIO_Init+0x1a4>)
 80007cc:	f001 fb66 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 80007d0:	232c      	movs	r3, #44	@ 0x2c
 80007d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d4:	2300      	movs	r3, #0
 80007d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007dc:	f107 031c 	add.w	r3, r7, #28
 80007e0:	4619      	mov	r1, r3
 80007e2:	4820      	ldr	r0, [pc, #128]	@ (8000864 <MX_GPIO_Init+0x19c>)
 80007e4:	f001 f9aa 	bl	8001b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80007e8:	2350      	movs	r3, #80	@ 0x50
 80007ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007f8:	f107 031c 	add.w	r3, r7, #28
 80007fc:	4619      	mov	r1, r3
 80007fe:	4819      	ldr	r0, [pc, #100]	@ (8000864 <MX_GPIO_Init+0x19c>)
 8000800:	f001 f99c 	bl	8001b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000804:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	2300      	movs	r3, #0
 8000814:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	4619      	mov	r1, r3
 800081c:	4812      	ldr	r0, [pc, #72]	@ (8000868 <MX_GPIO_Init+0x1a0>)
 800081e:	f001 f98d 	bl	8001b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000822:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000826:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000828:	2300      	movs	r3, #0
 800082a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000830:	f107 031c 	add.w	r3, r7, #28
 8000834:	4619      	mov	r1, r3
 8000836:	480c      	ldr	r0, [pc, #48]	@ (8000868 <MX_GPIO_Init+0x1a0>)
 8000838:	f001 f980 	bl	8001b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800083c:	23c0      	movs	r3, #192	@ 0xc0
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	4619      	mov	r1, r3
 8000852:	4806      	ldr	r0, [pc, #24]	@ (800086c <MX_GPIO_Init+0x1a4>)
 8000854:	f001 f972 	bl	8001b3c <HAL_GPIO_Init>

}
 8000858:	bf00      	nop
 800085a:	3730      	adds	r7, #48	@ 0x30
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	58024400 	.word	0x58024400
 8000864:	58021000 	.word	0x58021000
 8000868:	58020800 	.word	0x58020800
 800086c:	58021400 	.word	0x58021400

08000870 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000874:	4b1b      	ldr	r3, [pc, #108]	@ (80008e4 <MX_I2C1_Init+0x74>)
 8000876:	4a1c      	ldr	r2, [pc, #112]	@ (80008e8 <MX_I2C1_Init+0x78>)
 8000878:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 800087a:	4b1a      	ldr	r3, [pc, #104]	@ (80008e4 <MX_I2C1_Init+0x74>)
 800087c:	4a1b      	ldr	r2, [pc, #108]	@ (80008ec <MX_I2C1_Init+0x7c>)
 800087e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000880:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <MX_I2C1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000886:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <MX_I2C1_Init+0x74>)
 8000888:	2201      	movs	r2, #1
 800088a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800088c:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <MX_I2C1_Init+0x74>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000892:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <MX_I2C1_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000898:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <MX_I2C1_Init+0x74>)
 800089a:	2200      	movs	r2, #0
 800089c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800089e:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <MX_I2C1_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <MX_I2C1_Init+0x74>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008aa:	480e      	ldr	r0, [pc, #56]	@ (80008e4 <MX_I2C1_Init+0x74>)
 80008ac:	f001 fb2a 	bl	8001f04 <HAL_I2C_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008b6:	f000 fc36 	bl	8001126 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008ba:	2100      	movs	r1, #0
 80008bc:	4809      	ldr	r0, [pc, #36]	@ (80008e4 <MX_I2C1_Init+0x74>)
 80008be:	f001 fbbd 	bl	800203c <HAL_I2CEx_ConfigAnalogFilter>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008c8:	f000 fc2d 	bl	8001126 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_I2C1_Init+0x74>)
 80008d0:	f001 fbff 	bl	80020d2 <HAL_I2CEx_ConfigDigitalFilter>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008da:	f000 fc24 	bl	8001126 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	24000204 	.word	0x24000204
 80008e8:	40005400 	.word	0x40005400
 80008ec:	20b0ccff 	.word	0x20b0ccff

080008f0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000964 <MX_I2C2_Init+0x74>)
 80008f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000968 <MX_I2C2_Init+0x78>)
 80008f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20B0CCFF;
 80008fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000964 <MX_I2C2_Init+0x74>)
 80008fc:	4a1b      	ldr	r2, [pc, #108]	@ (800096c <MX_I2C2_Init+0x7c>)
 80008fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000900:	4b18      	ldr	r3, [pc, #96]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000906:	4b17      	ldr	r3, [pc, #92]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000908:	2201      	movs	r2, #1
 800090a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_I2C2_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000912:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_I2C2_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800092a:	480e      	ldr	r0, [pc, #56]	@ (8000964 <MX_I2C2_Init+0x74>)
 800092c:	f001 faea 	bl	8001f04 <HAL_I2C_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000936:	f000 fbf6 	bl	8001126 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800093a:	2100      	movs	r1, #0
 800093c:	4809      	ldr	r0, [pc, #36]	@ (8000964 <MX_I2C2_Init+0x74>)
 800093e:	f001 fb7d 	bl	800203c <HAL_I2CEx_ConfigAnalogFilter>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000948:	f000 fbed 	bl	8001126 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800094c:	2100      	movs	r1, #0
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_I2C2_Init+0x74>)
 8000950:	f001 fbbf 	bl	80020d2 <HAL_I2CEx_ConfigDigitalFilter>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800095a:	f000 fbe4 	bl	8001126 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	24000258 	.word	0x24000258
 8000968:	40005800 	.word	0x40005800
 800096c:	20b0ccff 	.word	0x20b0ccff

08000970 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b0bc      	sub	sp, #240	@ 0xf0
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000988:	f107 0318 	add.w	r3, r7, #24
 800098c:	22c0      	movs	r2, #192	@ 0xc0
 800098e:	2100      	movs	r1, #0
 8000990:	4618      	mov	r0, r3
 8000992:	f00b f832 	bl	800b9fa <memset>
  if(i2cHandle->Instance==I2C1)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a4d      	ldr	r2, [pc, #308]	@ (8000ad0 <HAL_I2C_MspInit+0x160>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d146      	bne.n	8000a2e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80009a0:	f04f 0208 	mov.w	r2, #8
 80009a4:	f04f 0300 	mov.w	r3, #0
 80009a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80009ac:	2300      	movs	r3, #0
 80009ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009b2:	f107 0318 	add.w	r3, r7, #24
 80009b6:	4618      	mov	r0, r3
 80009b8:	f003 ffe4 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80009c2:	f000 fbb0 	bl	8001126 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	4b43      	ldr	r3, [pc, #268]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 80009c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009cc:	4a41      	ldr	r2, [pc, #260]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 80009ce:	f043 0302 	orr.w	r3, r3, #2
 80009d2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80009d6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 80009d8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009dc:	f003 0302 	and.w	r3, r3, #2
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009e4:	23c0      	movs	r3, #192	@ 0xc0
 80009e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009ea:	2312      	movs	r3, #18
 80009ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009fc:	2304      	movs	r3, #4
 80009fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a02:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a06:	4619      	mov	r1, r3
 8000a08:	4833      	ldr	r0, [pc, #204]	@ (8000ad8 <HAL_I2C_MspInit+0x168>)
 8000a0a:	f001 f897 	bl	8001b3c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a0e:	4b31      	ldr	r3, [pc, #196]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000a10:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000a14:	4a2f      	ldr	r2, [pc, #188]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000a16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a1a:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000a1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000a20:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000a24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a28:	613b      	str	r3, [r7, #16]
 8000a2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000a2c:	e04b      	b.n	8000ac6 <HAL_I2C_MspInit+0x156>
  else if(i2cHandle->Instance==I2C2)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a2a      	ldr	r2, [pc, #168]	@ (8000adc <HAL_I2C_MspInit+0x16c>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d146      	bne.n	8000ac6 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a38:	f04f 0208 	mov.w	r2, #8
 8000a3c:	f04f 0300 	mov.w	r3, #0
 8000a40:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000a44:	2300      	movs	r3, #0
 8000a46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a4a:	f107 0318 	add.w	r3, r7, #24
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f003 ff98 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8000a5a:	f000 fb64 	bl	8001126 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000a60:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000a64:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000a66:	f043 0302 	orr.w	r3, r3, #2
 8000a6a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000a6e:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000a70:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000a74:	f003 0302 	and.w	r3, r3, #2
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a7c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a84:	2312      	movs	r3, #18
 8000a86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a96:	2304      	movs	r3, #4
 8000a98:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a9c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	480d      	ldr	r0, [pc, #52]	@ (8000ad8 <HAL_I2C_MspInit+0x168>)
 8000aa4:	f001 f84a 	bl	8001b3c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000aaa:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000aae:	4a09      	ldr	r2, [pc, #36]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000ab0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ab4:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000ab8:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <HAL_I2C_MspInit+0x164>)
 8000aba:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
}
 8000ac6:	bf00      	nop
 8000ac8:	37f0      	adds	r7, #240	@ 0xf0
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40005400 	.word	0x40005400
 8000ad4:	58024400 	.word	0x58024400
 8000ad8:	58020400 	.word	0x58020400
 8000adc:	40005800 	.word	0x40005800

08000ae0 <MX_I2S1_Init>:
I2S_HandleTypeDef hi2s1;
I2S_HandleTypeDef hi2s2;

/* I2S1 init function */
void MX_I2S1_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000ae4:	4b16      	ldr	r3, [pc, #88]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000ae6:	4a17      	ldr	r2, [pc, #92]	@ (8000b44 <MX_I2S1_Init+0x64>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000aec:	2206      	movs	r2, #6
 8000aee:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000af0:	4b13      	ldr	r3, [pc, #76]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000af6:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000af8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000afc:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000afe:	4b10      	ldr	r3, [pc, #64]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b04:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b08:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000b0c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000b20:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000b26:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000b2c:	4804      	ldr	r0, [pc, #16]	@ (8000b40 <MX_I2S1_Init+0x60>)
 8000b2e:	f001 fb1d 	bl	800216c <HAL_I2S_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_I2S1_Init+0x5c>
  {
    Error_Handler();
 8000b38:	f000 faf5 	bl	8001126 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	240002ac 	.word	0x240002ac
 8000b44:	40013000 	.word	0x40013000

08000b48 <MX_I2S2_Init>:
/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000b4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b4e:	4a17      	ldr	r2, [pc, #92]	@ (8000bac <MX_I2S2_Init+0x64>)
 8000b50:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b54:	2204      	movs	r2, #4
 8000b56:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b58:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000b64:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b6a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b6e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000b72:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000b80:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000b86:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000b8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000b92:	4805      	ldr	r0, [pc, #20]	@ (8000ba8 <MX_I2S2_Init+0x60>)
 8000b94:	f001 faea 	bl	800216c <HAL_I2S_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_I2S2_Init+0x5a>
  {
    Error_Handler();
 8000b9e:	f000 fac2 	bl	8001126 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	24000300 	.word	0x24000300
 8000bac:	40003800 	.word	0x40003800

08000bb0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b0be      	sub	sp, #248	@ 0xf8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bc8:	f107 0320 	add.w	r3, r7, #32
 8000bcc:	22c0      	movs	r2, #192	@ 0xc0
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f00a ff12 	bl	800b9fa <memset>
  if(i2sHandle->Instance==SPI1)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a71      	ldr	r2, [pc, #452]	@ (8000da0 <HAL_I2S_MspInit+0x1f0>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d16b      	bne.n	8000cb8 <HAL_I2S_MspInit+0x108>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000be0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf2:	f107 0320 	add.w	r3, r7, #32
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f003 fec4 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8000c02:	f000 fa90 	bl	8001126 <Error_Handler>
    }

    /* I2S1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c06:	4b67      	ldr	r3, [pc, #412]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c08:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000c0c:	4a65      	ldr	r2, [pc, #404]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c0e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c12:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8000c16:	4b63      	ldr	r3, [pc, #396]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c18:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000c1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c20:	61fb      	str	r3, [r7, #28]
 8000c22:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c24:	4b5f      	ldr	r3, [pc, #380]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c26:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c2a:	4a5e      	ldr	r2, [pc, #376]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c34:	4b5b      	ldr	r3, [pc, #364]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c36:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c42:	4b58      	ldr	r3, [pc, #352]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c44:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c48:	4a56      	ldr	r2, [pc, #344]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c52:	4b54      	ldr	r3, [pc, #336]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000c54:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c58:	f003 0304 	and.w	r3, r3, #4
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	697b      	ldr	r3, [r7, #20]
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    PC4     ------> I2S1_MCK
    PA15     ------> I2S1_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_15;
 8000c60:	f248 0360 	movw	r3, #32864	@ 0x8060
 8000c64:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c7a:	2305      	movs	r3, #5
 8000c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c80:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000c84:	4619      	mov	r1, r3
 8000c86:	4848      	ldr	r0, [pc, #288]	@ (8000da8 <HAL_I2S_MspInit+0x1f8>)
 8000c88:	f000 ff58 	bl	8001b3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c8c:	2310      	movs	r3, #16
 8000c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ca4:	2305      	movs	r3, #5
 8000ca6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000caa:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000cae:	4619      	mov	r1, r3
 8000cb0:	483e      	ldr	r0, [pc, #248]	@ (8000dac <HAL_I2S_MspInit+0x1fc>)
 8000cb2:	f000 ff43 	bl	8001b3c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000cb6:	e06f      	b.n	8000d98 <HAL_I2S_MspInit+0x1e8>
  else if(i2sHandle->Instance==SPI2)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a3c      	ldr	r2, [pc, #240]	@ (8000db0 <HAL_I2S_MspInit+0x200>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d16a      	bne.n	8000d98 <HAL_I2S_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000cc2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cc6:	f04f 0300 	mov.w	r3, #0
 8000cca:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cd4:	f107 0320 	add.w	r3, r7, #32
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f003 fe53 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <HAL_I2S_MspInit+0x138>
      Error_Handler();
 8000ce4:	f000 fa1f 	bl	8001126 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000cea:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000cee:	4a2d      	ldr	r2, [pc, #180]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000cf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cf4:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000cfa:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d06:	4b27      	ldr	r3, [pc, #156]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000d08:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d0c:	4a25      	ldr	r2, [pc, #148]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000d16:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000d18:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d1c:	f003 0304 	and.w	r3, r3, #4
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d24:	4b1f      	ldr	r3, [pc, #124]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000d26:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000d2c:	f043 0302 	orr.w	r3, r3, #2
 8000d30:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000d34:	4b1b      	ldr	r3, [pc, #108]	@ (8000da4 <HAL_I2S_MspInit+0x1f4>)
 8000d36:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8000d42:	2342      	movs	r3, #66	@ 0x42
 8000d44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d5a:	2305      	movs	r3, #5
 8000d5c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d60:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000d64:	4619      	mov	r1, r3
 8000d66:	4811      	ldr	r0, [pc, #68]	@ (8000dac <HAL_I2S_MspInit+0x1fc>)
 8000d68:	f000 fee8 	bl	8001b3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000d6c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2300      	movs	r3, #0
 8000d82:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d86:	2305      	movs	r3, #5
 8000d88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000d90:	4619      	mov	r1, r3
 8000d92:	4808      	ldr	r0, [pc, #32]	@ (8000db4 <HAL_I2S_MspInit+0x204>)
 8000d94:	f000 fed2 	bl	8001b3c <HAL_GPIO_Init>
}
 8000d98:	bf00      	nop
 8000d9a:	37f8      	adds	r7, #248	@ 0xf8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	40013000 	.word	0x40013000
 8000da4:	58024400 	.word	0x58024400
 8000da8:	58020000 	.word	0x58020000
 8000dac:	58020800 	.word	0x58020800
 8000db0:	40003800 	.word	0x40003800
 8000db4:	58020400 	.word	0x58020400

08000db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000db8:	b5b0      	push	{r4, r5, r7, lr}
 8000dba:	f5ad 2d74 	sub.w	sp, sp, #999424	@ 0xf4000
 8000dbe:	f5ad 7d20 	sub.w	sp, sp, #640	@ 0x280
 8000dc2:	af00      	add	r7, sp, #0
	//extern SDRAM_HandleTypeDef hsdram1;

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000dc4:	f000 f96e 	bl	80010a4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc8:	f000 fc7a 	bl	80016c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dcc:	f000 f8d4 	bl	8000f78 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000dd0:	f000 f94a 	bl	8001068 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f7ff fc78 	bl	80006c8 <MX_GPIO_Init>
  MX_FMC_Init();
 8000dd8:	f7ff fada 	bl	8000390 <MX_FMC_Init>
  MX_I2S1_Init();
 8000ddc:	f7ff fe80 	bl	8000ae0 <MX_I2S1_Init>
  MX_I2S2_Init();
 8000de0:	f7ff feb2 	bl	8000b48 <MX_I2S2_Init>
  MX_SPDIFRX_Init();
 8000de4:	f000 fa10 	bl	8001208 <MX_SPDIFRX_Init>
  MX_I2C1_Init();
 8000de8:	f7ff fd42 	bl	8000870 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000dec:	f7ff fd80 	bl	80008f0 <MX_I2C2_Init>
  MX_USB_DEVICE_Init();
 8000df0:	f009 ff70 	bl	800acd4 <MX_USB_DEVICE_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HardFault_Handler();
	  // Write to starting address
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000df4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000df8:	4857      	ldr	r0, [pc, #348]	@ (8000f58 <main+0x1a0>)
 8000dfa:	f001 f868 	bl	8001ece <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000dfe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e02:	f000 fcef 	bl	80017e4 <HAL_Delay>
	  //*(__IO uint32_t*) (FLASH_COMMON_BANK_ADDR + FLASH_DATA_OFFSET) = 42;

	  int memtest = 1;
 8000e06:	2301      	movs	r3, #1
 8000e08:	4a54      	ldr	r2, [pc, #336]	@ (8000f5c <main+0x1a4>)
 8000e0a:	443a      	add	r2, r7
 8000e0c:	6013      	str	r3, [r2, #0]
	  //buffer = *(__IO uint16_t*) 0xC0000000;
	  for (volatile int i = TEST_BEGIN; i < TEST_END; i++) {
 8000e0e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e12:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e16:	4a52      	ldr	r2, [pc, #328]	@ (8000f60 <main+0x1a8>)
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e015      	b.n	8000e48 <main+0x90>
		  *(__IO uint16_t*) (0xC0000000 + 4*i) = 0xAAAA; // write to a bunch of memory in the ram
 8000e1c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e20:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8000e2c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000e30:	801a      	strh	r2, [r3, #0]
	  for (volatile int i = TEST_BEGIN; i < TEST_END; i++) {
 8000e32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e36:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	1c5a      	adds	r2, r3, #1
 8000e3e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e42:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e4c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000e56:	dbe1      	blt.n	8000e1c <main+0x64>
	  }
	  for (volatile int i = TEST_BEGIN; i < TEST_END; i++) {
 8000e58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e5c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000e60:	4a3f      	ldr	r2, [pc, #252]	@ (8000f60 <main+0x1a8>)
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	e037      	b.n	8000ed6 <main+0x11e>
	  	 buffer[i - TEST_BEGIN] = *(__IO uint32_t*) (0xC0000000 + 4*i); // read from the same memory
 8000e66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e6a:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8000e76:	6819      	ldr	r1, [r3, #0]
 8000e78:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e7c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	4b38      	ldr	r3, [pc, #224]	@ (8000f64 <main+0x1ac>)
 8000e84:	4413      	add	r3, r2
 8000e86:	b289      	uxth	r1, r1
 8000e88:	f507 7220 	add.w	r2, r7, #640	@ 0x280
 8000e8c:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8000e90:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  	 if (buffer[i - TEST_BEGIN] == 0xAAAA) { // check if its good data
 8000e94:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e98:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4b31      	ldr	r3, [pc, #196]	@ (8000f64 <main+0x1ac>)
 8000ea0:	4413      	add	r3, r2
 8000ea2:	f507 7220 	add.w	r2, r7, #640	@ 0x280
 8000ea6:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8000eaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d003      	beq.n	8000ec0 <main+0x108>

	  		   } else {
	  			   memtest = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	4a28      	ldr	r2, [pc, #160]	@ (8000f5c <main+0x1a4>)
 8000ebc:	443a      	add	r2, r7
 8000ebe:	6013      	str	r3, [r2, #0]
	  for (volatile int i = TEST_BEGIN; i < TEST_END; i++) {
 8000ec0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000ec4:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	1c5a      	adds	r2, r3, #1
 8000ecc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000ed0:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000eda:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000ee4:	dbbf      	blt.n	8000e66 <main+0xae>
	  		   }
	  }
	  if(memtest) { //printfs
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <main+0x1a4>)
 8000ee8:	443b      	add	r3, r7
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d01b      	beq.n	8000f28 <main+0x170>
		  uint8_t str[] = "Total Memory Success\r\n";
 8000ef0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000ef4:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8000ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f68 <main+0x1b0>)
 8000efa:	461c      	mov	r4, r3
 8000efc:	4615      	mov	r5, r2
 8000efe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f02:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f06:	6020      	str	r0, [r4, #0]
 8000f08:	3404      	adds	r4, #4
 8000f0a:	8021      	strh	r1, [r4, #0]
 8000f0c:	3402      	adds	r4, #2
 8000f0e:	0c0b      	lsrs	r3, r1, #16
 8000f10:	7023      	strb	r3, [r4, #0]
		  CDC_Transmit_HS(str, sizeof(str));
 8000f12:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <main+0x1b4>)
 8000f14:	f503 2374 	add.w	r3, r3, #999424	@ 0xf4000
 8000f18:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8000f1c:	443b      	add	r3, r7
 8000f1e:	2117      	movs	r1, #23
 8000f20:	4618      	mov	r0, r3
 8000f22:	f009 ff97 	bl	800ae54 <CDC_Transmit_HS>
 8000f26:	e765      	b.n	8000df4 <main+0x3c>
	  } else {
		  uint8_t str[] = "Partial Memory Failure\r\n";
 8000f28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000f2c:	f5a3 7320 	sub.w	r3, r3, #640	@ 0x280
 8000f30:	4a0f      	ldr	r2, [pc, #60]	@ (8000f70 <main+0x1b8>)
 8000f32:	461c      	mov	r4, r3
 8000f34:	4615      	mov	r5, r2
 8000f36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f3e:	c403      	stmia	r4!, {r0, r1}
 8000f40:	7022      	strb	r2, [r4, #0]
		  CDC_Transmit_HS(str, sizeof(str));
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <main+0x1bc>)
 8000f44:	f503 2374 	add.w	r3, r3, #999424	@ 0xf4000
 8000f48:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8000f4c:	443b      	add	r3, r7
 8000f4e:	2119      	movs	r1, #25
 8000f50:	4618      	mov	r0, r3
 8000f52:	f009 ff7f 	bl	800ae54 <CDC_Transmit_HS>
  {
 8000f56:	e74d      	b.n	8000df4 <main+0x3c>
 8000f58:	58020800 	.word	0x58020800
 8000f5c:	000f427c 	.word	0x000f427c
 8000f60:	00385ee0 	.word	0x00385ee0
 8000f64:	ffc7a120 	.word	0xffc7a120
 8000f68:	0800c6ac 	.word	0x0800c6ac
 8000f6c:	fff0bd9c 	.word	0xfff0bd9c
 8000f70:	0800c6c4 	.word	0x0800c6c4
 8000f74:	fff0bd80 	.word	0xfff0bd80

08000f78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b09c      	sub	sp, #112	@ 0x70
 8000f7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f82:	224c      	movs	r2, #76	@ 0x4c
 8000f84:	2100      	movs	r1, #0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f00a fd37 	bl	800b9fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2220      	movs	r2, #32
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f00a fd31 	bl	800b9fa <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000f98:	4b31      	ldr	r3, [pc, #196]	@ (8001060 <SystemClock_Config+0xe8>)
 8000f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8000f9e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	f002 fcfc 	bl	80039a0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000fa8:	2300      	movs	r3, #0
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	4b2d      	ldr	r3, [pc, #180]	@ (8001064 <SystemClock_Config+0xec>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a2c      	ldr	r2, [pc, #176]	@ (8001064 <SystemClock_Config+0xec>)
 8000fb2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <SystemClock_Config+0xec>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fc0:	603b      	str	r3, [r7, #0]
 8000fc2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000fc4:	bf00      	nop
 8000fc6:	4b27      	ldr	r3, [pc, #156]	@ (8001064 <SystemClock_Config+0xec>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fd2:	d1f8      	bne.n	8000fc6 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000fd4:	2322      	movs	r3, #34	@ 0x22
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000fdc:	2340      	movs	r3, #64	@ 0x40
 8000fde:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fec:	2304      	movs	r3, #4
 8000fee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8000ff0:	2323      	movs	r3, #35	@ 0x23
 8000ff2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001000:	230c      	movs	r3, #12
 8001002:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001004:	2300      	movs	r3, #0
 8001006:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001010:	4618      	mov	r0, r3
 8001012:	f002 fd0f 	bl	8003a34 <HAL_RCC_OscConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800101c:	f000 f883 	bl	8001126 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001020:	233f      	movs	r3, #63	@ 0x3f
 8001022:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001024:	2303      	movs	r3, #3
 8001026:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800102c:	2300      	movs	r3, #0
 800102e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001030:	2340      	movs	r3, #64	@ 0x40
 8001032:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001034:	2340      	movs	r3, #64	@ 0x40
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001038:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800103c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800103e:	2340      	movs	r3, #64	@ 0x40
 8001040:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2106      	movs	r1, #6
 8001046:	4618      	mov	r0, r3
 8001048:	f003 f926 	bl	8004298 <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8001052:	f000 f868 	bl	8001126 <Error_Handler>
  }
}
 8001056:	bf00      	nop
 8001058:	3770      	adds	r7, #112	@ 0x70
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	58024400 	.word	0x58024400
 8001064:	58024800 	.word	0x58024800

08001068 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b0b0      	sub	sp, #192	@ 0xc0
 800106c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800106e:	463b      	mov	r3, r7
 8001070:	22c0      	movs	r2, #192	@ 0xc0
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f00a fcc0 	bl	800b9fa <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 800107a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001086:	2300      	movs	r3, #0
 8001088:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800108a:	463b      	mov	r3, r7
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fc79 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8001098:	f000 f845 	bl	8001126 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	37c0      	adds	r7, #192	@ 0xc0
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010aa:	463b      	mov	r3, r7
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010b6:	f000 fcc9 	bl	8001a4c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010ba:	2301      	movs	r3, #1
 80010bc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010be:	2300      	movs	r3, #0
 80010c0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80010c6:	231f      	movs	r3, #31
 80010c8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80010ca:	2387      	movs	r3, #135	@ 0x87
 80010cc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80010d2:	2300      	movs	r3, #0
 80010d4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010d6:	2301      	movs	r3, #1
 80010d8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80010da:	2301      	movs	r3, #1
 80010dc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80010e6:	463b      	mov	r3, r7
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fce7 	bl	8001abc <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 80010f2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80010f6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16MB;
 80010f8:	2317      	movs	r3, #23
 80010fa:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001100:	2301      	movs	r3, #1
 8001102:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001104:	2303      	movs	r3, #3
 8001106:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001108:	2300      	movs	r3, #0
 800110a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001110:	463b      	mov	r3, r7
 8001112:	4618      	mov	r0, r3
 8001114:	f000 fcd2 	bl	8001abc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001118:	2004      	movs	r0, #4
 800111a:	f000 fcaf 	bl	8001a7c <HAL_MPU_Enable>

}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800112a:	b672      	cpsid	i
}
 800112c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  while (1)
 800112e:	bf00      	nop
 8001130:	e7fd      	b.n	800112e <Error_Handler+0x8>

08001132 <SDRAM_Initialization_Sequence>:
 * 6 Min of 2 auto-refresh cycles
 *
 */
#include "sdram_init.h"

void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command) {
 8001132:	b580      	push	{r7, lr}
 8001134:	b084      	sub	sp, #16
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
 800113a:	6039      	str	r1, [r7, #0]
	 __IO uint32_t tmpmrd =0;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
	/* Step 2:  Configure a clock configuration enable command */
	  Command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	2201      	movs	r2, #1
 8001144:	601a      	str	r2, [r3, #0]
	  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2210      	movs	r2, #16
 800114a:	605a      	str	r2, [r3, #4]
	  Command->AutoRefreshNumber = 1;
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	2201      	movs	r2, #1
 8001150:	609a      	str	r2, [r3, #8]
	  Command->ModeRegisterDefinition = 0;
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]

	  /* Send the command */
	  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8001158:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800115c:	6839      	ldr	r1, [r7, #0]
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f006 f856 	bl	8007210 <HAL_SDRAM_SendCommand>

	  /* Step 3: Insert 200 us minimum delay */
	  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
	  HAL_Delay(1);
 8001164:	2001      	movs	r0, #1
 8001166:	f000 fb3d 	bl	80017e4 <HAL_Delay>

	  /* Step 4: Configure a PALL (precharge all) command */
	  Command->CommandMode = FMC_SDRAM_CMD_PALL;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	2202      	movs	r2, #2
 800116e:	601a      	str	r2, [r3, #0]
	  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2210      	movs	r2, #16
 8001174:	605a      	str	r2, [r3, #4]
	  Command->AutoRefreshNumber = 1;
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	2201      	movs	r2, #1
 800117a:	609a      	str	r2, [r3, #8]
	  Command->ModeRegisterDefinition = 0;
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	2200      	movs	r2, #0
 8001180:	60da      	str	r2, [r3, #12]

	  /* Send the command */
	  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8001182:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001186:	6839      	ldr	r1, [r7, #0]
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f006 f841 	bl	8007210 <HAL_SDRAM_SendCommand>

	  /* Step 4: Configure a PALL (precharge all) command */
	  Command->CommandMode = FMC_SDRAM_CMD_PALL;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	2202      	movs	r2, #2
 8001192:	601a      	str	r2, [r3, #0]
	  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	2210      	movs	r2, #16
 8001198:	605a      	str	r2, [r3, #4]
	  Command->AutoRefreshNumber = 1;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	2201      	movs	r2, #1
 800119e:	609a      	str	r2, [r3, #8]
	  Command->ModeRegisterDefinition = 0;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	2200      	movs	r2, #0
 80011a4:	60da      	str	r2, [r3, #12]

	  /* Send the command */
	  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 80011a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011aa:	6839      	ldr	r1, [r7, #0]
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f006 f82f 	bl	8007210 <HAL_SDRAM_SendCommand>

	  /* Step 5: Program the external memory mode register */
	  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80011b2:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80011b6:	60fb      	str	r3, [r7, #12]
	                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
	                     SDRAM_MODEREG_CAS_LATENCY_3           |
	                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
	                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

	  Command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2204      	movs	r2, #4
 80011bc:	601a      	str	r2, [r3, #0]
	  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	2210      	movs	r2, #16
 80011c2:	605a      	str	r2, [r3, #4]
	  Command->AutoRefreshNumber = 1;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	2201      	movs	r2, #1
 80011c8:	609a      	str	r2, [r3, #8]
	  Command->ModeRegisterDefinition = tmpmrd;
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	60da      	str	r2, [r3, #12]

	  /* Send the command */
	  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 80011d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011d4:	6839      	ldr	r1, [r7, #0]
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f006 f81a 	bl	8007210 <HAL_SDRAM_SendCommand>

	  /* Step 6 : Configure a Auto-Refresh command */
	  Command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	2203      	movs	r2, #3
 80011e0:	601a      	str	r2, [r3, #0]
	  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	2210      	movs	r2, #16
 80011e6:	605a      	str	r2, [r3, #4]
	  Command->AutoRefreshNumber = 2;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2202      	movs	r2, #2
 80011ec:	609a      	str	r2, [r3, #8]
	  Command->ModeRegisterDefinition = 0;
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	2200      	movs	r2, #0
 80011f2:	60da      	str	r2, [r3, #12]

	  /* Send the command twice*/
	  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 80011f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011f8:	6839      	ldr	r1, [r7, #0]
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f006 f808 	bl	8007210 <HAL_SDRAM_SendCommand>
	  //HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);

}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <MX_SPDIFRX_Init>:

SPDIFRX_HandleTypeDef hspdif;

/* SPDIFRX init function */
void MX_SPDIFRX_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 800120e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001212:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8001214:	4b17      	ldr	r3, [pc, #92]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001216:	2200      	movs	r2, #0
 8001218:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 800121a:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8001220:	4b14      	ldr	r3, [pc, #80]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8001226:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 800122c:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 800122e:	2200      	movs	r2, #0
 8001230:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8001232:	4b10      	ldr	r3, [pc, #64]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 800123e:	4b0d      	ldr	r3, [pc, #52]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001240:	2200      	movs	r2, #0
 8001242:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001246:	2200      	movs	r2, #0
 8001248:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 800124a:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 800124c:	2200      	movs	r2, #0
 800124e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspdif.Init.SymbolClockGen = DISABLE;
 8001250:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001252:	2200      	movs	r2, #0
 8001254:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hspdif.Init.BackupSymbolClockGen = DISABLE;
 8001258:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	@ (8001274 <MX_SPDIFRX_Init+0x6c>)
 8001262:	f006 f80b 	bl	800727c <HAL_SPDIFRX_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_SPDIFRX_Init+0x68>
  {
    Error_Handler();
 800126c:	f7ff ff5b 	bl	8001126 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	24000354 	.word	0x24000354

08001278 <HAL_SPDIFRX_MspInit>:

void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* spdifrxHandle)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b0ba      	sub	sp, #232	@ 0xe8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001290:	f107 0310 	add.w	r3, r7, #16
 8001294:	22c0      	movs	r2, #192	@ 0xc0
 8001296:	2100      	movs	r1, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f00a fbae 	bl	800b9fa <memset>
  if(spdifrxHandle->Instance==SPDIFRX)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 80012a6:	d141      	bne.n	800132c <HAL_SPDIFRX_MspInit+0xb4>

  /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 80012a8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012ac:	f04f 0300 	mov.w	r3, #0
 80012b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.SpdifrxClockSelection = RCC_SPDIFRXCLKSOURCE_PLL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4618      	mov	r0, r3
 80012be:	f003 fb61 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <HAL_SPDIFRX_MspInit+0x54>
    {
      Error_Handler();
 80012c8:	f7ff ff2d 	bl	8001126 <Error_Handler>
    }

    /* SPDIFRX clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 80012cc:	4b19      	ldr	r3, [pc, #100]	@ (8001334 <HAL_SPDIFRX_MspInit+0xbc>)
 80012ce:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80012d2:	4a18      	ldr	r2, [pc, #96]	@ (8001334 <HAL_SPDIFRX_MspInit+0xbc>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d8:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 80012dc:	4b15      	ldr	r3, [pc, #84]	@ (8001334 <HAL_SPDIFRX_MspInit+0xbc>)
 80012de:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80012e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ea:	4b12      	ldr	r3, [pc, #72]	@ (8001334 <HAL_SPDIFRX_MspInit+0xbc>)
 80012ec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80012f0:	4a10      	ldr	r2, [pc, #64]	@ (8001334 <HAL_SPDIFRX_MspInit+0xbc>)
 80012f2:	f043 0308 	orr.w	r3, r3, #8
 80012f6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_SPDIFRX_MspInit+0xbc>)
 80012fc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001300:	f003 0308 	and.w	r3, r3, #8
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001308:	2380      	movs	r3, #128	@ 0x80
 800130a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	2302      	movs	r3, #2
 8001310:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001320:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001324:	4619      	mov	r1, r3
 8001326:	4804      	ldr	r0, [pc, #16]	@ (8001338 <HAL_SPDIFRX_MspInit+0xc0>)
 8001328:	f000 fc08 	bl	8001b3c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }
}
 800132c:	bf00      	nop
 800132e:	37e8      	adds	r7, #232	@ 0xe8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	58024400 	.word	0x58024400
 8001338:	58020c00 	.word	0x58020c00

0800133c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <HAL_MspInit+0x30>)
 8001344:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001348:	4a08      	ldr	r2, [pc, #32]	@ (800136c <HAL_MspInit+0x30>)
 800134a:	f043 0302 	orr.w	r3, r3, #2
 800134e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001352:	4b06      	ldr	r3, [pc, #24]	@ (800136c <HAL_MspInit+0x30>)
 8001354:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	58024400 	.word	0x58024400

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <NMI_Handler+0x4>

08001378 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800137e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001382:	4807      	ldr	r0, [pc, #28]	@ (80013a0 <HardFault_Handler+0x28>)
 8001384:	f000 fda3 	bl	8001ece <HAL_GPIO_TogglePin>
	  for(int i = 0; i < 1000000; i++) {
 8001388:	2300      	movs	r3, #0
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	e002      	b.n	8001394 <HardFault_Handler+0x1c>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	3301      	adds	r3, #1
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a03      	ldr	r2, [pc, #12]	@ (80013a4 <HardFault_Handler+0x2c>)
 8001398:	4293      	cmp	r3, r2
 800139a:	ddf8      	ble.n	800138e <HardFault_Handler+0x16>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800139c:	e7ef      	b.n	800137e <HardFault_Handler+0x6>
 800139e:	bf00      	nop
 80013a0:	58020800 	.word	0x58020800
 80013a4:	000f423f 	.word	0x000f423f

080013a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <MemManage_Handler+0x4>

080013b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <BusFault_Handler+0x4>

080013b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <UsageFault_Handler+0x4>

080013c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ee:	f000 f9d9 	bl	80017a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <OTG_HS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS End Point 1 Out global interrupt.
  */
void OTG_HS_EP1_OUT_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_HS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80013fc:	4802      	ldr	r0, [pc, #8]	@ (8001408 <OTG_HS_EP1_OUT_IRQHandler+0x10>)
 80013fe:	f001 f970 	bl	80026e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_HS_EP1_OUT_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	2400188c 	.word	0x2400188c

0800140c <OTG_HS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS End Point 1 In global interrupt.
  */
void OTG_HS_EP1_IN_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_HS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001410:	4802      	ldr	r0, [pc, #8]	@ (800141c <OTG_HS_EP1_IN_IRQHandler+0x10>)
 8001412:	f001 f966 	bl	80026e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_HS_EP1_IN_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2400188c 	.word	0x2400188c

08001420 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001424:	4802      	ldr	r0, [pc, #8]	@ (8001430 <OTG_HS_IRQHandler+0x10>)
 8001426:	f001 f95c 	bl	80026e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	2400188c 	.word	0x2400188c

08001434 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	e00a      	b.n	800145c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001446:	f3af 8000 	nop.w
 800144a:	4601      	mov	r1, r0
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	1c5a      	adds	r2, r3, #1
 8001450:	60ba      	str	r2, [r7, #8]
 8001452:	b2ca      	uxtb	r2, r1
 8001454:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	3301      	adds	r3, #1
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	429a      	cmp	r2, r3
 8001462:	dbf0      	blt.n	8001446 <_read+0x12>
  }

  return len;
 8001464:	687b      	ldr	r3, [r7, #4]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	60f8      	str	r0, [r7, #12]
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
 800147e:	e009      	b.n	8001494 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	60ba      	str	r2, [r7, #8]
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	dbf1      	blt.n	8001480 <_write+0x12>
  }
  return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_close>:

int _close(int file)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014ce:	605a      	str	r2, [r3, #4]
  return 0;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <_isatty>:

int _isatty(int file)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014e6:	2301      	movs	r3, #1
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001518:	4a14      	ldr	r2, [pc, #80]	@ (800156c <_sbrk+0x5c>)
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <_sbrk+0x60>)
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001524:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <_sbrk+0x64>)
 800152e:	4a12      	ldr	r2, [pc, #72]	@ (8001578 <_sbrk+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001532:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	429a      	cmp	r2, r3
 800153e:	d207      	bcs.n	8001550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001540:	f00a faaa 	bl	800ba98 <__errno>
 8001544:	4603      	mov	r3, r0
 8001546:	220c      	movs	r2, #12
 8001548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
 800154e:	e009      	b.n	8001564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001550:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001556:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	@ (8001574 <_sbrk+0x64>)
 8001560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	24100000 	.word	0x24100000
 8001570:	00000400 	.word	0x00000400
 8001574:	240003a4 	.word	0x240003a4
 8001578:	240020e0 	.word	0x240020e0

0800157c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001580:	4b32      	ldr	r3, [pc, #200]	@ (800164c <SystemInit+0xd0>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001586:	4a31      	ldr	r2, [pc, #196]	@ (800164c <SystemInit+0xd0>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001590:	4b2f      	ldr	r3, [pc, #188]	@ (8001650 <SystemInit+0xd4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	2b02      	cmp	r3, #2
 800159a:	d807      	bhi.n	80015ac <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800159c:	4b2c      	ldr	r3, [pc, #176]	@ (8001650 <SystemInit+0xd4>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f023 030f 	bic.w	r3, r3, #15
 80015a4:	4a2a      	ldr	r2, [pc, #168]	@ (8001650 <SystemInit+0xd4>)
 80015a6:	f043 0303 	orr.w	r3, r3, #3
 80015aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80015ac:	4b29      	ldr	r3, [pc, #164]	@ (8001654 <SystemInit+0xd8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a28      	ldr	r2, [pc, #160]	@ (8001654 <SystemInit+0xd8>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80015b8:	4b26      	ldr	r3, [pc, #152]	@ (8001654 <SystemInit+0xd8>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80015be:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <SystemInit+0xd8>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4924      	ldr	r1, [pc, #144]	@ (8001654 <SystemInit+0xd8>)
 80015c4:	4b24      	ldr	r3, [pc, #144]	@ (8001658 <SystemInit+0xdc>)
 80015c6:	4013      	ands	r3, r2
 80015c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015ca:	4b21      	ldr	r3, [pc, #132]	@ (8001650 <SystemInit+0xd4>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d007      	beq.n	80015e6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001650 <SystemInit+0xd4>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f023 030f 	bic.w	r3, r3, #15
 80015de:	4a1c      	ldr	r2, [pc, #112]	@ (8001650 <SystemInit+0xd4>)
 80015e0:	f043 0303 	orr.w	r3, r3, #3
 80015e4:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80015e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001654 <SystemInit+0xd8>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80015ec:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <SystemInit+0xd8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80015f2:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <SystemInit+0xd8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80015f8:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <SystemInit+0xd8>)
 80015fa:	4a18      	ldr	r2, [pc, #96]	@ (800165c <SystemInit+0xe0>)
 80015fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <SystemInit+0xd8>)
 8001600:	4a17      	ldr	r2, [pc, #92]	@ (8001660 <SystemInit+0xe4>)
 8001602:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001604:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <SystemInit+0xd8>)
 8001606:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <SystemInit+0xe8>)
 8001608:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800160a:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <SystemInit+0xd8>)
 800160c:	2200      	movs	r2, #0
 800160e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001610:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <SystemInit+0xd8>)
 8001612:	4a14      	ldr	r2, [pc, #80]	@ (8001664 <SystemInit+0xe8>)
 8001614:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001616:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <SystemInit+0xd8>)
 8001618:	2200      	movs	r2, #0
 800161a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800161c:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <SystemInit+0xd8>)
 800161e:	4a11      	ldr	r2, [pc, #68]	@ (8001664 <SystemInit+0xe8>)
 8001620:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001622:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <SystemInit+0xd8>)
 8001624:	2200      	movs	r2, #0
 8001626:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001628:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <SystemInit+0xd8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a09      	ldr	r2, [pc, #36]	@ (8001654 <SystemInit+0xd8>)
 800162e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001632:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <SystemInit+0xd8>)
 8001636:	2200      	movs	r2, #0
 8001638:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800163a:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <SystemInit+0xec>)
 800163c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001640:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001642:	bf00      	nop
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	e000ed00 	.word	0xe000ed00
 8001650:	52002000 	.word	0x52002000
 8001654:	58024400 	.word	0x58024400
 8001658:	eaf6ed7f 	.word	0xeaf6ed7f
 800165c:	02020200 	.word	0x02020200
 8001660:	01ff0000 	.word	0x01ff0000
 8001664:	01010280 	.word	0x01010280
 8001668:	52004000 	.word	0x52004000

0800166c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800166c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001670:	f7ff ff84 	bl	800157c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001676:	490d      	ldr	r1, [pc, #52]	@ (80016ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001678:	4a0d      	ldr	r2, [pc, #52]	@ (80016b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800167a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800167c:	e002      	b.n	8001684 <LoopCopyDataInit>

0800167e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800167e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001680:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001682:	3304      	adds	r3, #4

08001684 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001684:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001686:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001688:	d3f9      	bcc.n	800167e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168a:	4a0a      	ldr	r2, [pc, #40]	@ (80016b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800168c:	4c0a      	ldr	r4, [pc, #40]	@ (80016b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800168e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001690:	e001      	b.n	8001696 <LoopFillZerobss>

08001692 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001692:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001694:	3204      	adds	r2, #4

08001696 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001696:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001698:	d3fb      	bcc.n	8001692 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800169a:	f00a fa03 	bl	800baa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800169e:	f7ff fb8b 	bl	8000db8 <main>
  bx  lr
 80016a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016a4:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80016a8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016ac:	24000160 	.word	0x24000160
  ldr r2, =_sidata
 80016b0:	0800c7b4 	.word	0x0800c7b4
  ldr r2, =_sbss
 80016b4:	24000160 	.word	0x24000160
  ldr r4, =_ebss
 80016b8:	240020dc 	.word	0x240020dc

080016bc <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016bc:	e7fe      	b.n	80016bc <ADC_IRQHandler>
	...

080016c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c6:	2003      	movs	r0, #3
 80016c8:	f000 f980 	bl	80019cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80016cc:	f002 ff9a 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 80016d0:	4602      	mov	r2, r0
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <HAL_Init+0x68>)
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	0a1b      	lsrs	r3, r3, #8
 80016d8:	f003 030f 	and.w	r3, r3, #15
 80016dc:	4913      	ldr	r1, [pc, #76]	@ (800172c <HAL_Init+0x6c>)
 80016de:	5ccb      	ldrb	r3, [r1, r3]
 80016e0:	f003 031f 	and.w	r3, r3, #31
 80016e4:	fa22 f303 	lsr.w	r3, r2, r3
 80016e8:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80016ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <HAL_Init+0x68>)
 80016ec:	699b      	ldr	r3, [r3, #24]
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	4a0e      	ldr	r2, [pc, #56]	@ (800172c <HAL_Init+0x6c>)
 80016f4:	5cd3      	ldrb	r3, [r2, r3]
 80016f6:	f003 031f 	and.w	r3, r3, #31
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001700:	4a0b      	ldr	r2, [pc, #44]	@ (8001730 <HAL_Init+0x70>)
 8001702:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001704:	4a0b      	ldr	r2, [pc, #44]	@ (8001734 <HAL_Init+0x74>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800170a:	200f      	movs	r0, #15
 800170c:	f000 f814 	bl	8001738 <HAL_InitTick>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e002      	b.n	8001720 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800171a:	f7ff fe0f 	bl	800133c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	58024400 	.word	0x58024400
 800172c:	0800c760 	.word	0x0800c760
 8001730:	24000004 	.word	0x24000004
 8001734:	24000000 	.word	0x24000000

08001738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001740:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <HAL_InitTick+0x60>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e021      	b.n	8001790 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800174c:	4b13      	ldr	r3, [pc, #76]	@ (800179c <HAL_InitTick+0x64>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <HAL_InitTick+0x60>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4619      	mov	r1, r3
 8001756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800175a:	fbb3 f3f1 	udiv	r3, r3, r1
 800175e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001762:	4618      	mov	r0, r3
 8001764:	f000 f965 	bl	8001a32 <HAL_SYSTICK_Config>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e00e      	b.n	8001790 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b0f      	cmp	r3, #15
 8001776:	d80a      	bhi.n	800178e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001778:	2200      	movs	r2, #0
 800177a:	6879      	ldr	r1, [r7, #4]
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f000 f92f 	bl	80019e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001784:	4a06      	ldr	r2, [pc, #24]	@ (80017a0 <HAL_InitTick+0x68>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800178a:	2300      	movs	r3, #0
 800178c:	e000      	b.n	8001790 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
}
 8001790:	4618      	mov	r0, r3
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	2400000c 	.word	0x2400000c
 800179c:	24000000 	.word	0x24000000
 80017a0:	24000008 	.word	0x24000008

080017a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a8:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_IncTick+0x20>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <HAL_IncTick+0x24>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4413      	add	r3, r2
 80017b4:	4a04      	ldr	r2, [pc, #16]	@ (80017c8 <HAL_IncTick+0x24>)
 80017b6:	6013      	str	r3, [r2, #0]
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	2400000c 	.word	0x2400000c
 80017c8:	240003a8 	.word	0x240003a8

080017cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return uwTick;
 80017d0:	4b03      	ldr	r3, [pc, #12]	@ (80017e0 <HAL_GetTick+0x14>)
 80017d2:	681b      	ldr	r3, [r3, #0]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	240003a8 	.word	0x240003a8

080017e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017ec:	f7ff ffee 	bl	80017cc <HAL_GetTick>
 80017f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017fc:	d005      	beq.n	800180a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001828 <HAL_Delay+0x44>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	4413      	add	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800180a:	bf00      	nop
 800180c:	f7ff ffde 	bl	80017cc <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	68fa      	ldr	r2, [r7, #12]
 8001818:	429a      	cmp	r2, r3
 800181a:	d8f7      	bhi.n	800180c <HAL_Delay+0x28>
  {
  }
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	2400000c 	.word	0x2400000c

0800182c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800183c:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <__NVIC_SetPriorityGrouping+0x40>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001848:	4013      	ands	r3, r2
 800184a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <__NVIC_SetPriorityGrouping+0x44>)
 8001856:	4313      	orrs	r3, r2
 8001858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185a:	4a04      	ldr	r2, [pc, #16]	@ (800186c <__NVIC_SetPriorityGrouping+0x40>)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000ed00 	.word	0xe000ed00
 8001870:	05fa0000 	.word	0x05fa0000

08001874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001878:	4b04      	ldr	r3, [pc, #16]	@ (800188c <__NVIC_GetPriorityGrouping+0x18>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	f003 0307 	and.w	r3, r3, #7
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800189a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	db0b      	blt.n	80018ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	f003 021f 	and.w	r2, r3, #31
 80018a8:	4907      	ldr	r1, [pc, #28]	@ (80018c8 <__NVIC_EnableIRQ+0x38>)
 80018aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	2001      	movs	r0, #1
 80018b2:	fa00 f202 	lsl.w	r2, r0, r2
 80018b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000e100 	.word	0xe000e100

080018cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	6039      	str	r1, [r7, #0]
 80018d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	db0a      	blt.n	80018f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	490c      	ldr	r1, [pc, #48]	@ (8001918 <__NVIC_SetPriority+0x4c>)
 80018e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ea:	0112      	lsls	r2, r2, #4
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	440b      	add	r3, r1
 80018f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f4:	e00a      	b.n	800190c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4908      	ldr	r1, [pc, #32]	@ (800191c <__NVIC_SetPriority+0x50>)
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	3b04      	subs	r3, #4
 8001904:	0112      	lsls	r2, r2, #4
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	440b      	add	r3, r1
 800190a:	761a      	strb	r2, [r3, #24]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000e100 	.word	0xe000e100
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	@ 0x24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f1c3 0307 	rsb	r3, r3, #7
 800193a:	2b04      	cmp	r3, #4
 800193c:	bf28      	it	cs
 800193e:	2304      	movcs	r3, #4
 8001940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3304      	adds	r3, #4
 8001946:	2b06      	cmp	r3, #6
 8001948:	d902      	bls.n	8001950 <NVIC_EncodePriority+0x30>
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3b03      	subs	r3, #3
 800194e:	e000      	b.n	8001952 <NVIC_EncodePriority+0x32>
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001954:	f04f 32ff 	mov.w	r2, #4294967295
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	43da      	mvns	r2, r3
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	401a      	ands	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	fa01 f303 	lsl.w	r3, r1, r3
 8001972:	43d9      	mvns	r1, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	4313      	orrs	r3, r2
         );
}
 800197a:	4618      	mov	r0, r3
 800197c:	3724      	adds	r7, #36	@ 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
	...

08001988 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3b01      	subs	r3, #1
 8001994:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001998:	d301      	bcc.n	800199e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800199a:	2301      	movs	r3, #1
 800199c:	e00f      	b.n	80019be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800199e:	4a0a      	ldr	r2, [pc, #40]	@ (80019c8 <SysTick_Config+0x40>)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019a6:	210f      	movs	r1, #15
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f7ff ff8e 	bl	80018cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b0:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <SysTick_Config+0x40>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019b6:	4b04      	ldr	r3, [pc, #16]	@ (80019c8 <SysTick_Config+0x40>)
 80019b8:	2207      	movs	r2, #7
 80019ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	e000e010 	.word	0xe000e010

080019cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff ff29 	bl	800182c <__NVIC_SetPriorityGrouping>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b086      	sub	sp, #24
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	4603      	mov	r3, r0
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
 80019ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019f0:	f7ff ff40 	bl	8001874 <__NVIC_GetPriorityGrouping>
 80019f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	6978      	ldr	r0, [r7, #20]
 80019fc:	f7ff ff90 	bl	8001920 <NVIC_EncodePriority>
 8001a00:	4602      	mov	r2, r0
 8001a02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a06:	4611      	mov	r1, r2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff5f 	bl	80018cc <__NVIC_SetPriority>
}
 8001a0e:	bf00      	nop
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff33 	bl	8001890 <__NVIC_EnableIRQ>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff ffa4 	bl	8001988 <SysTick_Config>
 8001a40:	4603      	mov	r3, r0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001a50:	f3bf 8f5f 	dmb	sy
}
 8001a54:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001a56:	4b07      	ldr	r3, [pc, #28]	@ (8001a74 <HAL_MPU_Disable+0x28>)
 8001a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5a:	4a06      	ldr	r2, [pc, #24]	@ (8001a74 <HAL_MPU_Disable+0x28>)
 8001a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a60:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001a62:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <HAL_MPU_Disable+0x2c>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	605a      	str	r2, [r3, #4]
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	e000ed00 	.word	0xe000ed00
 8001a78:	e000ed90 	.word	0xe000ed90

08001a7c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001a84:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab4 <HAL_MPU_Enable+0x38>)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab8 <HAL_MPU_Enable+0x3c>)
 8001a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a92:	4a09      	ldr	r2, [pc, #36]	@ (8001ab8 <HAL_MPU_Enable+0x3c>)
 8001a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a98:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001a9a:	f3bf 8f4f 	dsb	sy
}
 8001a9e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001aa0:	f3bf 8f6f 	isb	sy
}
 8001aa4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed90 	.word	0xe000ed90
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	785a      	ldrb	r2, [r3, #1]
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b38 <HAL_MPU_ConfigRegion+0x7c>)
 8001aca:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001acc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <HAL_MPU_ConfigRegion+0x7c>)
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	4a19      	ldr	r2, [pc, #100]	@ (8001b38 <HAL_MPU_ConfigRegion+0x7c>)
 8001ad2:	f023 0301 	bic.w	r3, r3, #1
 8001ad6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001ad8:	4a17      	ldr	r2, [pc, #92]	@ (8001b38 <HAL_MPU_ConfigRegion+0x7c>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7b1b      	ldrb	r3, [r3, #12]
 8001ae4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	7adb      	ldrb	r3, [r3, #11]
 8001aea:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001aec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	7a9b      	ldrb	r3, [r3, #10]
 8001af2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001af4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	7b5b      	ldrb	r3, [r3, #13]
 8001afa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001afc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	7b9b      	ldrb	r3, [r3, #14]
 8001b02:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001b04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	7bdb      	ldrb	r3, [r3, #15]
 8001b0a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001b0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	7a5b      	ldrb	r3, [r3, #9]
 8001b12:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001b14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	7a1b      	ldrb	r3, [r3, #8]
 8001b1a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001b1c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b24:	4a04      	ldr	r2, [pc, #16]	@ (8001b38 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001b26:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b28:	6113      	str	r3, [r2, #16]
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	e000ed90 	.word	0xe000ed90

08001b3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b089      	sub	sp, #36	@ 0x24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b4a:	4b89      	ldr	r3, [pc, #548]	@ (8001d70 <HAL_GPIO_Init+0x234>)
 8001b4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b4e:	e194      	b.n	8001e7a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2101      	movs	r1, #1
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8186 	beq.w	8001e74 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d005      	beq.n	8001b80 <HAL_GPIO_Init+0x44>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d130      	bne.n	8001be2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	68da      	ldr	r2, [r3, #12]
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	f003 0201 	and.w	r2, r3, #1
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d017      	beq.n	8001c1e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4013      	ands	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d123      	bne.n	8001c72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	08da      	lsrs	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3208      	adds	r2, #8
 8001c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	220f      	movs	r2, #15
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	691a      	ldr	r2, [r3, #16]
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	08da      	lsrs	r2, r3, #3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3208      	adds	r2, #8
 8001c6c:	69b9      	ldr	r1, [r7, #24]
 8001c6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 0203 	and.w	r2, r3, #3
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 80e0 	beq.w	8001e74 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb4:	4b2f      	ldr	r3, [pc, #188]	@ (8001d74 <HAL_GPIO_Init+0x238>)
 8001cb6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001cba:	4a2e      	ldr	r2, [pc, #184]	@ (8001d74 <HAL_GPIO_Init+0x238>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001cc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001d74 <HAL_GPIO_Init+0x238>)
 8001cc6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cd2:	4a29      	ldr	r2, [pc, #164]	@ (8001d78 <HAL_GPIO_Init+0x23c>)
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	089b      	lsrs	r3, r3, #2
 8001cd8:	3302      	adds	r3, #2
 8001cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f003 0303 	and.w	r3, r3, #3
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	220f      	movs	r2, #15
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a20      	ldr	r2, [pc, #128]	@ (8001d7c <HAL_GPIO_Init+0x240>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d052      	beq.n	8001da4 <HAL_GPIO_Init+0x268>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a1f      	ldr	r2, [pc, #124]	@ (8001d80 <HAL_GPIO_Init+0x244>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d031      	beq.n	8001d6a <HAL_GPIO_Init+0x22e>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a1e      	ldr	r2, [pc, #120]	@ (8001d84 <HAL_GPIO_Init+0x248>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d02b      	beq.n	8001d66 <HAL_GPIO_Init+0x22a>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a1d      	ldr	r2, [pc, #116]	@ (8001d88 <HAL_GPIO_Init+0x24c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d025      	beq.n	8001d62 <HAL_GPIO_Init+0x226>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a1c      	ldr	r2, [pc, #112]	@ (8001d8c <HAL_GPIO_Init+0x250>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d01f      	beq.n	8001d5e <HAL_GPIO_Init+0x222>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a1b      	ldr	r2, [pc, #108]	@ (8001d90 <HAL_GPIO_Init+0x254>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d019      	beq.n	8001d5a <HAL_GPIO_Init+0x21e>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <HAL_GPIO_Init+0x258>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d013      	beq.n	8001d56 <HAL_GPIO_Init+0x21a>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a19      	ldr	r2, [pc, #100]	@ (8001d98 <HAL_GPIO_Init+0x25c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d00d      	beq.n	8001d52 <HAL_GPIO_Init+0x216>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a18      	ldr	r2, [pc, #96]	@ (8001d9c <HAL_GPIO_Init+0x260>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d007      	beq.n	8001d4e <HAL_GPIO_Init+0x212>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a17      	ldr	r2, [pc, #92]	@ (8001da0 <HAL_GPIO_Init+0x264>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d101      	bne.n	8001d4a <HAL_GPIO_Init+0x20e>
 8001d46:	2309      	movs	r3, #9
 8001d48:	e02d      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d4a:	230a      	movs	r3, #10
 8001d4c:	e02b      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d4e:	2308      	movs	r3, #8
 8001d50:	e029      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d52:	2307      	movs	r3, #7
 8001d54:	e027      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d56:	2306      	movs	r3, #6
 8001d58:	e025      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d5a:	2305      	movs	r3, #5
 8001d5c:	e023      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d5e:	2304      	movs	r3, #4
 8001d60:	e021      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d62:	2303      	movs	r3, #3
 8001d64:	e01f      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e01d      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e01b      	b.n	8001da6 <HAL_GPIO_Init+0x26a>
 8001d6e:	bf00      	nop
 8001d70:	58000080 	.word	0x58000080
 8001d74:	58024400 	.word	0x58024400
 8001d78:	58000400 	.word	0x58000400
 8001d7c:	58020000 	.word	0x58020000
 8001d80:	58020400 	.word	0x58020400
 8001d84:	58020800 	.word	0x58020800
 8001d88:	58020c00 	.word	0x58020c00
 8001d8c:	58021000 	.word	0x58021000
 8001d90:	58021400 	.word	0x58021400
 8001d94:	58021800 	.word	0x58021800
 8001d98:	58021c00 	.word	0x58021c00
 8001d9c:	58022000 	.word	0x58022000
 8001da0:	58022400 	.word	0x58022400
 8001da4:	2300      	movs	r3, #0
 8001da6:	69fa      	ldr	r2, [r7, #28]
 8001da8:	f002 0203 	and.w	r2, r2, #3
 8001dac:	0092      	lsls	r2, r2, #2
 8001dae:	4093      	lsls	r3, r2
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001db6:	4938      	ldr	r1, [pc, #224]	@ (8001e98 <HAL_GPIO_Init+0x35c>)
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	089b      	lsrs	r3, r3, #2
 8001dbc:	3302      	adds	r3, #2
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001dea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	3301      	adds	r3, #1
 8001e78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa22 f303 	lsr.w	r3, r2, r3
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f47f ae63 	bne.w	8001b50 <HAL_GPIO_Init+0x14>
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	bf00      	nop
 8001e8e:	3724      	adds	r7, #36	@ 0x24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	58000400 	.word	0x58000400

08001e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eac:	787b      	ldrb	r3, [r7, #1]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb2:	887a      	ldrh	r2, [r7, #2]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001eb8:	e003      	b.n	8001ec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001eba:	887b      	ldrh	r3, [r7, #2]
 8001ebc:	041a      	lsls	r2, r3, #16
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	619a      	str	r2, [r3, #24]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ee0:	887a      	ldrh	r2, [r7, #2]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	041a      	lsls	r2, r3, #16
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	43d9      	mvns	r1, r3
 8001eec:	887b      	ldrh	r3, [r7, #2]
 8001eee:	400b      	ands	r3, r1
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	619a      	str	r2, [r3, #24]
}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e08b      	b.n	800202e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d106      	bne.n	8001f30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7fe fd20 	bl	8000970 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2224      	movs	r2, #36	@ 0x24
 8001f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0201 	bic.w	r2, r2, #1
 8001f46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d107      	bne.n	8001f7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	e006      	b.n	8001f8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d108      	bne.n	8001fa6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	e007      	b.n	8001fb6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6859      	ldr	r1, [r3, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002038 <HAL_I2C_Init+0x134>)
 8001fc2:	430b      	orrs	r3, r1
 8001fc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691a      	ldr	r2, [r3, #16]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69d9      	ldr	r1, [r3, #28]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1a      	ldr	r2, [r3, #32]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f042 0201 	orr.w	r2, r2, #1
 800200e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2220      	movs	r2, #32
 800201a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	02008000 	.word	0x02008000

0800203c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b20      	cmp	r3, #32
 8002050:	d138      	bne.n	80020c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800205c:	2302      	movs	r3, #2
 800205e:	e032      	b.n	80020c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2224      	movs	r2, #36	@ 0x24
 800206c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0201 	bic.w	r2, r2, #1
 800207e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800208e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6819      	ldr	r1, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 0201 	orr.w	r2, r2, #1
 80020ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2220      	movs	r2, #32
 80020b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80020c0:	2300      	movs	r3, #0
 80020c2:	e000      	b.n	80020c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020c4:	2302      	movs	r3, #2
  }
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b20      	cmp	r3, #32
 80020e6:	d139      	bne.n	800215c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d101      	bne.n	80020f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80020f2:	2302      	movs	r3, #2
 80020f4:	e033      	b.n	800215e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2224      	movs	r2, #36	@ 0x24
 8002102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002124:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	021b      	lsls	r3, r3, #8
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2220      	movs	r2, #32
 800214c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	e000      	b.n	800215e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800215c:	2302      	movs	r3, #2
  }
}
 800215e:	4618      	mov	r0, r3
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b088      	sub	sp, #32
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e11a      	b.n	80023b4 <HAL_I2S_Init+0x248>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d106      	bne.n	8002198 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7fe fd0c 	bl	8000bb0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d107      	bne.n	80021be <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0201 	bic.w	r2, r2, #1
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2200      	movs	r2, #0
 80021c4:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	d008      	beq.n	80021e0 <HAL_I2S_Init+0x74>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b06      	cmp	r3, #6
 80021d4:	d004      	beq.n	80021e0 <HAL_I2S_Init+0x74>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b0a      	cmp	r3, #10
 80021dc:	f040 8094 	bne.w	8002308 <HAL_I2S_Init+0x19c>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	695b      	ldr	r3, [r3, #20]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d067      	beq.n	80022b8 <HAL_I2S_Init+0x14c>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 80021f0:	2302      	movs	r3, #2
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	e001      	b.n	80021fa <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 80021f6:	2301      	movs	r3, #1
 80021f8:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b30      	cmp	r3, #48	@ 0x30
 8002200:	d003      	beq.n	800220a <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002206:	2bb0      	cmp	r3, #176	@ 0xb0
 8002208:	d102      	bne.n	8002210 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 800220a:	2301      	movs	r3, #1
 800220c:	60bb      	str	r3, [r7, #8]
 800220e:	e001      	b.n	8002214 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8002210:	2300      	movs	r3, #0
 8002212:	60bb      	str	r3, [r7, #8]
      }

      /* Get the source clock value: based on System Clock value */
#if defined (SPI_SPI6I2S_SUPPORT)
      if (hi2s->Instance == SPI6)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a68      	ldr	r2, [pc, #416]	@ (80023bc <HAL_I2S_Init+0x250>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d107      	bne.n	800222e <HAL_I2S_Init+0xc2>
      {
        /* SPI6 source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI6);
 800221e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002222:	f04f 0100 	mov.w	r1, #0
 8002226:	f003 fd6b 	bl	8005d00 <HAL_RCCEx_GetPeriphCLKFreq>
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	e006      	b.n	800223c <HAL_I2S_Init+0xd0>
      }
      else
      {
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 800222e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002232:	f04f 0100 	mov.w	r1, #0
 8002236:	f003 fd63 	bl	8005d00 <HAL_RCCEx_GetPeriphCLKFreq>
 800223a:	60f8      	str	r0, [r7, #12]
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002244:	d113      	bne.n	800226e <HAL_I2S_Init+0x102>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002246:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	fa22 f303 	lsr.w	r3, r2, r3
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	fbb2 f2f3 	udiv	r2, r2, r3
 8002256:	4613      	mov	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4413      	add	r3, r2
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	461a      	mov	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	fbb2 f3f3 	udiv	r3, r2, r3
 8002268:	3305      	adds	r3, #5
 800226a:	613b      	str	r3, [r7, #16]
 800226c:	e014      	b.n	8002298 <HAL_I2S_Init+0x12c>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800226e:	2220      	movs	r2, #32
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	fa22 f303 	lsr.w	r3, r2, r3
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	fb02 f303 	mul.w	r3, r2, r3
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	461a      	mov	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	fbb2 f3f3 	udiv	r3, r2, r3
 8002294:	3305      	adds	r3, #5
 8002296:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	4a49      	ldr	r2, [pc, #292]	@ (80023c0 <HAL_I2S_Init+0x254>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	08db      	lsrs	r3, r3, #3
 80022a2:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	085b      	lsrs	r3, r3, #1
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e003      	b.n	80022c0 <HAL_I2S_Init+0x154>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 80022bc:	2300      	movs	r3, #0
 80022be:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d102      	bne.n	80022cc <HAL_I2S_Init+0x160>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d002      	beq.n	80022d2 <HAL_I2S_Init+0x166>
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	2bff      	cmp	r3, #255	@ 0xff
 80022d0:	d907      	bls.n	80022e2 <HAL_I2S_Init+0x176>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022d6:	f043 0210 	orr.w	r2, r3, #16
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e068      	b.n	80023b4 <HAL_I2S_Init+0x248>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_I2S_Init+0x180>
    {
      i2sodd = 1UL;
 80022e8:	2301      	movs	r3, #1
 80022ea:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022f2:	4b34      	ldr	r3, [pc, #208]	@ (80023c4 <HAL_I2S_Init+0x258>)
 80022f4:	4013      	ands	r3, r2
 80022f6:	69fa      	ldr	r2, [r7, #28]
 80022f8:	0411      	lsls	r1, r2, #16
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	0612      	lsls	r2, r2, #24
 80022fe:	4311      	orrs	r1, r2
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6812      	ldr	r2, [r2, #0]
 8002304:	430b      	orrs	r3, r1
 8002306:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800230e:	4b2e      	ldr	r3, [pc, #184]	@ (80023c8 <HAL_I2S_Init+0x25c>)
 8002310:	4013      	ands	r3, r2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6851      	ldr	r1, [r2, #4]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6892      	ldr	r2, [r2, #8]
 800231a:	4311      	orrs	r1, r2
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	68d2      	ldr	r2, [r2, #12]
 8002320:	4311      	orrs	r1, r2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6992      	ldr	r2, [r2, #24]
 8002326:	4311      	orrs	r1, r2
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6a12      	ldr	r2, [r2, #32]
 800232c:	4311      	orrs	r1, r2
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002332:	4311      	orrs	r1, r2
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6912      	ldr	r2, [r2, #16]
 8002338:	430a      	orrs	r2, r1
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 0201 	orr.w	r2, r2, #1
 8002344:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f640 72f8 	movw	r2, #4088	@ 0xff8
 800234e:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800235e:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69da      	ldr	r2, [r3, #28]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b04      	cmp	r3, #4
 800237c:	d007      	beq.n	800238e <HAL_I2S_Init+0x222>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b06      	cmp	r3, #6
 8002384:	d003      	beq.n	800238e <HAL_I2S_Init+0x222>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b0a      	cmp	r3, #10
 800238c:	d10a      	bne.n	80023a4 <HAL_I2S_Init+0x238>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3720      	adds	r7, #32
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	58001400 	.word	0x58001400
 80023c0:	cccccccd 	.word	0xcccccccd
 80023c4:	fe00ffff 	.word	0xfe00ffff
 80023c8:	fdff9040 	.word	0xfdff9040

080023cc <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e037      	b.n	8002452 <HAL_NAND_Init+0x86>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d106      	bne.n	80023fc <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f7fe f952 	bl	80006a0 <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	3304      	adds	r3, #4
 8002404:	4619      	mov	r1, r3
 8002406:	4610      	mov	r0, r2
 8002408:	f004 ffa6 	bl	8007358 <FMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	461a      	mov	r2, r3
 8002416:	68b9      	ldr	r1, [r7, #8]
 8002418:	f004 ffc8 	bl	80073ac <FMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	461a      	mov	r2, r3
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	f004 ffdd 	bl	80073e6 <FMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
  __FMC_NAND_ENABLE(hnand->Instance);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0204 	orr.w	r2, r2, #4
 800243a:	601a      	str	r2, [r3, #0]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800243c:	4b07      	ldr	r3, [pc, #28]	@ (800245c <HAL_NAND_Init+0x90>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a06      	ldr	r2, [pc, #24]	@ (800245c <HAL_NAND_Init+0x90>)
 8002442:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002446:	6013      	str	r3, [r2, #0]
  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	52004000 	.word	0x52004000

08002460 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af02      	add	r7, sp, #8
 8002466:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e0fe      	b.n	8002670 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f008 fe2c 	bl	800b0e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2203      	movs	r2, #3
 8002490:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f005 f9d0 	bl	800783e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	7c1a      	ldrb	r2, [r3, #16]
 80024a6:	f88d 2000 	strb.w	r2, [sp]
 80024aa:	3304      	adds	r3, #4
 80024ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024ae:	f005 f8a1 	bl	80075f4 <USB_CoreInit>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d005      	beq.n	80024c4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2202      	movs	r2, #2
 80024bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e0d5      	b.n	8002670 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f005 f9c8 	bl	8007860 <USB_SetCurrentMode>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d005      	beq.n	80024e2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2202      	movs	r2, #2
 80024da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0c6      	b.n	8002670 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	e04a      	b.n	800257e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024e8:	7bfa      	ldrb	r2, [r7, #15]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	4413      	add	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	3315      	adds	r3, #21
 80024f8:	2201      	movs	r2, #1
 80024fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024fc:	7bfa      	ldrb	r2, [r7, #15]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	4413      	add	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	3314      	adds	r3, #20
 800250c:	7bfa      	ldrb	r2, [r7, #15]
 800250e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002510:	7bfa      	ldrb	r2, [r7, #15]
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	b298      	uxth	r0, r3
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	4413      	add	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	332e      	adds	r3, #46	@ 0x2e
 8002524:	4602      	mov	r2, r0
 8002526:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002528:	7bfa      	ldrb	r2, [r7, #15]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3318      	adds	r3, #24
 8002538:	2200      	movs	r2, #0
 800253a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800253c:	7bfa      	ldrb	r2, [r7, #15]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	4413      	add	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	331c      	adds	r3, #28
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	3320      	adds	r3, #32
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002564:	7bfa      	ldrb	r2, [r7, #15]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	440b      	add	r3, r1
 8002572:	3324      	adds	r3, #36	@ 0x24
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	3301      	adds	r3, #1
 800257c:	73fb      	strb	r3, [r7, #15]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	791b      	ldrb	r3, [r3, #4]
 8002582:	7bfa      	ldrb	r2, [r7, #15]
 8002584:	429a      	cmp	r2, r3
 8002586:	d3af      	bcc.n	80024e8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002588:	2300      	movs	r3, #0
 800258a:	73fb      	strb	r3, [r7, #15]
 800258c:	e044      	b.n	8002618 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800258e:	7bfa      	ldrb	r2, [r7, #15]
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025a4:	7bfa      	ldrb	r2, [r7, #15]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80025b6:	7bfa      	ldrb	r2, [r7, #15]
 80025b8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025ba:	7bfa      	ldrb	r2, [r7, #15]
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025d0:	7bfa      	ldrb	r2, [r7, #15]
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025e6:	7bfa      	ldrb	r2, [r7, #15]
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	4613      	mov	r3, r2
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	4413      	add	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	440b      	add	r3, r1
 80025f4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025fc:	7bfa      	ldrb	r2, [r7, #15]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4413      	add	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	3301      	adds	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	791b      	ldrb	r3, [r3, #4]
 800261c:	7bfa      	ldrb	r2, [r7, #15]
 800261e:	429a      	cmp	r2, r3
 8002620:	d3b5      	bcc.n	800258e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	7c1a      	ldrb	r2, [r3, #16]
 800262a:	f88d 2000 	strb.w	r2, [sp]
 800262e:	3304      	adds	r3, #4
 8002630:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002632:	f005 f961 	bl	80078f8 <USB_DevInit>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e013      	b.n	8002670 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2201      	movs	r2, #1
 8002652:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	7b1b      	ldrb	r3, [r3, #12]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d102      	bne.n	8002664 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f001 f96e 	bl	8003940 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f006 f9a4 	bl	80089b6 <USB_DevDisconnect>

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800268c:	2b01      	cmp	r3, #1
 800268e:	d101      	bne.n	8002694 <HAL_PCD_Start+0x1c>
 8002690:	2302      	movs	r3, #2
 8002692:	e022      	b.n	80026da <HAL_PCD_Start+0x62>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d009      	beq.n	80026bc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d105      	bne.n	80026bc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f005 f8ab 	bl	800781c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f006 f952 	bl	8008974 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80026e2:	b590      	push	{r4, r7, lr}
 80026e4:	b08d      	sub	sp, #52	@ 0x34
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f006 fa10 	bl	8008b1e <USB_GetMode>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	f040 84b9 	bne.w	8003078 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f006 f974 	bl	80089f8 <USB_ReadInterrupts>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 84af 	beq.w	8003076 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	0a1b      	lsrs	r3, r3, #8
 8002722:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f006 f961 	bl	80089f8 <USB_ReadInterrupts>
 8002736:	4603      	mov	r3, r0
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b02      	cmp	r3, #2
 800273e:	d107      	bne.n	8002750 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695a      	ldr	r2, [r3, #20]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f002 0202 	and.w	r2, r2, #2
 800274e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4618      	mov	r0, r3
 8002756:	f006 f94f 	bl	80089f8 <USB_ReadInterrupts>
 800275a:	4603      	mov	r3, r0
 800275c:	f003 0310 	and.w	r3, r3, #16
 8002760:	2b10      	cmp	r3, #16
 8002762:	d161      	bne.n	8002828 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0210 	bic.w	r2, r2, #16
 8002772:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002774:	6a3b      	ldr	r3, [r7, #32]
 8002776:	6a1b      	ldr	r3, [r3, #32]
 8002778:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	f003 020f 	and.w	r2, r3, #15
 8002780:	4613      	mov	r3, r2
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	4413      	add	r3, r2
 8002790:	3304      	adds	r3, #4
 8002792:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	0c5b      	lsrs	r3, r3, #17
 8002798:	f003 030f 	and.w	r3, r3, #15
 800279c:	2b02      	cmp	r3, #2
 800279e:	d124      	bne.n	80027ea <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d035      	beq.n	8002818 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80027b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	461a      	mov	r2, r3
 80027be:	6a38      	ldr	r0, [r7, #32]
 80027c0:	f005 ff86 	bl	80086d0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	091b      	lsrs	r3, r3, #4
 80027cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027d0:	441a      	add	r2, r3
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	695a      	ldr	r2, [r3, #20]
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027e2:	441a      	add	r2, r3
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	615a      	str	r2, [r3, #20]
 80027e8:	e016      	b.n	8002818 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	0c5b      	lsrs	r3, r3, #17
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	2b06      	cmp	r3, #6
 80027f4:	d110      	bne.n	8002818 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80027fc:	2208      	movs	r2, #8
 80027fe:	4619      	mov	r1, r3
 8002800:	6a38      	ldr	r0, [r7, #32]
 8002802:	f005 ff65 	bl	80086d0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	695a      	ldr	r2, [r3, #20]
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002812:	441a      	add	r2, r3
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0210 	orr.w	r2, r2, #16
 8002826:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f006 f8e3 	bl	80089f8 <USB_ReadInterrupts>
 8002832:	4603      	mov	r3, r0
 8002834:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002838:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800283c:	f040 80a7 	bne.w	800298e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f006 f8e8 	bl	8008a1e <USB_ReadDevAllOutEpInterrupt>
 800284e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002850:	e099      	b.n	8002986 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 808e 	beq.w	800297a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	4611      	mov	r1, r2
 8002868:	4618      	mov	r0, r3
 800286a:	f006 f90c 	bl	8008a86 <USB_ReadDevOutEPInterrupt>
 800286e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00c      	beq.n	8002894 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	015a      	lsls	r2, r3, #5
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	4413      	add	r3, r2
 8002882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002886:	461a      	mov	r2, r3
 8002888:	2301      	movs	r3, #1
 800288a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800288c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 fed0 	bl	8003634 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00c      	beq.n	80028b8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	015a      	lsls	r2, r3, #5
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	4413      	add	r3, r2
 80028a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028aa:	461a      	mov	r2, r3
 80028ac:	2308      	movs	r3, #8
 80028ae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80028b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 ffa6 	bl	8003804 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	f003 0310 	and.w	r3, r3, #16
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d008      	beq.n	80028d4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80028c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c4:	015a      	lsls	r2, r3, #5
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	4413      	add	r3, r2
 80028ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028ce:	461a      	mov	r2, r3
 80028d0:	2310      	movs	r3, #16
 80028d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d030      	beq.n	8002940 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80028de:	6a3b      	ldr	r3, [r7, #32]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028e6:	2b80      	cmp	r3, #128	@ 0x80
 80028e8:	d109      	bne.n	80028fe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	69fa      	ldr	r2, [r7, #28]
 80028f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028fc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80028fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002900:	4613      	mov	r3, r2
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	4413      	add	r3, r2
 8002910:	3304      	adds	r3, #4
 8002912:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	78db      	ldrb	r3, [r3, #3]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d108      	bne.n	800292e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2200      	movs	r2, #0
 8002920:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002924:	b2db      	uxtb	r3, r3
 8002926:	4619      	mov	r1, r3
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f008 fd33 	bl	800b394 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002930:	015a      	lsls	r2, r3, #5
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	4413      	add	r3, r2
 8002936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800293a:	461a      	mov	r2, r3
 800293c:	2302      	movs	r3, #2
 800293e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	f003 0320 	and.w	r3, r3, #32
 8002946:	2b00      	cmp	r3, #0
 8002948:	d008      	beq.n	800295c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800294a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294c:	015a      	lsls	r2, r3, #5
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	4413      	add	r3, r2
 8002952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002956:	461a      	mov	r2, r3
 8002958:	2320      	movs	r3, #32
 800295a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d009      	beq.n	800297a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	015a      	lsls	r2, r3, #5
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	4413      	add	r3, r2
 800296e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002972:	461a      	mov	r2, r3
 8002974:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002978:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	3301      	adds	r3, #1
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002982:	085b      	lsrs	r3, r3, #1
 8002984:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002988:	2b00      	cmp	r3, #0
 800298a:	f47f af62 	bne.w	8002852 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f006 f830 	bl	80089f8 <USB_ReadInterrupts>
 8002998:	4603      	mov	r3, r0
 800299a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800299e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80029a2:	f040 80db 	bne.w	8002b5c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f006 f851 	bl	8008a52 <USB_ReadDevAllInEpInterrupt>
 80029b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80029b6:	e0cd      	b.n	8002b54 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80029b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 80c2 	beq.w	8002b48 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f006 f877 	bl	8008ac2 <USB_ReadDevInEPInterrupt>
 80029d4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d057      	beq.n	8002a90 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80029e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e2:	f003 030f 	and.w	r3, r3, #15
 80029e6:	2201      	movs	r2, #1
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	69f9      	ldr	r1, [r7, #28]
 80029fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002a00:	4013      	ands	r3, r2
 8002a02:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a06:	015a      	lsls	r2, r3, #5
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a10:	461a      	mov	r2, r3
 8002a12:	2301      	movs	r3, #1
 8002a14:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	799b      	ldrb	r3, [r3, #6]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d132      	bne.n	8002a84 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a22:	4613      	mov	r3, r2
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	3320      	adds	r3, #32
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4403      	add	r3, r0
 8002a3e:	331c      	adds	r3, #28
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4419      	add	r1, r3
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a48:	4613      	mov	r3, r2
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	4413      	add	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4403      	add	r3, r0
 8002a52:	3320      	adds	r3, #32
 8002a54:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d113      	bne.n	8002a84 <HAL_PCD_IRQHandler+0x3a2>
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a60:	4613      	mov	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3324      	adds	r3, #36	@ 0x24
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d108      	bne.n	8002a84 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6818      	ldr	r0, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	2101      	movs	r1, #1
 8002a80:	f006 f880 	bl	8008b84 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4619      	mov	r1, r3
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f008 fbfd 	bl	800b28a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d008      	beq.n	8002aac <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9c:	015a      	lsls	r2, r3, #5
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	2308      	movs	r3, #8
 8002aaa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d008      	beq.n	8002ac8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	015a      	lsls	r2, r3, #5
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	4413      	add	r3, r2
 8002abe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	2310      	movs	r3, #16
 8002ac6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d008      	beq.n	8002ae4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad4:	015a      	lsls	r2, r3, #5
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	4413      	add	r3, r2
 8002ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ade:	461a      	mov	r2, r3
 8002ae0:	2340      	movs	r3, #64	@ 0x40
 8002ae2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d023      	beq.n	8002b36 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002aee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002af0:	6a38      	ldr	r0, [r7, #32]
 8002af2:	f005 f85f 	bl	8007bb4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002af8:	4613      	mov	r3, r2
 8002afa:	00db      	lsls	r3, r3, #3
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	3310      	adds	r3, #16
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	4413      	add	r3, r2
 8002b06:	3304      	adds	r3, #4
 8002b08:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	78db      	ldrb	r3, [r3, #3]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d108      	bne.n	8002b24 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2200      	movs	r2, #0
 8002b16:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f008 fc4a 	bl	800b3b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b26:	015a      	lsls	r2, r3, #5
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b30:	461a      	mov	r2, r3
 8002b32:	2302      	movs	r3, #2
 8002b34:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002b40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 fcea 	bl	800351c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f47f af2e 	bne.w	80029b8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f005 ff49 	bl	80089f8 <USB_ReadInterrupts>
 8002b66:	4603      	mov	r3, r0
 8002b68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b70:	d122      	bne.n	8002bb8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d108      	bne.n	8002ba2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002b98:	2100      	movs	r1, #0
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 fef4 	bl	8003988 <HAL_PCDEx_LPM_Callback>
 8002ba0:	e002      	b.n	8002ba8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f008 fbe8 	bl	800b378 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	695a      	ldr	r2, [r3, #20]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002bb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f005 ff1b 	bl	80089f8 <USB_ReadInterrupts>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002bcc:	d112      	bne.n	8002bf4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d102      	bne.n	8002be4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f008 fba4 	bl	800b32c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	695a      	ldr	r2, [r3, #20]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002bf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f005 fefd 	bl	80089f8 <USB_ReadInterrupts>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c08:	d121      	bne.n	8002c4e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	695a      	ldr	r2, [r3, #20]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002c18:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d111      	bne.n	8002c48 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c32:	089b      	lsrs	r3, r3, #2
 8002c34:	f003 020f 	and.w	r2, r3, #15
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002c3e:	2101      	movs	r1, #1
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fea1 	bl	8003988 <HAL_PCDEx_LPM_Callback>
 8002c46:	e002      	b.n	8002c4e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f008 fb6f 	bl	800b32c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f005 fed0 	bl	80089f8 <USB_ReadInterrupts>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c62:	f040 80b7 	bne.w	8002dd4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	69fa      	ldr	r2, [r7, #28]
 8002c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c74:	f023 0301 	bic.w	r3, r3, #1
 8002c78:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2110      	movs	r1, #16
 8002c80:	4618      	mov	r0, r3
 8002c82:	f004 ff97 	bl	8007bb4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c86:	2300      	movs	r3, #0
 8002c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c8a:	e046      	b.n	8002d1a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c8e:	015a      	lsls	r2, r3, #5
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	4413      	add	r3, r2
 8002c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c98:	461a      	mov	r2, r3
 8002c9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002c9e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cb0:	0151      	lsls	r1, r2, #5
 8002cb2:	69fa      	ldr	r2, [r7, #28]
 8002cb4:	440a      	add	r2, r1
 8002cb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002cba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002cbe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc2:	015a      	lsls	r2, r3, #5
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ccc:	461a      	mov	r2, r3
 8002cce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002cd2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cd6:	015a      	lsls	r2, r3, #5
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	4413      	add	r3, r2
 8002cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ce4:	0151      	lsls	r1, r2, #5
 8002ce6:	69fa      	ldr	r2, [r7, #28]
 8002ce8:	440a      	add	r2, r1
 8002cea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002cee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002cf2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf6:	015a      	lsls	r2, r3, #5
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d04:	0151      	lsls	r1, r2, #5
 8002d06:	69fa      	ldr	r2, [r7, #28]
 8002d08:	440a      	add	r2, r1
 8002d0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002d0e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002d12:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d16:	3301      	adds	r3, #1
 8002d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	791b      	ldrb	r3, [r3, #4]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d3b2      	bcc.n	8002c8c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	69fa      	ldr	r2, [r7, #28]
 8002d30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d34:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002d38:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	7bdb      	ldrb	r3, [r3, #15]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d016      	beq.n	8002d70 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d4c:	69fa      	ldr	r2, [r7, #28]
 8002d4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d52:	f043 030b 	orr.w	r3, r3, #11
 8002d56:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d68:	f043 030b 	orr.w	r3, r3, #11
 8002d6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d6e:	e015      	b.n	8002d9c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d76:	695a      	ldr	r2, [r3, #20]
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002d84:	4313      	orrs	r3, r2
 8002d86:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	69fa      	ldr	r2, [r7, #28]
 8002d92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d96:	f043 030b 	orr.w	r3, r3, #11
 8002d9a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	69fa      	ldr	r2, [r7, #28]
 8002da6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002daa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002dae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6818      	ldr	r0, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	f005 fee0 	bl	8008b84 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695a      	ldr	r2, [r3, #20]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002dd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f005 fe0d 	bl	80089f8 <USB_ReadInterrupts>
 8002dde:	4603      	mov	r3, r0
 8002de0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002de8:	d123      	bne.n	8002e32 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f005 fea4 	bl	8008b3c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f004 ff54 	bl	8007ca6 <USB_GetDevSpeed>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	461a      	mov	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681c      	ldr	r4, [r3, #0]
 8002e0a:	f001 fd75 	bl	80048f8 <HAL_RCC_GetHCLKFreq>
 8002e0e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002e14:	461a      	mov	r2, r3
 8002e16:	4620      	mov	r0, r4
 8002e18:	f004 fc5e 	bl	80076d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f008 fa5c 	bl	800b2da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	695a      	ldr	r2, [r3, #20]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002e30:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f005 fdde 	bl	80089f8 <USB_ReadInterrupts>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b08      	cmp	r3, #8
 8002e44:	d10a      	bne.n	8002e5c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f008 fa39 	bl	800b2be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f002 0208 	and.w	r2, r2, #8
 8002e5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f005 fdc9 	bl	80089f8 <USB_ReadInterrupts>
 8002e66:	4603      	mov	r3, r0
 8002e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e6c:	2b80      	cmp	r3, #128	@ 0x80
 8002e6e:	d123      	bne.n	8002eb8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e80:	e014      	b.n	8002eac <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e86:	4613      	mov	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	4413      	add	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	440b      	add	r3, r1
 8002e90:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d105      	bne.n	8002ea6 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 fb0a 	bl	80034ba <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	791b      	ldrb	r3, [r3, #4]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d3e4      	bcc.n	8002e82 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f005 fd9b 	bl	80089f8 <USB_ReadInterrupts>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ec8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ecc:	d13c      	bne.n	8002f48 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ece:	2301      	movs	r3, #1
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ed2:	e02b      	b.n	8002f2c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed6:	015a      	lsls	r2, r3, #5
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	4413      	add	r3, r2
 8002edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ee8:	4613      	mov	r3, r2
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	3318      	adds	r3, #24
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d115      	bne.n	8002f26 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002efa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	da12      	bge.n	8002f26 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002f00:	6879      	ldr	r1, [r7, #4]
 8002f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f04:	4613      	mov	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	4413      	add	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	3317      	adds	r3, #23
 8002f10:	2201      	movs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	4619      	mov	r1, r3
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 faca 	bl	80034ba <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f28:	3301      	adds	r3, #1
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	791b      	ldrb	r3, [r3, #4]
 8002f30:	461a      	mov	r2, r3
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d3cd      	bcc.n	8002ed4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	695a      	ldr	r2, [r3, #20]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002f46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f005 fd53 	bl	80089f8 <USB_ReadInterrupts>
 8002f52:	4603      	mov	r3, r0
 8002f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f5c:	d156      	bne.n	800300c <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f5e:	2301      	movs	r3, #1
 8002f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f62:	e045      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f66:	015a      	lsls	r2, r3, #5
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f78:	4613      	mov	r3, r2
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	4413      	add	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d12e      	bne.n	8002fea <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002f8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	da2b      	bge.n	8002fea <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	0c1a      	lsrs	r2, r3, #16
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002f9c:	4053      	eors	r3, r2
 8002f9e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d121      	bne.n	8002fea <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002faa:	4613      	mov	r3, r2
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4413      	add	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002fb8:	2201      	movs	r2, #1
 8002fba:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002fbc:	6a3b      	ldr	r3, [r7, #32]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002fc4:	6a3b      	ldr	r3, [r7, #32]
 8002fc6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10a      	bne.n	8002fea <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	69fa      	ldr	r2, [r7, #28]
 8002fde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fe2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fe6:	6053      	str	r3, [r2, #4]
            break;
 8002fe8:	e008      	b.n	8002ffc <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	3301      	adds	r3, #1
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	791b      	ldrb	r3, [r3, #4]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d3b3      	bcc.n	8002f64 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	695a      	ldr	r2, [r3, #20]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800300a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f005 fcf1 	bl	80089f8 <USB_ReadInterrupts>
 8003016:	4603      	mov	r3, r0
 8003018:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800301c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003020:	d10a      	bne.n	8003038 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f008 f9da 	bl	800b3dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003036:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f005 fcdb 	bl	80089f8 <USB_ReadInterrupts>
 8003042:	4603      	mov	r3, r0
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b04      	cmp	r3, #4
 800304a:	d115      	bne.n	8003078 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f008 f9ca 	bl	800b3f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6859      	ldr	r1, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	430a      	orrs	r2, r1
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	e000      	b.n	8003078 <HAL_PCD_IRQHandler+0x996>
      return;
 8003076:	bf00      	nop
    }
  }
}
 8003078:	3734      	adds	r7, #52	@ 0x34
 800307a:	46bd      	mov	sp, r7
 800307c:	bd90      	pop	{r4, r7, pc}

0800307e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	460b      	mov	r3, r1
 8003088:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003090:	2b01      	cmp	r3, #1
 8003092:	d101      	bne.n	8003098 <HAL_PCD_SetAddress+0x1a>
 8003094:	2302      	movs	r3, #2
 8003096:	e012      	b.n	80030be <HAL_PCD_SetAddress+0x40>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	78fa      	ldrb	r2, [r7, #3]
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f005 fc3a 	bl	8008928 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b084      	sub	sp, #16
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
 80030ce:	4608      	mov	r0, r1
 80030d0:	4611      	mov	r1, r2
 80030d2:	461a      	mov	r2, r3
 80030d4:	4603      	mov	r3, r0
 80030d6:	70fb      	strb	r3, [r7, #3]
 80030d8:	460b      	mov	r3, r1
 80030da:	803b      	strh	r3, [r7, #0]
 80030dc:	4613      	mov	r3, r2
 80030de:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	da0f      	bge.n	800310c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030ec:	78fb      	ldrb	r3, [r7, #3]
 80030ee:	f003 020f 	and.w	r2, r3, #15
 80030f2:	4613      	mov	r3, r2
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	4413      	add	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	3310      	adds	r3, #16
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	4413      	add	r3, r2
 8003100:	3304      	adds	r3, #4
 8003102:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2201      	movs	r2, #1
 8003108:	705a      	strb	r2, [r3, #1]
 800310a:	e00f      	b.n	800312c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	f003 020f 	and.w	r2, r3, #15
 8003112:	4613      	mov	r3, r2
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	4413      	add	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4413      	add	r3, r2
 8003122:	3304      	adds	r3, #4
 8003124:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800312c:	78fb      	ldrb	r3, [r7, #3]
 800312e:	f003 030f 	and.w	r3, r3, #15
 8003132:	b2da      	uxtb	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003138:	883b      	ldrh	r3, [r7, #0]
 800313a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	78ba      	ldrb	r2, [r7, #2]
 8003146:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	785b      	ldrb	r3, [r3, #1]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d004      	beq.n	800315a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	461a      	mov	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800315a:	78bb      	ldrb	r3, [r7, #2]
 800315c:	2b02      	cmp	r3, #2
 800315e:	d102      	bne.n	8003166 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800316c:	2b01      	cmp	r3, #1
 800316e:	d101      	bne.n	8003174 <HAL_PCD_EP_Open+0xae>
 8003170:	2302      	movs	r3, #2
 8003172:	e00e      	b.n	8003192 <HAL_PCD_EP_Open+0xcc>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68f9      	ldr	r1, [r7, #12]
 8003182:	4618      	mov	r0, r3
 8003184:	f004 fdb4 	bl	8007cf0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003190:	7afb      	ldrb	r3, [r7, #11]
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b084      	sub	sp, #16
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
 80031a2:	460b      	mov	r3, r1
 80031a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	da0f      	bge.n	80031ce <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ae:	78fb      	ldrb	r3, [r7, #3]
 80031b0:	f003 020f 	and.w	r2, r3, #15
 80031b4:	4613      	mov	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4413      	add	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	3310      	adds	r3, #16
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	3304      	adds	r3, #4
 80031c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2201      	movs	r2, #1
 80031ca:	705a      	strb	r2, [r3, #1]
 80031cc:	e00f      	b.n	80031ee <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	f003 020f 	and.w	r2, r3, #15
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	4413      	add	r3, r2
 80031e4:	3304      	adds	r3, #4
 80031e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003200:	2b01      	cmp	r3, #1
 8003202:	d101      	bne.n	8003208 <HAL_PCD_EP_Close+0x6e>
 8003204:	2302      	movs	r3, #2
 8003206:	e00e      	b.n	8003226 <HAL_PCD_EP_Close+0x8c>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68f9      	ldr	r1, [r7, #12]
 8003216:	4618      	mov	r0, r3
 8003218:	f004 fdf2 	bl	8007e00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b086      	sub	sp, #24
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
 800323a:	460b      	mov	r3, r1
 800323c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800323e:	7afb      	ldrb	r3, [r7, #11]
 8003240:	f003 020f 	and.w	r2, r3, #15
 8003244:	4613      	mov	r3, r2
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	4413      	add	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4413      	add	r3, r2
 8003254:	3304      	adds	r3, #4
 8003256:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2200      	movs	r2, #0
 8003268:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2200      	movs	r2, #0
 800326e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003270:	7afb      	ldrb	r3, [r7, #11]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	b2da      	uxtb	r2, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	799b      	ldrb	r3, [r3, #6]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d102      	bne.n	800328a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6818      	ldr	r0, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	799b      	ldrb	r3, [r3, #6]
 8003292:	461a      	mov	r2, r3
 8003294:	6979      	ldr	r1, [r7, #20]
 8003296:	f004 fe8f 	bl	8007fb8 <USB_EPStartXfer>

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	460b      	mov	r3, r1
 80032ae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80032b0:	78fb      	ldrb	r3, [r7, #3]
 80032b2:	f003 020f 	and.w	r2, r3, #15
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	4413      	add	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80032c6:	681b      	ldr	r3, [r3, #0]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	603b      	str	r3, [r7, #0]
 80032e0:	460b      	mov	r3, r1
 80032e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032e4:	7afb      	ldrb	r3, [r7, #11]
 80032e6:	f003 020f 	and.w	r2, r3, #15
 80032ea:	4613      	mov	r3, r2
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4413      	add	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	3310      	adds	r3, #16
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	4413      	add	r3, r2
 80032f8:	3304      	adds	r3, #4
 80032fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	2200      	movs	r2, #0
 800330c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	2201      	movs	r2, #1
 8003312:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003314:	7afb      	ldrb	r3, [r7, #11]
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	b2da      	uxtb	r2, r3
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	799b      	ldrb	r3, [r3, #6]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d102      	bne.n	800332e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	799b      	ldrb	r3, [r3, #6]
 8003336:	461a      	mov	r2, r3
 8003338:	6979      	ldr	r1, [r7, #20]
 800333a:	f004 fe3d 	bl	8007fb8 <USB_EPStartXfer>

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003354:	78fb      	ldrb	r3, [r7, #3]
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	7912      	ldrb	r2, [r2, #4]
 800335e:	4293      	cmp	r3, r2
 8003360:	d901      	bls.n	8003366 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e04f      	b.n	8003406 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003366:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800336a:	2b00      	cmp	r3, #0
 800336c:	da0f      	bge.n	800338e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800336e:	78fb      	ldrb	r3, [r7, #3]
 8003370:	f003 020f 	and.w	r2, r3, #15
 8003374:	4613      	mov	r3, r2
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	4413      	add	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	3310      	adds	r3, #16
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	4413      	add	r3, r2
 8003382:	3304      	adds	r3, #4
 8003384:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2201      	movs	r2, #1
 800338a:	705a      	strb	r2, [r3, #1]
 800338c:	e00d      	b.n	80033aa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	4613      	mov	r3, r2
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4413      	add	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	4413      	add	r3, r2
 80033a0:	3304      	adds	r3, #4
 80033a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2201      	movs	r2, #1
 80033ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033b0:	78fb      	ldrb	r3, [r7, #3]
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d101      	bne.n	80033ca <HAL_PCD_EP_SetStall+0x82>
 80033c6:	2302      	movs	r3, #2
 80033c8:	e01d      	b.n	8003406 <HAL_PCD_EP_SetStall+0xbe>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68f9      	ldr	r1, [r7, #12]
 80033d8:	4618      	mov	r0, r3
 80033da:	f005 f9d1 	bl	8008780 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80033de:	78fb      	ldrb	r3, [r7, #3]
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d109      	bne.n	80033fc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6818      	ldr	r0, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	7999      	ldrb	r1, [r3, #6]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80033f6:	461a      	mov	r2, r3
 80033f8:	f005 fbc4 	bl	8008b84 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
 8003416:	460b      	mov	r3, r1
 8003418:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800341a:	78fb      	ldrb	r3, [r7, #3]
 800341c:	f003 030f 	and.w	r3, r3, #15
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	7912      	ldrb	r2, [r2, #4]
 8003424:	4293      	cmp	r3, r2
 8003426:	d901      	bls.n	800342c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e042      	b.n	80034b2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800342c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003430:	2b00      	cmp	r3, #0
 8003432:	da0f      	bge.n	8003454 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003434:	78fb      	ldrb	r3, [r7, #3]
 8003436:	f003 020f 	and.w	r2, r3, #15
 800343a:	4613      	mov	r3, r2
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	3310      	adds	r3, #16
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	4413      	add	r3, r2
 8003448:	3304      	adds	r3, #4
 800344a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2201      	movs	r2, #1
 8003450:	705a      	strb	r2, [r3, #1]
 8003452:	e00f      	b.n	8003474 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	f003 020f 	and.w	r2, r3, #15
 800345a:	4613      	mov	r3, r2
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	4413      	add	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	4413      	add	r3, r2
 800346a:	3304      	adds	r3, #4
 800346c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800347a:	78fb      	ldrb	r3, [r7, #3]
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	b2da      	uxtb	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <HAL_PCD_EP_ClrStall+0x86>
 8003490:	2302      	movs	r3, #2
 8003492:	e00e      	b.n	80034b2 <HAL_PCD_EP_ClrStall+0xa4>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68f9      	ldr	r1, [r7, #12]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f005 f9da 	bl	800885c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80034c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	da0c      	bge.n	80034e8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	f003 020f 	and.w	r2, r3, #15
 80034d4:	4613      	mov	r3, r2
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	3310      	adds	r3, #16
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	4413      	add	r3, r2
 80034e2:	3304      	adds	r3, #4
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	e00c      	b.n	8003502 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034e8:	78fb      	ldrb	r3, [r7, #3]
 80034ea:	f003 020f 	and.w	r2, r3, #15
 80034ee:	4613      	mov	r3, r2
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4413      	add	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	4413      	add	r3, r2
 80034fe:	3304      	adds	r3, #4
 8003500:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68f9      	ldr	r1, [r7, #12]
 8003508:	4618      	mov	r0, r3
 800350a:	f004 fff9 	bl	8008500 <USB_EPStopXfer>
 800350e:	4603      	mov	r3, r0
 8003510:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003512:	7afb      	ldrb	r3, [r7, #11]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b08a      	sub	sp, #40	@ 0x28
 8003520:	af02      	add	r7, sp, #8
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	4613      	mov	r3, r2
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	4413      	add	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	3310      	adds	r3, #16
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	4413      	add	r3, r2
 8003540:	3304      	adds	r3, #4
 8003542:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	695a      	ldr	r2, [r3, #20]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	429a      	cmp	r2, r3
 800354e:	d901      	bls.n	8003554 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e06b      	b.n	800362c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	691a      	ldr	r2, [r3, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	69fa      	ldr	r2, [r7, #28]
 8003566:	429a      	cmp	r2, r3
 8003568:	d902      	bls.n	8003570 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	3303      	adds	r3, #3
 8003574:	089b      	lsrs	r3, r3, #2
 8003576:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003578:	e02a      	b.n	80035d0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	691a      	ldr	r2, [r3, #16]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	69fa      	ldr	r2, [r7, #28]
 800358c:	429a      	cmp	r2, r3
 800358e:	d902      	bls.n	8003596 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3303      	adds	r3, #3
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	68d9      	ldr	r1, [r3, #12]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	4603      	mov	r3, r0
 80035b2:	6978      	ldr	r0, [r7, #20]
 80035b4:	f005 f84e 	bl	8008654 <USB_WritePacket>

    ep->xfer_buff  += len;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	441a      	add	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	441a      	add	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	015a      	lsls	r2, r3, #5
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4413      	add	r3, r2
 80035d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d809      	bhi.n	80035fa <PCD_WriteEmptyTxFifo+0xde>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	695a      	ldr	r2, [r3, #20]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d203      	bcs.n	80035fa <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1bf      	bne.n	800357a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	429a      	cmp	r2, r3
 8003604:	d811      	bhi.n	800362a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	f003 030f 	and.w	r3, r3, #15
 800360c:	2201      	movs	r2, #1
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800361a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	43db      	mvns	r3, r3
 8003620:	6939      	ldr	r1, [r7, #16]
 8003622:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003626:	4013      	ands	r3, r2
 8003628:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3720      	adds	r7, #32
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b088      	sub	sp, #32
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	333c      	adds	r3, #60	@ 0x3c
 800364c:	3304      	adds	r3, #4
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	4413      	add	r3, r2
 800365a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	799b      	ldrb	r3, [r3, #6]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d17b      	bne.n	8003762 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	f003 0308 	and.w	r3, r3, #8
 8003670:	2b00      	cmp	r3, #0
 8003672:	d015      	beq.n	80036a0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	4a61      	ldr	r2, [pc, #388]	@ (80037fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003678:	4293      	cmp	r3, r2
 800367a:	f240 80b9 	bls.w	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 80b3 	beq.w	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	015a      	lsls	r2, r3, #5
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	4413      	add	r3, r2
 8003692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003696:	461a      	mov	r2, r3
 8003698:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800369c:	6093      	str	r3, [r2, #8]
 800369e:	e0a7      	b.n	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	f003 0320 	and.w	r3, r3, #32
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d009      	beq.n	80036be <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	015a      	lsls	r2, r3, #5
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	4413      	add	r3, r2
 80036b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036b6:	461a      	mov	r2, r3
 80036b8:	2320      	movs	r3, #32
 80036ba:	6093      	str	r3, [r2, #8]
 80036bc:	e098      	b.n	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	f040 8093 	bne.w	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	4a4b      	ldr	r2, [pc, #300]	@ (80037fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d90f      	bls.n	80036f2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	015a      	lsls	r2, r3, #5
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	4413      	add	r3, r2
 80036e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036e8:	461a      	mov	r2, r3
 80036ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036ee:	6093      	str	r3, [r2, #8]
 80036f0:	e07e      	b.n	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	4613      	mov	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	4413      	add	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4413      	add	r3, r2
 8003704:	3304      	adds	r3, #4
 8003706:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a1a      	ldr	r2, [r3, #32]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	0159      	lsls	r1, r3, #5
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	440b      	add	r3, r1
 8003714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800371e:	1ad2      	subs	r2, r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d114      	bne.n	8003754 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d109      	bne.n	8003746 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800373c:	461a      	mov	r2, r3
 800373e:	2101      	movs	r1, #1
 8003740:	f005 fa20 	bl	8008b84 <USB_EP0_OutStart>
 8003744:	e006      	b.n	8003754 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	68da      	ldr	r2, [r3, #12]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	441a      	add	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	4619      	mov	r1, r3
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f007 fd7a 	bl	800b254 <HAL_PCD_DataOutStageCallback>
 8003760:	e046      	b.n	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	4a26      	ldr	r2, [pc, #152]	@ (8003800 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d124      	bne.n	80037b4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00a      	beq.n	800378a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	015a      	lsls	r2, r3, #5
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	4413      	add	r3, r2
 800377c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003780:	461a      	mov	r2, r3
 8003782:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003786:	6093      	str	r3, [r2, #8]
 8003788:	e032      	b.n	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b00      	cmp	r3, #0
 8003792:	d008      	beq.n	80037a6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	015a      	lsls	r2, r3, #5
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	4413      	add	r3, r2
 800379c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037a0:	461a      	mov	r2, r3
 80037a2:	2320      	movs	r3, #32
 80037a4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	4619      	mov	r1, r3
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f007 fd51 	bl	800b254 <HAL_PCD_DataOutStageCallback>
 80037b2:	e01d      	b.n	80037f0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d114      	bne.n	80037e4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	4613      	mov	r3, r2
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	4413      	add	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d108      	bne.n	80037e4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6818      	ldr	r0, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037dc:	461a      	mov	r2, r3
 80037de:	2100      	movs	r1, #0
 80037e0:	f005 f9d0 	bl	8008b84 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	4619      	mov	r1, r3
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f007 fd32 	bl	800b254 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3720      	adds	r7, #32
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	4f54300a 	.word	0x4f54300a
 8003800:	4f54310a 	.word	0x4f54310a

08003804 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	333c      	adds	r3, #60	@ 0x3c
 800381c:	3304      	adds	r3, #4
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	015a      	lsls	r2, r3, #5
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4413      	add	r3, r2
 800382a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4a15      	ldr	r2, [pc, #84]	@ (800388c <PCD_EP_OutSetupPacket_int+0x88>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d90e      	bls.n	8003858 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003840:	2b00      	cmp	r3, #0
 8003842:	d009      	beq.n	8003858 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	015a      	lsls	r2, r3, #5
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	4413      	add	r3, r2
 800384c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003850:	461a      	mov	r2, r3
 8003852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003856:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f007 fce9 	bl	800b230 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	4a0a      	ldr	r2, [pc, #40]	@ (800388c <PCD_EP_OutSetupPacket_int+0x88>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d90c      	bls.n	8003880 <PCD_EP_OutSetupPacket_int+0x7c>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	799b      	ldrb	r3, [r3, #6]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d108      	bne.n	8003880 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003878:	461a      	mov	r2, r3
 800387a:	2101      	movs	r1, #1
 800387c:	f005 f982 	bl	8008b84 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3718      	adds	r7, #24
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	4f54300a 	.word	0x4f54300a

08003890 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	70fb      	strb	r3, [r7, #3]
 800389c:	4613      	mov	r3, r2
 800389e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80038a8:	78fb      	ldrb	r3, [r7, #3]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d107      	bne.n	80038be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80038ae:	883b      	ldrh	r3, [r7, #0]
 80038b0:	0419      	lsls	r1, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80038bc:	e028      	b.n	8003910 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c4:	0c1b      	lsrs	r3, r3, #16
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	4413      	add	r3, r2
 80038ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80038cc:	2300      	movs	r3, #0
 80038ce:	73fb      	strb	r3, [r7, #15]
 80038d0:	e00d      	b.n	80038ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	7bfb      	ldrb	r3, [r7, #15]
 80038d8:	3340      	adds	r3, #64	@ 0x40
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	0c1b      	lsrs	r3, r3, #16
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	4413      	add	r3, r2
 80038e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
 80038ea:	3301      	adds	r3, #1
 80038ec:	73fb      	strb	r3, [r7, #15]
 80038ee:	7bfa      	ldrb	r2, [r7, #15]
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d3ec      	bcc.n	80038d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80038f8:	883b      	ldrh	r3, [r7, #0]
 80038fa:	0418      	lsls	r0, r3, #16
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6819      	ldr	r1, [r3, #0]
 8003900:	78fb      	ldrb	r3, [r7, #3]
 8003902:	3b01      	subs	r3, #1
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	4302      	orrs	r2, r0
 8003908:	3340      	adds	r3, #64	@ 0x40
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	460b      	mov	r3, r1
 8003928:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	887a      	ldrh	r2, [r7, #2]
 8003930:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2201      	movs	r2, #1
 8003952:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800396e:	4b05      	ldr	r3, [pc, #20]	@ (8003984 <HAL_PCDEx_ActivateLPM+0x44>)
 8003970:	4313      	orrs	r3, r2
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	10000003 	.word	0x10000003

08003988 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80039a8:	4b19      	ldr	r3, [pc, #100]	@ (8003a10 <HAL_PWREx_ConfigSupply+0x70>)
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	f003 0304 	and.w	r3, r3, #4
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d00a      	beq.n	80039ca <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80039b4:	4b16      	ldr	r3, [pc, #88]	@ (8003a10 <HAL_PWREx_ConfigSupply+0x70>)
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d001      	beq.n	80039c6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e01f      	b.n	8003a06 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	e01d      	b.n	8003a06 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80039ca:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <HAL_PWREx_ConfigSupply+0x70>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f023 0207 	bic.w	r2, r3, #7
 80039d2:	490f      	ldr	r1, [pc, #60]	@ (8003a10 <HAL_PWREx_ConfigSupply+0x70>)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80039da:	f7fd fef7 	bl	80017cc <HAL_GetTick>
 80039de:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80039e0:	e009      	b.n	80039f6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80039e2:	f7fd fef3 	bl	80017cc <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80039f0:	d901      	bls.n	80039f6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e007      	b.n	8003a06 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80039f6:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <HAL_PWREx_ConfigSupply+0x70>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a02:	d1ee      	bne.n	80039e2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	58024800 	.word	0x58024800

08003a14 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003a18:	4b05      	ldr	r3, [pc, #20]	@ (8003a30 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	4a04      	ldr	r2, [pc, #16]	@ (8003a30 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003a1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a22:	60d3      	str	r3, [r2, #12]
}
 8003a24:	bf00      	nop
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	58024800 	.word	0x58024800

08003a34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	@ 0x30
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d102      	bne.n	8003a48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	f000 bc1f 	b.w	8004286 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f000 80b3 	beq.w	8003bbc <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a56:	4b95      	ldr	r3, [pc, #596]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a60:	4b92      	ldr	r3, [pc, #584]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a68:	2b10      	cmp	r3, #16
 8003a6a:	d007      	beq.n	8003a7c <HAL_RCC_OscConfig+0x48>
 8003a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6e:	2b18      	cmp	r3, #24
 8003a70:	d112      	bne.n	8003a98 <HAL_RCC_OscConfig+0x64>
 8003a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a74:	f003 0303 	and.w	r3, r3, #3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d10d      	bne.n	8003a98 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a7c:	4b8b      	ldr	r3, [pc, #556]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 8098 	beq.w	8003bba <HAL_RCC_OscConfig+0x186>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f040 8093 	bne.w	8003bba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e3f6      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa0:	d106      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x7c>
 8003aa2:	4b82      	ldr	r3, [pc, #520]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a81      	ldr	r2, [pc, #516]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e058      	b.n	8003b62 <HAL_RCC_OscConfig+0x12e>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d112      	bne.n	8003ade <HAL_RCC_OscConfig+0xaa>
 8003ab8:	4b7c      	ldr	r3, [pc, #496]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a7b      	ldr	r2, [pc, #492]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b79      	ldr	r3, [pc, #484]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a78      	ldr	r2, [pc, #480]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003aca:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	4b76      	ldr	r3, [pc, #472]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a75      	ldr	r2, [pc, #468]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ada:	6013      	str	r3, [r2, #0]
 8003adc:	e041      	b.n	8003b62 <HAL_RCC_OscConfig+0x12e>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ae6:	d112      	bne.n	8003b0e <HAL_RCC_OscConfig+0xda>
 8003ae8:	4b70      	ldr	r3, [pc, #448]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a6f      	ldr	r2, [pc, #444]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003aee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003af2:	6013      	str	r3, [r2, #0]
 8003af4:	4b6d      	ldr	r3, [pc, #436]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a6c      	ldr	r2, [pc, #432]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003afa:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003afe:	6013      	str	r3, [r2, #0]
 8003b00:	4b6a      	ldr	r3, [pc, #424]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a69      	ldr	r2, [pc, #420]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	e029      	b.n	8003b62 <HAL_RCC_OscConfig+0x12e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003b16:	d112      	bne.n	8003b3e <HAL_RCC_OscConfig+0x10a>
 8003b18:	4b64      	ldr	r3, [pc, #400]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a63      	ldr	r2, [pc, #396]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b22:	6013      	str	r3, [r2, #0]
 8003b24:	4b61      	ldr	r3, [pc, #388]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a60      	ldr	r2, [pc, #384]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	4b5e      	ldr	r3, [pc, #376]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a5d      	ldr	r2, [pc, #372]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b3a:	6013      	str	r3, [r2, #0]
 8003b3c:	e011      	b.n	8003b62 <HAL_RCC_OscConfig+0x12e>
 8003b3e:	4b5b      	ldr	r3, [pc, #364]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a5a      	ldr	r2, [pc, #360]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	4b58      	ldr	r3, [pc, #352]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a57      	ldr	r2, [pc, #348]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	4b55      	ldr	r3, [pc, #340]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a54      	ldr	r2, [pc, #336]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003b60:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d013      	beq.n	8003b92 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6a:	f7fd fe2f 	bl	80017cc <HAL_GetTick>
 8003b6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b72:	f7fd fe2b 	bl	80017cc <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b64      	cmp	r3, #100	@ 0x64
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e380      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b84:	4b49      	ldr	r3, [pc, #292]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0f0      	beq.n	8003b72 <HAL_RCC_OscConfig+0x13e>
 8003b90:	e014      	b.n	8003bbc <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b92:	f7fd fe1b 	bl	80017cc <HAL_GetTick>
 8003b96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003b98:	e008      	b.n	8003bac <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b9a:	f7fd fe17 	bl	80017cc <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b64      	cmp	r3, #100	@ 0x64
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e36c      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003bac:	4b3f      	ldr	r3, [pc, #252]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1f0      	bne.n	8003b9a <HAL_RCC_OscConfig+0x166>
 8003bb8:	e000      	b.n	8003bbc <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f000 808c 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bca:	4b38      	ldr	r3, [pc, #224]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bd2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003bd4:	4b35      	ldr	r3, [pc, #212]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd8:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d007      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x1bc>
 8003be0:	6a3b      	ldr	r3, [r7, #32]
 8003be2:	2b18      	cmp	r3, #24
 8003be4:	d137      	bne.n	8003c56 <HAL_RCC_OscConfig+0x222>
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	f003 0303 	and.w	r3, r3, #3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d132      	bne.n	8003c56 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d005      	beq.n	8003c08 <HAL_RCC_OscConfig+0x1d4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e33e      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c08:	4b28      	ldr	r3, [pc, #160]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f023 0219 	bic.w	r2, r3, #25
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	4925      	ldr	r1, [pc, #148]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1a:	f7fd fdd7 	bl	80017cc <HAL_GetTick>
 8003c1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c22:	f7fd fdd3 	bl	80017cc <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e328      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c34:	4b1d      	ldr	r3, [pc, #116]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0304 	and.w	r3, r3, #4
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0f0      	beq.n	8003c22 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c40:	4b1a      	ldr	r3, [pc, #104]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	061b      	lsls	r3, r3, #24
 8003c4e:	4917      	ldr	r1, [pc, #92]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c54:	e045      	b.n	8003ce2 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d028      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c5e:	4b13      	ldr	r3, [pc, #76]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f023 0219 	bic.w	r2, r3, #25
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	4910      	ldr	r1, [pc, #64]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fd fdac 	bl	80017cc <HAL_GetTick>
 8003c74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c78:	f7fd fda8 	bl	80017cc <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e2fd      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c8a:	4b08      	ldr	r3, [pc, #32]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0304 	and.w	r3, r3, #4
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0f0      	beq.n	8003c78 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c96:	4b05      	ldr	r3, [pc, #20]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	061b      	lsls	r3, r3, #24
 8003ca4:	4901      	ldr	r1, [pc, #4]	@ (8003cac <HAL_RCC_OscConfig+0x278>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	604b      	str	r3, [r1, #4]
 8003caa:	e01a      	b.n	8003ce2 <HAL_RCC_OscConfig+0x2ae>
 8003cac:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cb0:	4b97      	ldr	r3, [pc, #604]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a96      	ldr	r2, [pc, #600]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003cb6:	f023 0301 	bic.w	r3, r3, #1
 8003cba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7fd fd86 	bl	80017cc <HAL_GetTick>
 8003cc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc4:	f7fd fd82 	bl	80017cc <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e2d7      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003cd6:	4b8e      	ldr	r3, [pc, #568]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0310 	and.w	r3, r3, #16
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d06a      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cee:	4b88      	ldr	r3, [pc, #544]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cf6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003cf8:	4b85      	ldr	r3, [pc, #532]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d007      	beq.n	8003d14 <HAL_RCC_OscConfig+0x2e0>
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	2b18      	cmp	r3, #24
 8003d08:	d11b      	bne.n	8003d42 <HAL_RCC_OscConfig+0x30e>
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	f003 0303 	and.w	r3, r3, #3
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d116      	bne.n	8003d42 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d14:	4b7e      	ldr	r3, [pc, #504]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d005      	beq.n	8003d2c <HAL_RCC_OscConfig+0x2f8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	2b80      	cmp	r3, #128	@ 0x80
 8003d26:	d001      	beq.n	8003d2c <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e2ac      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d2c:	4b78      	ldr	r3, [pc, #480]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	061b      	lsls	r3, r3, #24
 8003d3a:	4975      	ldr	r1, [pc, #468]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d40:	e040      	b.n	8003dc4 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d023      	beq.n	8003d92 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003d4a:	4b71      	ldr	r3, [pc, #452]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a70      	ldr	r2, [pc, #448]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d56:	f7fd fd39 	bl	80017cc <HAL_GetTick>
 8003d5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003d5e:	f7fd fd35 	bl	80017cc <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e28a      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d70:	4b67      	ldr	r3, [pc, #412]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d0f0      	beq.n	8003d5e <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d7c:	4b64      	ldr	r3, [pc, #400]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	061b      	lsls	r3, r3, #24
 8003d8a:	4961      	ldr	r1, [pc, #388]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60cb      	str	r3, [r1, #12]
 8003d90:	e018      	b.n	8003dc4 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003d92:	4b5f      	ldr	r3, [pc, #380]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a5e      	ldr	r2, [pc, #376]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003d98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9e:	f7fd fd15 	bl	80017cc <HAL_GetTick>
 8003da2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003da6:	f7fd fd11 	bl	80017cc <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e266      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003db8:	4b55      	ldr	r3, [pc, #340]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1f0      	bne.n	8003da6 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d036      	beq.n	8003e3e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d019      	beq.n	8003e0c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003dda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ddc:	4a4c      	ldr	r2, [pc, #304]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003dde:	f043 0301 	orr.w	r3, r3, #1
 8003de2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de4:	f7fd fcf2 	bl	80017cc <HAL_GetTick>
 8003de8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dec:	f7fd fcee 	bl	80017cc <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e243      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dfe:	4b44      	ldr	r3, [pc, #272]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0f0      	beq.n	8003dec <HAL_RCC_OscConfig+0x3b8>
 8003e0a:	e018      	b.n	8003e3e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e0c:	4b40      	ldr	r3, [pc, #256]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e10:	4a3f      	ldr	r2, [pc, #252]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e12:	f023 0301 	bic.w	r3, r3, #1
 8003e16:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e18:	f7fd fcd8 	bl	80017cc <HAL_GetTick>
 8003e1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e20:	f7fd fcd4 	bl	80017cc <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e229      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e32:	4b37      	ldr	r3, [pc, #220]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1f0      	bne.n	8003e20 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d036      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d019      	beq.n	8003e86 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e52:	4b2f      	ldr	r3, [pc, #188]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a2e      	ldr	r2, [pc, #184]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e5e:	f7fd fcb5 	bl	80017cc <HAL_GetTick>
 8003e62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e66:	f7fd fcb1 	bl	80017cc <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e206      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e78:	4b25      	ldr	r3, [pc, #148]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0f0      	beq.n	8003e66 <HAL_RCC_OscConfig+0x432>
 8003e84:	e018      	b.n	8003eb8 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e86:	4b22      	ldr	r3, [pc, #136]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a21      	ldr	r2, [pc, #132]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003e8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e90:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e92:	f7fd fc9b 	bl	80017cc <HAL_GetTick>
 8003e96:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e9a:	f7fd fc97 	bl	80017cc <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e1ec      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003eac:	4b18      	ldr	r3, [pc, #96]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1f0      	bne.n	8003e9a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f000 80af 	beq.w	8004024 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003ec6:	4b13      	ldr	r3, [pc, #76]	@ (8003f14 <HAL_RCC_OscConfig+0x4e0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a12      	ldr	r2, [pc, #72]	@ (8003f14 <HAL_RCC_OscConfig+0x4e0>)
 8003ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ed0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ed2:	f7fd fc7b 	bl	80017cc <HAL_GetTick>
 8003ed6:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eda:	f7fd fc77 	bl	80017cc <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b64      	cmp	r3, #100	@ 0x64
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e1cc      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003eec:	4b09      	ldr	r3, [pc, #36]	@ (8003f14 <HAL_RCC_OscConfig+0x4e0>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0f0      	beq.n	8003eda <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d10b      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4e4>
 8003f00:	4b03      	ldr	r3, [pc, #12]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f04:	4a02      	ldr	r2, [pc, #8]	@ (8003f10 <HAL_RCC_OscConfig+0x4dc>)
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f0c:	e05b      	b.n	8003fc6 <HAL_RCC_OscConfig+0x592>
 8003f0e:	bf00      	nop
 8003f10:	58024400 	.word	0x58024400
 8003f14:	58024800 	.word	0x58024800
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d112      	bne.n	8003f46 <HAL_RCC_OscConfig+0x512>
 8003f20:	4b9d      	ldr	r3, [pc, #628]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f24:	4a9c      	ldr	r2, [pc, #624]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f26:	f023 0301 	bic.w	r3, r3, #1
 8003f2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f2c:	4b9a      	ldr	r3, [pc, #616]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f30:	4a99      	ldr	r2, [pc, #612]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f38:	4b97      	ldr	r3, [pc, #604]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3c:	4a96      	ldr	r2, [pc, #600]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f3e:	f023 0304 	bic.w	r3, r3, #4
 8003f42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f44:	e03f      	b.n	8003fc6 <HAL_RCC_OscConfig+0x592>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	2b05      	cmp	r3, #5
 8003f4c:	d112      	bne.n	8003f74 <HAL_RCC_OscConfig+0x540>
 8003f4e:	4b92      	ldr	r3, [pc, #584]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f52:	4a91      	ldr	r2, [pc, #580]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f54:	f043 0304 	orr.w	r3, r3, #4
 8003f58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f5a:	4b8f      	ldr	r3, [pc, #572]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f5e:	4a8e      	ldr	r2, [pc, #568]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f64:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f66:	4b8c      	ldr	r3, [pc, #560]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6a:	4a8b      	ldr	r2, [pc, #556]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f6c:	f043 0301 	orr.w	r3, r3, #1
 8003f70:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f72:	e028      	b.n	8003fc6 <HAL_RCC_OscConfig+0x592>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	2b85      	cmp	r3, #133	@ 0x85
 8003f7a:	d112      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x56e>
 8003f7c:	4b86      	ldr	r3, [pc, #536]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f80:	4a85      	ldr	r2, [pc, #532]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f82:	f043 0304 	orr.w	r3, r3, #4
 8003f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f88:	4b83      	ldr	r3, [pc, #524]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8c:	4a82      	ldr	r2, [pc, #520]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f94:	4b80      	ldr	r3, [pc, #512]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f98:	4a7f      	ldr	r2, [pc, #508]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003f9a:	f043 0301 	orr.w	r3, r3, #1
 8003f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fa0:	e011      	b.n	8003fc6 <HAL_RCC_OscConfig+0x592>
 8003fa2:	4b7d      	ldr	r3, [pc, #500]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa6:	4a7c      	ldr	r2, [pc, #496]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fa8:	f023 0301 	bic.w	r3, r3, #1
 8003fac:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fae:	4b7a      	ldr	r3, [pc, #488]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb2:	4a79      	ldr	r2, [pc, #484]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fb4:	f023 0304 	bic.w	r3, r3, #4
 8003fb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fba:	4b77      	ldr	r3, [pc, #476]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fbe:	4a76      	ldr	r2, [pc, #472]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fc4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d015      	beq.n	8003ffa <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fce:	f7fd fbfd 	bl	80017cc <HAL_GetTick>
 8003fd2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fd4:	e00a      	b.n	8003fec <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fd6:	f7fd fbf9 	bl	80017cc <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e14c      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fec:	4b6a      	ldr	r3, [pc, #424]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8003fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0ee      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x5a2>
 8003ff8:	e014      	b.n	8004024 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffa:	f7fd fbe7 	bl	80017cc <HAL_GetTick>
 8003ffe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004000:	e00a      	b.n	8004018 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004002:	f7fd fbe3 	bl	80017cc <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004010:	4293      	cmp	r3, r2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e136      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004018:	4b5f      	ldr	r3, [pc, #380]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800401a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1ee      	bne.n	8004002 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 812b 	beq.w	8004284 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800402e:	4b5a      	ldr	r3, [pc, #360]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004036:	2b18      	cmp	r3, #24
 8004038:	f000 80bb 	beq.w	80041b2 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	2b02      	cmp	r3, #2
 8004042:	f040 8095 	bne.w	8004170 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004046:	4b54      	ldr	r3, [pc, #336]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a53      	ldr	r2, [pc, #332]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800404c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004052:	f7fd fbbb 	bl	80017cc <HAL_GetTick>
 8004056:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004058:	e008      	b.n	800406c <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800405a:	f7fd fbb7 	bl	80017cc <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d901      	bls.n	800406c <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e10c      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800406c:	4b4a      	ldr	r3, [pc, #296]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1f0      	bne.n	800405a <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004078:	4b47      	ldr	r3, [pc, #284]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800407a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800407c:	4b47      	ldr	r3, [pc, #284]	@ (800419c <HAL_RCC_OscConfig+0x768>)
 800407e:	4013      	ands	r3, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004088:	0112      	lsls	r2, r2, #4
 800408a:	430a      	orrs	r2, r1
 800408c:	4942      	ldr	r1, [pc, #264]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800408e:	4313      	orrs	r3, r2
 8004090:	628b      	str	r3, [r1, #40]	@ 0x28
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	3b01      	subs	r3, #1
 8004098:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a0:	3b01      	subs	r3, #1
 80040a2:	025b      	lsls	r3, r3, #9
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ac:	3b01      	subs	r3, #1
 80040ae:	041b      	lsls	r3, r3, #16
 80040b0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80040b4:	431a      	orrs	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ba:	3b01      	subs	r3, #1
 80040bc:	061b      	lsls	r3, r3, #24
 80040be:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040c2:	4935      	ldr	r1, [pc, #212]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80040c8:	4b33      	ldr	r3, [pc, #204]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040cc:	4a32      	ldr	r2, [pc, #200]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040ce:	f023 0301 	bic.w	r3, r3, #1
 80040d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80040d4:	4b30      	ldr	r3, [pc, #192]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040d8:	4b31      	ldr	r3, [pc, #196]	@ (80041a0 <HAL_RCC_OscConfig+0x76c>)
 80040da:	4013      	ands	r3, r2
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80040e0:	00d2      	lsls	r2, r2, #3
 80040e2:	492d      	ldr	r1, [pc, #180]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80040e8:	4b2b      	ldr	r3, [pc, #172]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ec:	f023 020c 	bic.w	r2, r3, #12
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	4928      	ldr	r1, [pc, #160]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80040fa:	4b27      	ldr	r3, [pc, #156]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 80040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fe:	f023 0202 	bic.w	r2, r3, #2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004106:	4924      	ldr	r1, [pc, #144]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004108:	4313      	orrs	r3, r2
 800410a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800410c:	4b22      	ldr	r3, [pc, #136]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800410e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004110:	4a21      	ldr	r2, [pc, #132]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004116:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004118:	4b1f      	ldr	r3, [pc, #124]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800411a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800411c:	4a1e      	ldr	r2, [pc, #120]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800411e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004124:	4b1c      	ldr	r3, [pc, #112]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004128:	4a1b      	ldr	r2, [pc, #108]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800412a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800412e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004130:	4b19      	ldr	r3, [pc, #100]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004134:	4a18      	ldr	r2, [pc, #96]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800413c:	4b16      	ldr	r3, [pc, #88]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a15      	ldr	r2, [pc, #84]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004148:	f7fd fb40 	bl	80017cc <HAL_GetTick>
 800414c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004150:	f7fd fb3c 	bl	80017cc <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e091      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004162:	4b0d      	ldr	r3, [pc, #52]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0x71c>
 800416e:	e089      	b.n	8004284 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a08      	ldr	r2, [pc, #32]	@ (8004198 <HAL_RCC_OscConfig+0x764>)
 8004176:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800417a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417c:	f7fd fb26 	bl	80017cc <HAL_GetTick>
 8004180:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004182:	e00f      	b.n	80041a4 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004184:	f7fd fb22 	bl	80017cc <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d908      	bls.n	80041a4 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e077      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
 8004196:	bf00      	nop
 8004198:	58024400 	.word	0x58024400
 800419c:	fffffc0c 	.word	0xfffffc0c
 80041a0:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1e9      	bne.n	8004184 <HAL_RCC_OscConfig+0x750>
 80041b0:	e068      	b.n	8004284 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80041b2:	4b37      	ldr	r3, [pc, #220]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80041b8:	4b35      	ldr	r3, [pc, #212]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 80041ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041bc:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d031      	beq.n	800422a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f003 0203 	and.w	r2, r3, #3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d12a      	bne.n	800422a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	091b      	lsrs	r3, r3, #4
 80041d8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d122      	bne.n	800422a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ee:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d11a      	bne.n	800422a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	0a5b      	lsrs	r3, r3, #9
 80041f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004200:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004202:	429a      	cmp	r2, r3
 8004204:	d111      	bne.n	800422a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	0c1b      	lsrs	r3, r3, #16
 800420a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004212:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004214:	429a      	cmp	r2, r3
 8004216:	d108      	bne.n	800422a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	0e1b      	lsrs	r3, r3, #24
 800421c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004224:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004226:	429a      	cmp	r2, r3
 8004228:	d001      	beq.n	800422e <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e02b      	b.n	8004286 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800422e:	4b18      	ldr	r3, [pc, #96]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 8004230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004232:	08db      	lsrs	r3, r3, #3
 8004234:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004238:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	429a      	cmp	r2, r3
 8004242:	d01f      	beq.n	8004284 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004244:	4b12      	ldr	r3, [pc, #72]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 8004246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004248:	4a11      	ldr	r2, [pc, #68]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 800424a:	f023 0301 	bic.w	r3, r3, #1
 800424e:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004250:	f7fd fabc 	bl	80017cc <HAL_GetTick>
 8004254:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004256:	bf00      	nop
 8004258:	f7fd fab8 	bl	80017cc <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	4293      	cmp	r3, r2
 8004262:	d0f9      	beq.n	8004258 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004264:	4b0a      	ldr	r3, [pc, #40]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 8004266:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004268:	4b0a      	ldr	r3, [pc, #40]	@ (8004294 <HAL_RCC_OscConfig+0x860>)
 800426a:	4013      	ands	r3, r2
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004270:	00d2      	lsls	r2, r2, #3
 8004272:	4907      	ldr	r1, [pc, #28]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 8004274:	4313      	orrs	r3, r2
 8004276:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 800427a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427c:	4a04      	ldr	r2, [pc, #16]	@ (8004290 <HAL_RCC_OscConfig+0x85c>)
 800427e:	f043 0301 	orr.w	r3, r3, #1
 8004282:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3730      	adds	r7, #48	@ 0x30
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	58024400 	.word	0x58024400
 8004294:	ffff0007 	.word	0xffff0007

08004298 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e19c      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042ac:	4b8a      	ldr	r3, [pc, #552]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 030f 	and.w	r3, r3, #15
 80042b4:	683a      	ldr	r2, [r7, #0]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d910      	bls.n	80042dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ba:	4b87      	ldr	r3, [pc, #540]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f023 020f 	bic.w	r2, r3, #15
 80042c2:	4985      	ldr	r1, [pc, #532]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ca:	4b83      	ldr	r3, [pc, #524]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 030f 	and.w	r3, r3, #15
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d001      	beq.n	80042dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e184      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d010      	beq.n	800430a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	4b7b      	ldr	r3, [pc, #492]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d908      	bls.n	800430a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80042f8:	4b78      	ldr	r3, [pc, #480]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	4975      	ldr	r1, [pc, #468]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004306:	4313      	orrs	r3, r2
 8004308:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0308 	and.w	r3, r3, #8
 8004312:	2b00      	cmp	r3, #0
 8004314:	d010      	beq.n	8004338 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	4b70      	ldr	r3, [pc, #448]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004322:	429a      	cmp	r2, r3
 8004324:	d908      	bls.n	8004338 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004326:	4b6d      	ldr	r3, [pc, #436]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	496a      	ldr	r1, [pc, #424]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004334:	4313      	orrs	r3, r2
 8004336:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0310 	and.w	r3, r3, #16
 8004340:	2b00      	cmp	r3, #0
 8004342:	d010      	beq.n	8004366 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	699a      	ldr	r2, [r3, #24]
 8004348:	4b64      	ldr	r3, [pc, #400]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004350:	429a      	cmp	r2, r3
 8004352:	d908      	bls.n	8004366 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004354:	4b61      	ldr	r3, [pc, #388]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	495e      	ldr	r1, [pc, #376]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004362:	4313      	orrs	r3, r2
 8004364:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0320 	and.w	r3, r3, #32
 800436e:	2b00      	cmp	r3, #0
 8004370:	d010      	beq.n	8004394 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69da      	ldr	r2, [r3, #28]
 8004376:	4b59      	ldr	r3, [pc, #356]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800437e:	429a      	cmp	r2, r3
 8004380:	d908      	bls.n	8004394 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004382:	4b56      	ldr	r3, [pc, #344]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	69db      	ldr	r3, [r3, #28]
 800438e:	4953      	ldr	r1, [pc, #332]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004390:	4313      	orrs	r3, r2
 8004392:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d010      	beq.n	80043c2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	4b4d      	ldr	r3, [pc, #308]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	f003 030f 	and.w	r3, r3, #15
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d908      	bls.n	80043c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b0:	4b4a      	ldr	r3, [pc, #296]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	f023 020f 	bic.w	r2, r3, #15
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	4947      	ldr	r1, [pc, #284]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d055      	beq.n	800447a <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80043ce:	4b43      	ldr	r3, [pc, #268]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	4940      	ldr	r1, [pc, #256]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d107      	bne.n	80043f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043e8:	4b3c      	ldr	r3, [pc, #240]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d121      	bne.n	8004438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e0f6      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d107      	bne.n	8004410 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004400:	4b36      	ldr	r3, [pc, #216]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d115      	bne.n	8004438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e0ea      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d107      	bne.n	8004428 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004418:	4b30      	ldr	r3, [pc, #192]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004420:	2b00      	cmp	r3, #0
 8004422:	d109      	bne.n	8004438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e0de      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004428:	4b2c      	ldr	r3, [pc, #176]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e0d6      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004438:	4b28      	ldr	r3, [pc, #160]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f023 0207 	bic.w	r2, r3, #7
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	4925      	ldr	r1, [pc, #148]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004446:	4313      	orrs	r3, r2
 8004448:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800444a:	f7fd f9bf 	bl	80017cc <HAL_GetTick>
 800444e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004450:	e00a      	b.n	8004468 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004452:	f7fd f9bb 	bl	80017cc <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004460:	4293      	cmp	r3, r2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e0be      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004468:	4b1c      	ldr	r3, [pc, #112]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	429a      	cmp	r2, r3
 8004478:	d1eb      	bne.n	8004452 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d010      	beq.n	80044a8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	4b14      	ldr	r3, [pc, #80]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	f003 030f 	and.w	r3, r3, #15
 8004492:	429a      	cmp	r2, r3
 8004494:	d208      	bcs.n	80044a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004496:	4b11      	ldr	r3, [pc, #68]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	f023 020f 	bic.w	r2, r3, #15
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	490e      	ldr	r1, [pc, #56]	@ (80044dc <HAL_RCC_ClockConfig+0x244>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044a8:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d214      	bcs.n	80044e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044b6:	4b08      	ldr	r3, [pc, #32]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f023 020f 	bic.w	r2, r3, #15
 80044be:	4906      	ldr	r1, [pc, #24]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044c6:	4b04      	ldr	r3, [pc, #16]	@ (80044d8 <HAL_RCC_ClockConfig+0x240>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e086      	b.n	80045e6 <HAL_RCC_ClockConfig+0x34e>
 80044d8:	52002000 	.word	0x52002000
 80044dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0304 	and.w	r3, r3, #4
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d010      	beq.n	800450e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	4b3f      	ldr	r3, [pc, #252]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d208      	bcs.n	800450e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80044fc:	4b3c      	ldr	r3, [pc, #240]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	4939      	ldr	r1, [pc, #228]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 800450a:	4313      	orrs	r3, r2
 800450c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d010      	beq.n	800453c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695a      	ldr	r2, [r3, #20]
 800451e:	4b34      	ldr	r3, [pc, #208]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004526:	429a      	cmp	r2, r3
 8004528:	d208      	bcs.n	800453c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800452a:	4b31      	ldr	r3, [pc, #196]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	492e      	ldr	r1, [pc, #184]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 8004538:	4313      	orrs	r3, r2
 800453a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0310 	and.w	r3, r3, #16
 8004544:	2b00      	cmp	r3, #0
 8004546:	d010      	beq.n	800456a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	699a      	ldr	r2, [r3, #24]
 800454c:	4b28      	ldr	r3, [pc, #160]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004554:	429a      	cmp	r2, r3
 8004556:	d208      	bcs.n	800456a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004558:	4b25      	ldr	r3, [pc, #148]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	4922      	ldr	r1, [pc, #136]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 8004566:	4313      	orrs	r3, r2
 8004568:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0320 	and.w	r3, r3, #32
 8004572:	2b00      	cmp	r3, #0
 8004574:	d010      	beq.n	8004598 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69da      	ldr	r2, [r3, #28]
 800457a:	4b1d      	ldr	r3, [pc, #116]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004582:	429a      	cmp	r2, r3
 8004584:	d208      	bcs.n	8004598 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004586:	4b1a      	ldr	r3, [pc, #104]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	4917      	ldr	r1, [pc, #92]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 8004594:	4313      	orrs	r3, r2
 8004596:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8004598:	f000 f834 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 800459c:	4602      	mov	r2, r0
 800459e:	4b14      	ldr	r3, [pc, #80]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	0a1b      	lsrs	r3, r3, #8
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	4912      	ldr	r1, [pc, #72]	@ (80045f4 <HAL_RCC_ClockConfig+0x35c>)
 80045aa:	5ccb      	ldrb	r3, [r1, r3]
 80045ac:	f003 031f 	and.w	r3, r3, #31
 80045b0:	fa22 f303 	lsr.w	r3, r2, r3
 80045b4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80045b6:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <HAL_RCC_ClockConfig+0x358>)
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	4a0d      	ldr	r2, [pc, #52]	@ (80045f4 <HAL_RCC_ClockConfig+0x35c>)
 80045c0:	5cd3      	ldrb	r3, [r2, r3]
 80045c2:	f003 031f 	and.w	r3, r3, #31
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	fa22 f303 	lsr.w	r3, r2, r3
 80045cc:	4a0a      	ldr	r2, [pc, #40]	@ (80045f8 <HAL_RCC_ClockConfig+0x360>)
 80045ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80045d0:	4a0a      	ldr	r2, [pc, #40]	@ (80045fc <HAL_RCC_ClockConfig+0x364>)
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80045d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004600 <HAL_RCC_ClockConfig+0x368>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fd f8ac 	bl	8001738 <HAL_InitTick>
 80045e0:	4603      	mov	r3, r0
 80045e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	58024400 	.word	0x58024400
 80045f4:	0800c760 	.word	0x0800c760
 80045f8:	24000004 	.word	0x24000004
 80045fc:	24000000 	.word	0x24000000
 8004600:	24000008 	.word	0x24000008

08004604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004604:	b480      	push	{r7}
 8004606:	b089      	sub	sp, #36	@ 0x24
 8004608:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800460a:	4bb3      	ldr	r3, [pc, #716]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004612:	2b18      	cmp	r3, #24
 8004614:	f200 8155 	bhi.w	80048c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004618:	a201      	add	r2, pc, #4	@ (adr r2, 8004620 <HAL_RCC_GetSysClockFreq+0x1c>)
 800461a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461e:	bf00      	nop
 8004620:	08004685 	.word	0x08004685
 8004624:	080048c3 	.word	0x080048c3
 8004628:	080048c3 	.word	0x080048c3
 800462c:	080048c3 	.word	0x080048c3
 8004630:	080048c3 	.word	0x080048c3
 8004634:	080048c3 	.word	0x080048c3
 8004638:	080048c3 	.word	0x080048c3
 800463c:	080048c3 	.word	0x080048c3
 8004640:	080046ab 	.word	0x080046ab
 8004644:	080048c3 	.word	0x080048c3
 8004648:	080048c3 	.word	0x080048c3
 800464c:	080048c3 	.word	0x080048c3
 8004650:	080048c3 	.word	0x080048c3
 8004654:	080048c3 	.word	0x080048c3
 8004658:	080048c3 	.word	0x080048c3
 800465c:	080048c3 	.word	0x080048c3
 8004660:	080046b1 	.word	0x080046b1
 8004664:	080048c3 	.word	0x080048c3
 8004668:	080048c3 	.word	0x080048c3
 800466c:	080048c3 	.word	0x080048c3
 8004670:	080048c3 	.word	0x080048c3
 8004674:	080048c3 	.word	0x080048c3
 8004678:	080048c3 	.word	0x080048c3
 800467c:	080048c3 	.word	0x080048c3
 8004680:	080046b7 	.word	0x080046b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004684:	4b94      	ldr	r3, [pc, #592]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b00      	cmp	r3, #0
 800468e:	d009      	beq.n	80046a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004690:	4b91      	ldr	r3, [pc, #580]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	08db      	lsrs	r3, r3, #3
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	4a90      	ldr	r2, [pc, #576]	@ (80048dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800469c:	fa22 f303 	lsr.w	r3, r2, r3
 80046a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80046a2:	e111      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80046a4:	4b8d      	ldr	r3, [pc, #564]	@ (80048dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046a6:	61bb      	str	r3, [r7, #24]
      break;
 80046a8:	e10e      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80046aa:	4b8d      	ldr	r3, [pc, #564]	@ (80048e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80046ac:	61bb      	str	r3, [r7, #24]
      break;
 80046ae:	e10b      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80046b0:	4b8c      	ldr	r3, [pc, #560]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80046b2:	61bb      	str	r3, [r7, #24]
      break;
 80046b4:	e108      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80046b6:	4b88      	ldr	r3, [pc, #544]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80046c0:	4b85      	ldr	r3, [pc, #532]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80046cc:	4b82      	ldr	r3, [pc, #520]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80046d6:	4b80      	ldr	r3, [pc, #512]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046da:	08db      	lsrs	r3, r3, #3
 80046dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 80e1 	beq.w	80048bc <HAL_RCC_GetSysClockFreq+0x2b8>
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	f000 8083 	beq.w	8004808 <HAL_RCC_GetSysClockFreq+0x204>
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	2b02      	cmp	r3, #2
 8004706:	f200 80a1 	bhi.w	800484c <HAL_RCC_GetSysClockFreq+0x248>
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x114>
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d056      	beq.n	80047c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004716:	e099      	b.n	800484c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004718:	4b6f      	ldr	r3, [pc, #444]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	2b00      	cmp	r3, #0
 8004722:	d02d      	beq.n	8004780 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004724:	4b6c      	ldr	r3, [pc, #432]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	08db      	lsrs	r3, r3, #3
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	4a6b      	ldr	r2, [pc, #428]	@ (80048dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
 8004734:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	ee07 3a90 	vmov	s15, r3
 800473c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	ee07 3a90 	vmov	s15, r3
 8004746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800474a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800474e:	4b62      	ldr	r3, [pc, #392]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004756:	ee07 3a90 	vmov	s15, r3
 800475a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800475e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004762:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80048e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800476a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800476e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800477a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800477e:	e087      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	ee07 3a90 	vmov	s15, r3
 8004786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800478a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80048ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800478e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004792:	4b51      	ldr	r3, [pc, #324]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80047a6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80048e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047c2:	e065      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	ee07 3a90 	vmov	s15, r3
 80047ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80048f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80047d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047d6:	4b40      	ldr	r3, [pc, #256]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047de:	ee07 3a90 	vmov	s15, r3
 80047e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047ea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80048e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004802:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004806:	e043      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004812:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80048f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800481a:	4b2f      	ldr	r3, [pc, #188]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800481c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004822:	ee07 3a90 	vmov	s15, r3
 8004826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800482a:	ed97 6a02 	vldr	s12, [r7, #8]
 800482e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80048e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800483a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800483e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004846:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800484a:	e021      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004856:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80048f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800485a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800485e:	4b1e      	ldr	r3, [pc, #120]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800486e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004872:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80048e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800487a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800487e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800488a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800488e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004890:	4b11      	ldr	r3, [pc, #68]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004894:	0a5b      	lsrs	r3, r3, #9
 8004896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800489a:	3301      	adds	r3, #1
 800489c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	ee07 3a90 	vmov	s15, r3
 80048a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80048a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80048ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048b4:	ee17 3a90 	vmov	r3, s15
 80048b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80048ba:	e005      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	61bb      	str	r3, [r7, #24]
      break;
 80048c0:	e002      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80048c2:	4b07      	ldr	r3, [pc, #28]	@ (80048e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80048c4:	61bb      	str	r3, [r7, #24]
      break;
 80048c6:	bf00      	nop
  }

  return sysclockfreq;
 80048c8:	69bb      	ldr	r3, [r7, #24]
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3724      	adds	r7, #36	@ 0x24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	58024400 	.word	0x58024400
 80048dc:	03d09000 	.word	0x03d09000
 80048e0:	003d0900 	.word	0x003d0900
 80048e4:	016e3600 	.word	0x016e3600
 80048e8:	46000000 	.word	0x46000000
 80048ec:	4c742400 	.word	0x4c742400
 80048f0:	4a742400 	.word	0x4a742400
 80048f4:	4bb71b00 	.word	0x4bb71b00

080048f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80048fe:	f7ff fe81 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 8004902:	4602      	mov	r2, r0
 8004904:	4b10      	ldr	r3, [pc, #64]	@ (8004948 <HAL_RCC_GetHCLKFreq+0x50>)
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	0a1b      	lsrs	r3, r3, #8
 800490a:	f003 030f 	and.w	r3, r3, #15
 800490e:	490f      	ldr	r1, [pc, #60]	@ (800494c <HAL_RCC_GetHCLKFreq+0x54>)
 8004910:	5ccb      	ldrb	r3, [r1, r3]
 8004912:	f003 031f 	and.w	r3, r3, #31
 8004916:	fa22 f303 	lsr.w	r3, r2, r3
 800491a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800491c:	4b0a      	ldr	r3, [pc, #40]	@ (8004948 <HAL_RCC_GetHCLKFreq+0x50>)
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	f003 030f 	and.w	r3, r3, #15
 8004924:	4a09      	ldr	r2, [pc, #36]	@ (800494c <HAL_RCC_GetHCLKFreq+0x54>)
 8004926:	5cd3      	ldrb	r3, [r2, r3]
 8004928:	f003 031f 	and.w	r3, r3, #31
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	fa22 f303 	lsr.w	r3, r2, r3
 8004932:	4a07      	ldr	r2, [pc, #28]	@ (8004950 <HAL_RCC_GetHCLKFreq+0x58>)
 8004934:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004936:	4a07      	ldr	r2, [pc, #28]	@ (8004954 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800493c:	4b04      	ldr	r3, [pc, #16]	@ (8004950 <HAL_RCC_GetHCLKFreq+0x58>)
 800493e:	681b      	ldr	r3, [r3, #0]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	58024400 	.word	0x58024400
 800494c:	0800c760 	.word	0x0800c760
 8004950:	24000004 	.word	0x24000004
 8004954:	24000000 	.word	0x24000000

08004958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800495c:	f7ff ffcc 	bl	80048f8 <HAL_RCC_GetHCLKFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b06      	ldr	r3, [pc, #24]	@ (800497c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	091b      	lsrs	r3, r3, #4
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	4904      	ldr	r1, [pc, #16]	@ (8004980 <HAL_RCC_GetPCLK1Freq+0x28>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004978:	4618      	mov	r0, r3
 800497a:	bd80      	pop	{r7, pc}
 800497c:	58024400 	.word	0x58024400
 8004980:	0800c760 	.word	0x0800c760

08004984 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004988:	b0c8      	sub	sp, #288	@ 0x120
 800498a:	af00      	add	r7, sp, #0
 800498c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004990:	2300      	movs	r3, #0
 8004992:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004996:	2300      	movs	r3, #0
 8004998:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800499c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80049a8:	2500      	movs	r5, #0
 80049aa:	ea54 0305 	orrs.w	r3, r4, r5
 80049ae:	d049      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80049b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049ba:	d02f      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80049bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049c0:	d828      	bhi.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80049c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049c6:	d01a      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80049c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049cc:	d822      	bhi.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d003      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x56>
 80049d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049d6:	d007      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80049d8:	e01c      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049da:	4ba7      	ldr	r3, [pc, #668]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049de:	4aa6      	ldr	r2, [pc, #664]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049e6:	e01a      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049ec:	3308      	adds	r3, #8
 80049ee:	2102      	movs	r1, #2
 80049f0:	4618      	mov	r0, r3
 80049f2:	f002 fa6d 	bl	8006ed0 <RCCEx_PLL2_Config>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049fc:	e00f      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a02:	3328      	adds	r3, #40	@ 0x28
 8004a04:	2102      	movs	r1, #2
 8004a06:	4618      	mov	r0, r3
 8004a08:	f002 fb14 	bl	8007034 <RCCEx_PLL3_Config>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a12:	e004      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004a1a:	e000      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a1e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10a      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004a26:	4b94      	ldr	r3, [pc, #592]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a2a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004a2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a34:	4a90      	ldr	r2, [pc, #576]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a36:	430b      	orrs	r3, r1
 8004a38:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a3a:	e003      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a3c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a40:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004a50:	f04f 0900 	mov.w	r9, #0
 8004a54:	ea58 0309 	orrs.w	r3, r8, r9
 8004a58:	d047      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004a5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a60:	2b04      	cmp	r3, #4
 8004a62:	d82a      	bhi.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004a64:	a201      	add	r2, pc, #4	@ (adr r2, 8004a6c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6a:	bf00      	nop
 8004a6c:	08004a81 	.word	0x08004a81
 8004a70:	08004a8f 	.word	0x08004a8f
 8004a74:	08004aa5 	.word	0x08004aa5
 8004a78:	08004ac3 	.word	0x08004ac3
 8004a7c:	08004ac3 	.word	0x08004ac3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a80:	4b7d      	ldr	r3, [pc, #500]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	4a7c      	ldr	r2, [pc, #496]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a8c:	e01a      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a92:	3308      	adds	r3, #8
 8004a94:	2100      	movs	r1, #0
 8004a96:	4618      	mov	r0, r3
 8004a98:	f002 fa1a 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004aa2:	e00f      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004aa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aa8:	3328      	adds	r3, #40	@ 0x28
 8004aaa:	2100      	movs	r1, #0
 8004aac:	4618      	mov	r0, r3
 8004aae:	f002 fac1 	bl	8007034 <RCCEx_PLL3_Config>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ab8:	e004      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004ac0:	e000      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004ac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ac4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10a      	bne.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004acc:	4b6a      	ldr	r3, [pc, #424]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ace:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ad0:	f023 0107 	bic.w	r1, r3, #7
 8004ad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ada:	4a67      	ldr	r2, [pc, #412]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004adc:	430b      	orrs	r3, r1
 8004ade:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ae0:	e003      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ae2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ae6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8004aea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004af6:	f04f 0b00 	mov.w	fp, #0
 8004afa:	ea5a 030b 	orrs.w	r3, sl, fp
 8004afe:	d054      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8004b00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b06:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b0a:	d036      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004b0c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b10:	d82f      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b16:	d032      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b1c:	d829      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b20:	d02f      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8004b22:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b24:	d825      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b26:	2b80      	cmp	r3, #128	@ 0x80
 8004b28:	d018      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8004b2a:	2b80      	cmp	r3, #128	@ 0x80
 8004b2c:	d821      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004b32:	2b40      	cmp	r3, #64	@ 0x40
 8004b34:	d007      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8004b36:	e01c      	b.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b38:	4b4f      	ldr	r3, [pc, #316]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3c:	4a4e      	ldr	r2, [pc, #312]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8004b44:	e01e      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b4a:	3308      	adds	r3, #8
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f002 f9be 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004b54:	4603      	mov	r3, r0
 8004b56:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8004b5a:	e013      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b60:	3328      	adds	r3, #40	@ 0x28
 8004b62:	2100      	movs	r1, #0
 8004b64:	4618      	mov	r0, r3
 8004b66:	f002 fa65 	bl	8007034 <RCCEx_PLL3_Config>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8004b70:	e008      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004b78:	e004      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8004b7a:	bf00      	nop
 8004b7c:	e002      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8004b7e:	bf00      	nop
 8004b80:	e000      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8004b82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b84:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10a      	bne.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8004b8c:	4b3a      	ldr	r3, [pc, #232]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b90:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004b94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b9a:	4a37      	ldr	r2, [pc, #220]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ba0:	e003      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ba6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8004baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004bb6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004bc0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	d05c      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8004bca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bd0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004bd4:	d03b      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004bd6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004bda:	d834      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004be0:	d037      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8004be2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004be6:	d82e      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004be8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004bec:	d033      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004bee:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004bf2:	d828      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf8:	d01a      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8004bfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bfe:	d822      	bhi.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x288>
 8004c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c08:	d007      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004c0a:	e01c      	b.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c10:	4a19      	ldr	r2, [pc, #100]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004c18:	e01e      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c1e:	3308      	adds	r3, #8
 8004c20:	2100      	movs	r1, #0
 8004c22:	4618      	mov	r0, r3
 8004c24:	f002 f954 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004c2e:	e013      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c34:	3328      	adds	r3, #40	@ 0x28
 8004c36:	2100      	movs	r1, #0
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f002 f9fb 	bl	8007034 <RCCEx_PLL3_Config>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004c44:	e008      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c4c:	e004      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004c4e:	bf00      	nop
 8004c50:	e002      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004c52:	bf00      	nop
 8004c54:	e000      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004c56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c58:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10d      	bne.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8004c60:	4b05      	ldr	r3, [pc, #20]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c64:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c6e:	4a02      	ldr	r2, [pc, #8]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c70:	430b      	orrs	r3, r1
 8004c72:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c74:	e006      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8004c76:	bf00      	nop
 8004c78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c7c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c80:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004c84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004c90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c94:	2300      	movs	r3, #0
 8004c96:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004c9a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	d03a      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004caa:	2b30      	cmp	r3, #48	@ 0x30
 8004cac:	d01f      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004cae:	2b30      	cmp	r3, #48	@ 0x30
 8004cb0:	d819      	bhi.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004cb2:	2b20      	cmp	r3, #32
 8004cb4:	d00c      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004cb6:	2b20      	cmp	r3, #32
 8004cb8:	d815      	bhi.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d019      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8004cbe:	2b10      	cmp	r3, #16
 8004cc0:	d111      	bne.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cc2:	4bae      	ldr	r3, [pc, #696]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc6:	4aad      	ldr	r2, [pc, #692]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004cce:	e011      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cd4:	3308      	adds	r3, #8
 8004cd6:	2102      	movs	r1, #2
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f002 f8f9 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004ce4:	e006      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004cec:	e002      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8004cee:	bf00      	nop
 8004cf0:	e000      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8004cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d10a      	bne.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004cfc:	4b9f      	ldr	r3, [pc, #636]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d00:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d0a:	4a9c      	ldr	r2, [pc, #624]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d0c:	430b      	orrs	r3, r1
 8004d0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d10:	e003      	b.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d12:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d16:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004d1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d22:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d26:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d30:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4313      	orrs	r3, r2
 8004d38:	d051      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004d3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d44:	d035      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004d46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d4a:	d82e      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004d4c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d50:	d031      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8004d52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d56:	d828      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004d58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d5c:	d01a      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8004d5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d62:	d822      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d003      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8004d68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d6c:	d007      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8004d6e:	e01c      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d70:	4b82      	ldr	r3, [pc, #520]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d74:	4a81      	ldr	r2, [pc, #516]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004d7c:	e01c      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d82:	3308      	adds	r3, #8
 8004d84:	2100      	movs	r1, #0
 8004d86:	4618      	mov	r0, r3
 8004d88:	f002 f8a2 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004d92:	e011      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d98:	3328      	adds	r3, #40	@ 0x28
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f002 f949 	bl	8007034 <RCCEx_PLL3_Config>
 8004da2:	4603      	mov	r3, r0
 8004da4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004da8:	e006      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004db0:	e002      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8004db2:	bf00      	nop
 8004db4:	e000      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8004db6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004db8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10a      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004dc0:	4b6e      	ldr	r3, [pc, #440]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004dc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dc4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004dc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004dcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dce:	4a6b      	ldr	r2, [pc, #428]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dd4:	e003      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004dda:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004dde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004dea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004dee:	2300      	movs	r3, #0
 8004df0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004df4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	d053      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004dfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e08:	d033      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8004e0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e0e:	d82c      	bhi.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004e10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e14:	d02f      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8004e16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e1a:	d826      	bhi.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004e1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e20:	d02b      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004e22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e26:	d820      	bhi.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004e28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e2c:	d012      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004e2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e32:	d81a      	bhi.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d022      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8004e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3c:	d115      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e42:	3308      	adds	r3, #8
 8004e44:	2101      	movs	r1, #1
 8004e46:	4618      	mov	r0, r3
 8004e48:	f002 f842 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004e52:	e015      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e58:	3328      	adds	r3, #40	@ 0x28
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f002 f8e9 	bl	8007034 <RCCEx_PLL3_Config>
 8004e62:	4603      	mov	r3, r0
 8004e64:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004e68:	e00a      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004e70:	e006      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004e72:	bf00      	nop
 8004e74:	e004      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004e76:	bf00      	nop
 8004e78:	e002      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004e7a:	bf00      	nop
 8004e7c:	e000      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e80:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10a      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004e88:	4b3c      	ldr	r3, [pc, #240]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e8c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004e90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e96:	4a39      	ldr	r2, [pc, #228]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e9c:	e003      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ea2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004ea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eae:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004eb2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ebc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	d060      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004ec6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004eca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004ece:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8004ed2:	d039      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8004ed4:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8004ed8:	d832      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ede:	d035      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004ee0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ee4:	d82c      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eea:	d031      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef0:	d826      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004ef2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ef6:	d02d      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004ef8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004efc:	d820      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004efe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f02:	d012      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004f04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f08:	d81a      	bhi.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d024      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004f0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f12:	d115      	bne.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f18:	3308      	adds	r3, #8
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f001 ffd7 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004f22:	4603      	mov	r3, r0
 8004f24:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004f28:	e017      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f2e:	3328      	adds	r3, #40	@ 0x28
 8004f30:	2101      	movs	r1, #1
 8004f32:	4618      	mov	r0, r3
 8004f34:	f002 f87e 	bl	8007034 <RCCEx_PLL3_Config>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004f3e:	e00c      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004f46:	e008      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004f48:	bf00      	nop
 8004f4a:	e006      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004f4c:	bf00      	nop
 8004f4e:	e004      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004f50:	bf00      	nop
 8004f52:	e002      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004f54:	bf00      	nop
 8004f56:	e000      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004f58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f5a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10e      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004f62:	4b06      	ldr	r3, [pc, #24]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f66:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004f6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f6e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004f72:	4a02      	ldr	r2, [pc, #8]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f74:	430b      	orrs	r3, r1
 8004f76:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f78:	e006      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004f7a:	bf00      	nop
 8004f7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f80:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f84:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004f88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004f94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004f9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	d037      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004fa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fb2:	d00e      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004fb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fb8:	d816      	bhi.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d018      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004fbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fc2:	d111      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fc4:	4bc4      	ldr	r3, [pc, #784]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc8:	4ac3      	ldr	r2, [pc, #780]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004fd0:	e00f      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fd6:	3308      	adds	r3, #8
 8004fd8:	2101      	movs	r1, #1
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f001 ff78 	bl	8006ed0 <RCCEx_PLL2_Config>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004fe6:	e004      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004fee:	e000      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004ff0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ff2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10a      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ffa:	4bb7      	ldr	r3, [pc, #732]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ffe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005002:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005006:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005008:	4ab3      	ldr	r2, [pc, #716]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800500a:	430b      	orrs	r3, r1
 800500c:	6513      	str	r3, [r2, #80]	@ 0x50
 800500e:	e003      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005010:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005014:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005018:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800501c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005020:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005028:	2300      	movs	r3, #0
 800502a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800502e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005032:	460b      	mov	r3, r1
 8005034:	4313      	orrs	r3, r2
 8005036:	d039      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800503c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800503e:	2b03      	cmp	r3, #3
 8005040:	d81c      	bhi.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005042:	a201      	add	r2, pc, #4	@ (adr r2, 8005048 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8005044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005048:	08005085 	.word	0x08005085
 800504c:	08005059 	.word	0x08005059
 8005050:	08005067 	.word	0x08005067
 8005054:	08005085 	.word	0x08005085
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005058:	4b9f      	ldr	r3, [pc, #636]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800505a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505c:	4a9e      	ldr	r2, [pc, #632]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800505e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005062:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005064:	e00f      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005066:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800506a:	3308      	adds	r3, #8
 800506c:	2102      	movs	r1, #2
 800506e:	4618      	mov	r0, r3
 8005070:	f001 ff2e 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005074:	4603      	mov	r3, r0
 8005076:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800507a:	e004      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005082:	e000      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005084:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005086:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10a      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800508e:	4b92      	ldr	r3, [pc, #584]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005092:	f023 0103 	bic.w	r1, r3, #3
 8005096:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800509a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800509c:	4a8e      	ldr	r2, [pc, #568]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800509e:	430b      	orrs	r3, r1
 80050a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050a2:	e003      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80050a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80050b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80050b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050bc:	2300      	movs	r3, #0
 80050be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80050c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80050c6:	460b      	mov	r3, r1
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f000 8099 	beq.w	8005200 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050ce:	4b83      	ldr	r3, [pc, #524]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a82      	ldr	r2, [pc, #520]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80050d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050da:	f7fc fb77 	bl	80017cc <HAL_GetTick>
 80050de:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050e2:	e00b      	b.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050e4:	f7fc fb72 	bl	80017cc <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b64      	cmp	r3, #100	@ 0x64
 80050f2:	d903      	bls.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80050fa:	e005      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050fc:	4b77      	ldr	r3, [pc, #476]	@ (80052dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005104:	2b00      	cmp	r3, #0
 8005106:	d0ed      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8005108:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800510c:	2b00      	cmp	r3, #0
 800510e:	d173      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005110:	4b71      	ldr	r3, [pc, #452]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005112:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005114:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005118:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800511c:	4053      	eors	r3, r2
 800511e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005122:	2b00      	cmp	r3, #0
 8005124:	d015      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005126:	4b6c      	ldr	r3, [pc, #432]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800512e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005132:	4b69      	ldr	r3, [pc, #420]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005136:	4a68      	ldr	r2, [pc, #416]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800513c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800513e:	4b66      	ldr	r3, [pc, #408]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005142:	4a65      	ldr	r2, [pc, #404]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005144:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005148:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800514a:	4a63      	ldr	r2, [pc, #396]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800514c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005150:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005152:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005156:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800515a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800515e:	d118      	bne.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005160:	f7fc fb34 	bl	80017cc <HAL_GetTick>
 8005164:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005168:	e00d      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800516a:	f7fc fb2f 	bl	80017cc <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005174:	1ad2      	subs	r2, r2, r3
 8005176:	f241 3388 	movw	r3, #5000	@ 0x1388
 800517a:	429a      	cmp	r2, r3
 800517c:	d903      	bls.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8005184:	e005      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005186:	4b54      	ldr	r3, [pc, #336]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0eb      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005192:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005196:	2b00      	cmp	r3, #0
 8005198:	d129      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800519a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800519e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051aa:	d10e      	bne.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x846>
 80051ac:	4b4a      	ldr	r3, [pc, #296]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80051b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80051b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051bc:	091a      	lsrs	r2, r3, #4
 80051be:	4b48      	ldr	r3, [pc, #288]	@ (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	4a45      	ldr	r2, [pc, #276]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051c4:	430b      	orrs	r3, r1
 80051c6:	6113      	str	r3, [r2, #16]
 80051c8:	e005      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80051ca:	4b43      	ldr	r3, [pc, #268]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	4a42      	ldr	r2, [pc, #264]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80051d4:	6113      	str	r3, [r2, #16]
 80051d6:	4b40      	ldr	r3, [pc, #256]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051d8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80051da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80051de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051e6:	4a3c      	ldr	r2, [pc, #240]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80051ec:	e008      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051ee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80051f2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80051f6:	e003      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80051fc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005200:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005208:	f002 0301 	and.w	r3, r2, #1
 800520c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005210:	2300      	movs	r3, #0
 8005212:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005216:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800521a:	460b      	mov	r3, r1
 800521c:	4313      	orrs	r3, r2
 800521e:	f000 8090 	beq.w	8005342 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005222:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005226:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800522a:	2b28      	cmp	r3, #40	@ 0x28
 800522c:	d870      	bhi.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800522e:	a201      	add	r2, pc, #4	@ (adr r2, 8005234 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005234:	08005319 	.word	0x08005319
 8005238:	08005311 	.word	0x08005311
 800523c:	08005311 	.word	0x08005311
 8005240:	08005311 	.word	0x08005311
 8005244:	08005311 	.word	0x08005311
 8005248:	08005311 	.word	0x08005311
 800524c:	08005311 	.word	0x08005311
 8005250:	08005311 	.word	0x08005311
 8005254:	080052e5 	.word	0x080052e5
 8005258:	08005311 	.word	0x08005311
 800525c:	08005311 	.word	0x08005311
 8005260:	08005311 	.word	0x08005311
 8005264:	08005311 	.word	0x08005311
 8005268:	08005311 	.word	0x08005311
 800526c:	08005311 	.word	0x08005311
 8005270:	08005311 	.word	0x08005311
 8005274:	080052fb 	.word	0x080052fb
 8005278:	08005311 	.word	0x08005311
 800527c:	08005311 	.word	0x08005311
 8005280:	08005311 	.word	0x08005311
 8005284:	08005311 	.word	0x08005311
 8005288:	08005311 	.word	0x08005311
 800528c:	08005311 	.word	0x08005311
 8005290:	08005311 	.word	0x08005311
 8005294:	08005319 	.word	0x08005319
 8005298:	08005311 	.word	0x08005311
 800529c:	08005311 	.word	0x08005311
 80052a0:	08005311 	.word	0x08005311
 80052a4:	08005311 	.word	0x08005311
 80052a8:	08005311 	.word	0x08005311
 80052ac:	08005311 	.word	0x08005311
 80052b0:	08005311 	.word	0x08005311
 80052b4:	08005319 	.word	0x08005319
 80052b8:	08005311 	.word	0x08005311
 80052bc:	08005311 	.word	0x08005311
 80052c0:	08005311 	.word	0x08005311
 80052c4:	08005311 	.word	0x08005311
 80052c8:	08005311 	.word	0x08005311
 80052cc:	08005311 	.word	0x08005311
 80052d0:	08005311 	.word	0x08005311
 80052d4:	08005319 	.word	0x08005319
 80052d8:	58024400 	.word	0x58024400
 80052dc:	58024800 	.word	0x58024800
 80052e0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052e8:	3308      	adds	r3, #8
 80052ea:	2101      	movs	r1, #1
 80052ec:	4618      	mov	r0, r3
 80052ee:	f001 fdef 	bl	8006ed0 <RCCEx_PLL2_Config>
 80052f2:	4603      	mov	r3, r0
 80052f4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80052f8:	e00f      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052fe:	3328      	adds	r3, #40	@ 0x28
 8005300:	2101      	movs	r1, #1
 8005302:	4618      	mov	r0, r3
 8005304:	f001 fe96 	bl	8007034 <RCCEx_PLL3_Config>
 8005308:	4603      	mov	r3, r0
 800530a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800530e:	e004      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005316:	e000      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005318:	bf00      	nop
    }

    if (ret == HAL_OK)
 800531a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10b      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005322:	4bc0      	ldr	r3, [pc, #768]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005326:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800532a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800532e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005332:	4abc      	ldr	r2, [pc, #752]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005334:	430b      	orrs	r3, r1
 8005336:	6553      	str	r3, [r2, #84]	@ 0x54
 8005338:	e003      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800533a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800533e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005342:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	f002 0302 	and.w	r3, r2, #2
 800534e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005352:	2300      	movs	r3, #0
 8005354:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005358:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800535c:	460b      	mov	r3, r1
 800535e:	4313      	orrs	r3, r2
 8005360:	d043      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005362:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800536a:	2b05      	cmp	r3, #5
 800536c:	d824      	bhi.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800536e:	a201      	add	r2, pc, #4	@ (adr r2, 8005374 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8005370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005374:	080053c1 	.word	0x080053c1
 8005378:	0800538d 	.word	0x0800538d
 800537c:	080053a3 	.word	0x080053a3
 8005380:	080053c1 	.word	0x080053c1
 8005384:	080053c1 	.word	0x080053c1
 8005388:	080053c1 	.word	0x080053c1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800538c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005390:	3308      	adds	r3, #8
 8005392:	2101      	movs	r1, #1
 8005394:	4618      	mov	r0, r3
 8005396:	f001 fd9b 	bl	8006ed0 <RCCEx_PLL2_Config>
 800539a:	4603      	mov	r3, r0
 800539c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80053a0:	e00f      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053a6:	3328      	adds	r3, #40	@ 0x28
 80053a8:	2101      	movs	r1, #1
 80053aa:	4618      	mov	r0, r3
 80053ac:	f001 fe42 	bl	8007034 <RCCEx_PLL3_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80053b6:	e004      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80053be:	e000      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80053c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053c2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10b      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80053ca:	4b96      	ldr	r3, [pc, #600]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80053cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ce:	f023 0107 	bic.w	r1, r3, #7
 80053d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053da:	4a92      	ldr	r2, [pc, #584]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80053dc:	430b      	orrs	r3, r1
 80053de:	6553      	str	r3, [r2, #84]	@ 0x54
 80053e0:	e003      	b.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053e2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80053e6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f2:	f002 0304 	and.w	r3, r2, #4
 80053f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053fa:	2300      	movs	r3, #0
 80053fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005400:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005404:	460b      	mov	r3, r1
 8005406:	4313      	orrs	r3, r2
 8005408:	d043      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800540a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800540e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005412:	2b05      	cmp	r3, #5
 8005414:	d824      	bhi.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8005416:	a201      	add	r2, pc, #4	@ (adr r2, 800541c <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8005418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541c:	08005469 	.word	0x08005469
 8005420:	08005435 	.word	0x08005435
 8005424:	0800544b 	.word	0x0800544b
 8005428:	08005469 	.word	0x08005469
 800542c:	08005469 	.word	0x08005469
 8005430:	08005469 	.word	0x08005469
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005434:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005438:	3308      	adds	r3, #8
 800543a:	2101      	movs	r1, #1
 800543c:	4618      	mov	r0, r3
 800543e:	f001 fd47 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005442:	4603      	mov	r3, r0
 8005444:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005448:	e00f      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800544a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800544e:	3328      	adds	r3, #40	@ 0x28
 8005450:	2101      	movs	r1, #1
 8005452:	4618      	mov	r0, r3
 8005454:	f001 fdee 	bl	8007034 <RCCEx_PLL3_Config>
 8005458:	4603      	mov	r3, r0
 800545a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800545e:	e004      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005466:	e000      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8005468:	bf00      	nop
    }

    if (ret == HAL_OK)
 800546a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10b      	bne.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005472:	4b6c      	ldr	r3, [pc, #432]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005476:	f023 0107 	bic.w	r1, r3, #7
 800547a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800547e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005482:	4a68      	ldr	r2, [pc, #416]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005484:	430b      	orrs	r3, r1
 8005486:	6593      	str	r3, [r2, #88]	@ 0x58
 8005488:	e003      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800548e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005492:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549a:	f002 0320 	and.w	r3, r2, #32
 800549e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054a2:	2300      	movs	r3, #0
 80054a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054ac:	460b      	mov	r3, r1
 80054ae:	4313      	orrs	r3, r2
 80054b0:	d055      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80054b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054be:	d033      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80054c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054c4:	d82c      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80054c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ca:	d02f      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80054cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054d0:	d826      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80054d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80054d6:	d02b      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80054d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80054dc:	d820      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80054de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054e2:	d012      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80054e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054e8:	d81a      	bhi.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d022      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80054ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054f2:	d115      	bne.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054f8:	3308      	adds	r3, #8
 80054fa:	2100      	movs	r1, #0
 80054fc:	4618      	mov	r0, r3
 80054fe:	f001 fce7 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005502:	4603      	mov	r3, r0
 8005504:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005508:	e015      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800550a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800550e:	3328      	adds	r3, #40	@ 0x28
 8005510:	2102      	movs	r1, #2
 8005512:	4618      	mov	r0, r3
 8005514:	f001 fd8e 	bl	8007034 <RCCEx_PLL3_Config>
 8005518:	4603      	mov	r3, r0
 800551a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800551e:	e00a      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005526:	e006      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005528:	bf00      	nop
 800552a:	e004      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800552c:	bf00      	nop
 800552e:	e002      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005530:	bf00      	nop
 8005532:	e000      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005534:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005536:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10b      	bne.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800553e:	4b39      	ldr	r3, [pc, #228]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005542:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005546:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800554a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800554e:	4a35      	ldr	r2, [pc, #212]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005550:	430b      	orrs	r3, r1
 8005552:	6553      	str	r3, [r2, #84]	@ 0x54
 8005554:	e003      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005556:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800555a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800555e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005566:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800556a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800556e:	2300      	movs	r3, #0
 8005570:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005574:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005578:	460b      	mov	r3, r1
 800557a:	4313      	orrs	r3, r2
 800557c:	d058      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800557e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005582:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005586:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800558a:	d033      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800558c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005590:	d82c      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005596:	d02f      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005598:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800559c:	d826      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800559e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055a2:	d02b      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80055a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055a8:	d820      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80055aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055ae:	d012      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 80055b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055b4:	d81a      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d022      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80055ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055be:	d115      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055c4:	3308      	adds	r3, #8
 80055c6:	2100      	movs	r1, #0
 80055c8:	4618      	mov	r0, r3
 80055ca:	f001 fc81 	bl	8006ed0 <RCCEx_PLL2_Config>
 80055ce:	4603      	mov	r3, r0
 80055d0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80055d4:	e015      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055da:	3328      	adds	r3, #40	@ 0x28
 80055dc:	2102      	movs	r1, #2
 80055de:	4618      	mov	r0, r3
 80055e0:	f001 fd28 	bl	8007034 <RCCEx_PLL3_Config>
 80055e4:	4603      	mov	r3, r0
 80055e6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80055ea:	e00a      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80055f2:	e006      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80055f4:	bf00      	nop
 80055f6:	e004      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80055f8:	bf00      	nop
 80055fa:	e002      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80055fc:	bf00      	nop
 80055fe:	e000      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005602:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10e      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800560a:	4b06      	ldr	r3, [pc, #24]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800560c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800560e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005612:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005616:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800561a:	4a02      	ldr	r2, [pc, #8]	@ (8005624 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800561c:	430b      	orrs	r3, r1
 800561e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005620:	e006      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8005622:	bf00      	nop
 8005624:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005628:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800562c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005630:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800563c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005640:	2300      	movs	r3, #0
 8005642:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005646:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800564a:	460b      	mov	r3, r1
 800564c:	4313      	orrs	r3, r2
 800564e:	d055      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005650:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005654:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005658:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800565c:	d033      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800565e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005662:	d82c      	bhi.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005668:	d02f      	beq.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800566a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800566e:	d826      	bhi.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005670:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005674:	d02b      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005676:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800567a:	d820      	bhi.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800567c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005680:	d012      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8005682:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005686:	d81a      	bhi.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005688:	2b00      	cmp	r3, #0
 800568a:	d022      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800568c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005690:	d115      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005692:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005696:	3308      	adds	r3, #8
 8005698:	2100      	movs	r1, #0
 800569a:	4618      	mov	r0, r3
 800569c:	f001 fc18 	bl	8006ed0 <RCCEx_PLL2_Config>
 80056a0:	4603      	mov	r3, r0
 80056a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80056a6:	e015      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056ac:	3328      	adds	r3, #40	@ 0x28
 80056ae:	2102      	movs	r1, #2
 80056b0:	4618      	mov	r0, r3
 80056b2:	f001 fcbf 	bl	8007034 <RCCEx_PLL3_Config>
 80056b6:	4603      	mov	r3, r0
 80056b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80056bc:	e00a      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80056c4:	e006      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80056c6:	bf00      	nop
 80056c8:	e004      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80056ca:	bf00      	nop
 80056cc:	e002      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80056ce:	bf00      	nop
 80056d0:	e000      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80056d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10b      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80056dc:	4ba1      	ldr	r3, [pc, #644]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80056de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80056e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80056ec:	4a9d      	ldr	r2, [pc, #628]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80056ee:	430b      	orrs	r3, r1
 80056f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80056f2:	e003      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80056f8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80056fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	f002 0308 	and.w	r3, r2, #8
 8005708:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800570c:	2300      	movs	r3, #0
 800570e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005712:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005716:	460b      	mov	r3, r1
 8005718:	4313      	orrs	r3, r2
 800571a:	d01e      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800571c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005720:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005724:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005728:	d10c      	bne.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800572a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800572e:	3328      	adds	r3, #40	@ 0x28
 8005730:	2102      	movs	r1, #2
 8005732:	4618      	mov	r0, r3
 8005734:	f001 fc7e 	bl	8007034 <RCCEx_PLL3_Config>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d002      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005744:	4b87      	ldr	r3, [pc, #540]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005748:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800574c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005754:	4a83      	ldr	r2, [pc, #524]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005756:	430b      	orrs	r3, r1
 8005758:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800575a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	f002 0310 	and.w	r3, r2, #16
 8005766:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800576a:	2300      	movs	r3, #0
 800576c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005770:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005774:	460b      	mov	r3, r1
 8005776:	4313      	orrs	r3, r2
 8005778:	d01e      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800577a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800577e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005786:	d10c      	bne.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005788:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800578c:	3328      	adds	r3, #40	@ 0x28
 800578e:	2102      	movs	r1, #2
 8005790:	4618      	mov	r0, r3
 8005792:	f001 fc4f 	bl	8007034 <RCCEx_PLL3_Config>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d002      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057a2:	4b70      	ldr	r3, [pc, #448]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80057a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80057aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057b2:	4a6c      	ldr	r2, [pc, #432]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80057b4:	430b      	orrs	r3, r1
 80057b6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80057c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80057c8:	2300      	movs	r3, #0
 80057ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80057ce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80057d2:	460b      	mov	r3, r1
 80057d4:	4313      	orrs	r3, r2
 80057d6:	d03e      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80057d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057dc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80057e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057e4:	d022      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0xea8>
 80057e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057ea:	d81b      	bhi.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 80057f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057f4:	d00b      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 80057f6:	e015      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057fc:	3308      	adds	r3, #8
 80057fe:	2100      	movs	r1, #0
 8005800:	4618      	mov	r0, r3
 8005802:	f001 fb65 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005806:	4603      	mov	r3, r0
 8005808:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800580c:	e00f      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800580e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005812:	3328      	adds	r3, #40	@ 0x28
 8005814:	2102      	movs	r1, #2
 8005816:	4618      	mov	r0, r3
 8005818:	f001 fc0c 	bl	8007034 <RCCEx_PLL3_Config>
 800581c:	4603      	mov	r3, r0
 800581e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005822:	e004      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800582a:	e000      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800582c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800582e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10b      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005836:	4b4b      	ldr	r3, [pc, #300]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800583a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800583e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005842:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005846:	4a47      	ldr	r2, [pc, #284]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005848:	430b      	orrs	r3, r1
 800584a:	6593      	str	r3, [r2, #88]	@ 0x58
 800584c:	e003      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800584e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005852:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005856:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800585a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005862:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005864:	2300      	movs	r3, #0
 8005866:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005868:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800586c:	460b      	mov	r3, r1
 800586e:	4313      	orrs	r3, r2
 8005870:	d03b      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005872:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800587a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800587e:	d01f      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8005880:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005884:	d818      	bhi.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800588a:	d003      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 800588c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005890:	d007      	beq.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8005892:	e011      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005894:	4b33      	ldr	r3, [pc, #204]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005898:	4a32      	ldr	r2, [pc, #200]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800589a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800589e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80058a0:	e00f      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058a6:	3328      	adds	r3, #40	@ 0x28
 80058a8:	2101      	movs	r1, #1
 80058aa:	4618      	mov	r0, r3
 80058ac:	f001 fbc2 	bl	8007034 <RCCEx_PLL3_Config>
 80058b0:	4603      	mov	r3, r0
 80058b2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 80058b6:	e004      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80058be:	e000      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 80058c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058c2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058ca:	4b26      	ldr	r3, [pc, #152]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80058cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80058d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058da:	4a22      	ldr	r2, [pc, #136]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80058dc:	430b      	orrs	r3, r1
 80058de:	6553      	str	r3, [r2, #84]	@ 0x54
 80058e0:	e003      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80058e6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80058ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80058f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80058f8:	2300      	movs	r3, #0
 80058fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80058fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005900:	460b      	mov	r3, r1
 8005902:	4313      	orrs	r3, r2
 8005904:	d034      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005906:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800590a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800590c:	2b00      	cmp	r3, #0
 800590e:	d003      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8005910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005914:	d007      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8005916:	e011      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005918:	4b12      	ldr	r3, [pc, #72]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800591a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800591c:	4a11      	ldr	r2, [pc, #68]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800591e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005922:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005924:	e00e      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005926:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800592a:	3308      	adds	r3, #8
 800592c:	2102      	movs	r1, #2
 800592e:	4618      	mov	r0, r3
 8005930:	f001 face 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005934:	4603      	mov	r3, r0
 8005936:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800593a:	e003      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005942:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005944:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10d      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800594c:	4b05      	ldr	r3, [pc, #20]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800594e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005950:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005954:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005958:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800595a:	4a02      	ldr	r2, [pc, #8]	@ (8005964 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800595c:	430b      	orrs	r3, r1
 800595e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005960:	e006      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8005962:	bf00      	nop
 8005964:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005968:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800596c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005970:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005978:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800597c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800597e:	2300      	movs	r3, #0
 8005980:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005982:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005986:	460b      	mov	r3, r1
 8005988:	4313      	orrs	r3, r2
 800598a:	d00c      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800598c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005990:	3328      	adds	r3, #40	@ 0x28
 8005992:	2102      	movs	r1, #2
 8005994:	4618      	mov	r0, r3
 8005996:	f001 fb4d 	bl	8007034 <RCCEx_PLL3_Config>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80059a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80059b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80059b4:	2300      	movs	r3, #0
 80059b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80059b8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80059bc:	460b      	mov	r3, r1
 80059be:	4313      	orrs	r3, r2
 80059c0:	d038      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 80059c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059ce:	d018      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 80059d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059d4:	d811      	bhi.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80059d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059da:	d014      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 80059dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059e0:	d80b      	bhi.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d011      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x1086>
 80059e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ea:	d106      	bne.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059ec:	4bc3      	ldr	r3, [pc, #780]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80059ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f0:	4ac2      	ldr	r2, [pc, #776]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80059f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80059f8:	e008      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005a00:	e004      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8005a02:	bf00      	nop
 8005a04:	e002      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8005a06:	bf00      	nop
 8005a08:	e000      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8005a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a0c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a14:	4bb9      	ldr	r3, [pc, #740]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a18:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a24:	4ab5      	ldr	r2, [pc, #724]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005a26:	430b      	orrs	r3, r1
 8005a28:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a2a:	e003      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a2c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a30:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005a40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a42:	2300      	movs	r3, #0
 8005a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a46:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	d009      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005a50:	4baa      	ldr	r3, [pc, #680]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005a52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a5e:	4aa7      	ldr	r2, [pc, #668]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005a60:	430b      	orrs	r3, r1
 8005a62:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005a70:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a72:	2300      	movs	r3, #0
 8005a74:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a76:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	d009      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a80:	4b9e      	ldr	r3, [pc, #632]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a84:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005a88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8e:	4a9b      	ldr	r2, [pc, #620]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005a90:	430b      	orrs	r3, r1
 8005a92:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8005a94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005aa6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4313      	orrs	r3, r2
 8005aae:	d009      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8005ab0:	4b92      	ldr	r3, [pc, #584]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab4:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8005ab8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005abc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005abe:	4a8f      	ldr	r2, [pc, #572]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005ac0:	430b      	orrs	r3, r1
 8005ac2:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005acc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005ad0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ad6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ada:	460b      	mov	r3, r1
 8005adc:	4313      	orrs	r3, r2
 8005ade:	d00e      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005ae0:	4b86      	ldr	r3, [pc, #536]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	4a85      	ldr	r2, [pc, #532]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005ae6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005aea:	6113      	str	r3, [r2, #16]
 8005aec:	4b83      	ldr	r3, [pc, #524]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005aee:	6919      	ldr	r1, [r3, #16]
 8005af0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005af4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005af8:	4a80      	ldr	r2, [pc, #512]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005afa:	430b      	orrs	r3, r1
 8005afc:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005afe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b10:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005b14:	460b      	mov	r3, r1
 8005b16:	4313      	orrs	r3, r2
 8005b18:	d009      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005b1a:	4b78      	ldr	r3, [pc, #480]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b1e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005b22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b28:	4a74      	ldr	r2, [pc, #464]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005b2a:	430b      	orrs	r3, r1
 8005b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b36:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005b3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b40:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005b44:	460b      	mov	r3, r1
 8005b46:	4313      	orrs	r3, r2
 8005b48:	d00a      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005b4a:	4b6c      	ldr	r3, [pc, #432]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b4e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005b52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b5a:	4a68      	ldr	r2, [pc, #416]	@ (8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005b5c:	430b      	orrs	r3, r1
 8005b5e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b68:	2100      	movs	r1, #0
 8005b6a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b72:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005b76:	460b      	mov	r3, r1
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	d011      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b80:	3308      	adds	r3, #8
 8005b82:	2100      	movs	r1, #0
 8005b84:	4618      	mov	r0, r3
 8005b86:	f001 f9a3 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005b90:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b98:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b9c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005ba0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba8:	2100      	movs	r1, #0
 8005baa:	6239      	str	r1, [r7, #32]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bb2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	d011      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005bbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005bc0:	3308      	adds	r3, #8
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f001 f983 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005bd0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d003      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005bdc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005be0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be8:	2100      	movs	r1, #0
 8005bea:	61b9      	str	r1, [r7, #24]
 8005bec:	f003 0304 	and.w	r3, r3, #4
 8005bf0:	61fb      	str	r3, [r7, #28]
 8005bf2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	d011      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005bfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c00:	3308      	adds	r3, #8
 8005c02:	2102      	movs	r1, #2
 8005c04:	4618      	mov	r0, r3
 8005c06:	f001 f963 	bl	8006ed0 <RCCEx_PLL2_Config>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005c10:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d003      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c18:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c1c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	2100      	movs	r1, #0
 8005c2a:	6139      	str	r1, [r7, #16]
 8005c2c:	f003 0308 	and.w	r3, r3, #8
 8005c30:	617b      	str	r3, [r7, #20]
 8005c32:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005c36:	460b      	mov	r3, r1
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	d011      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c40:	3328      	adds	r3, #40	@ 0x28
 8005c42:	2100      	movs	r1, #0
 8005c44:	4618      	mov	r0, r3
 8005c46:	f001 f9f5 	bl	8007034 <RCCEx_PLL3_Config>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8005c50:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d003      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c58:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c5c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005c60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c68:	2100      	movs	r1, #0
 8005c6a:	60b9      	str	r1, [r7, #8]
 8005c6c:	f003 0310 	and.w	r3, r3, #16
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005c76:	460b      	mov	r3, r1
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	d011      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c80:	3328      	adds	r3, #40	@ 0x28
 8005c82:	2101      	movs	r1, #1
 8005c84:	4618      	mov	r0, r3
 8005c86:	f001 f9d5 	bl	8007034 <RCCEx_PLL3_Config>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005c90:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c98:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c9c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005ca0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca8:	2100      	movs	r1, #0
 8005caa:	6039      	str	r1, [r7, #0]
 8005cac:	f003 0320 	and.w	r3, r3, #32
 8005cb0:	607b      	str	r3, [r7, #4]
 8005cb2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	d011      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cc0:	3328      	adds	r3, #40	@ 0x28
 8005cc2:	2102      	movs	r1, #2
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f001 f9b5 	bl	8007034 <RCCEx_PLL3_Config>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005cd0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005cdc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8005ce0:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d101      	bne.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e000      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cfa:	bf00      	nop
 8005cfc:	58024400 	.word	0x58024400

08005d00 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b090      	sub	sp, #64	@ 0x40
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d0e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005d12:	430b      	orrs	r3, r1
 8005d14:	f040 8094 	bne.w	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005d18:	4b97      	ldr	r3, [pc, #604]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	f200 8087 	bhi.w	8005e38 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d30 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d30:	08005d45 	.word	0x08005d45
 8005d34:	08005d6d 	.word	0x08005d6d
 8005d38:	08005d95 	.word	0x08005d95
 8005d3c:	08005e31 	.word	0x08005e31
 8005d40:	08005dbd 	.word	0x08005dbd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d44:	4b8c      	ldr	r3, [pc, #560]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d50:	d108      	bne.n	8005d64 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d56:	4618      	mov	r0, r3
 8005d58:	f000 ff68 	bl	8006c2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d60:	f000 bc97 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d68:	f000 bc93 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d6c:	4b82      	ldr	r3, [pc, #520]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d78:	d108      	bne.n	8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d7a:	f107 0318 	add.w	r3, r7, #24
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 fcac 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d88:	f000 bc83 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d90:	f000 bc7f 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d94:	4b78      	ldr	r3, [pc, #480]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005da0:	d108      	bne.n	8005db4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005da2:	f107 030c 	add.w	r3, r7, #12
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 fdec 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005db0:	f000 bc6f 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8005db4:	2300      	movs	r3, #0
 8005db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005db8:	f000 bc6b 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005dbc:	4b6e      	ldr	r3, [pc, #440]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dc0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005dc4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d10c      	bne.n	8005dec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d109      	bne.n	8005dec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dd8:	4b67      	ldr	r3, [pc, #412]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	08db      	lsrs	r3, r3, #3
 8005dde:	f003 0303 	and.w	r3, r3, #3
 8005de2:	4a66      	ldr	r2, [pc, #408]	@ (8005f7c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8005de4:	fa22 f303 	lsr.w	r3, r2, r3
 8005de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dea:	e01f      	b.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005dec:	4b62      	ldr	r3, [pc, #392]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005df8:	d106      	bne.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e00:	d102      	bne.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005e02:	4b5f      	ldr	r3, [pc, #380]	@ (8005f80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8005e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e06:	e011      	b.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005e08:	4b5b      	ldr	r3, [pc, #364]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e14:	d106      	bne.n	8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e1c:	d102      	bne.n	8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005e1e:	4b59      	ldr	r3, [pc, #356]	@ (8005f84 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e22:	e003      	b.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005e24:	2300      	movs	r3, #0
 8005e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005e28:	f000 bc33 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8005e2c:	f000 bc31 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005e30:	4b55      	ldr	r3, [pc, #340]	@ (8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e34:	f000 bc2d 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e3c:	f000 bc29 	b.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
  }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

  else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 8005e40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e44:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005e48:	430b      	orrs	r3, r1
 8005e4a:	f040 809f 	bne.w	8005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
  {
    saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
 8005e4e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e52:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005e56:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e5e:	d04d      	beq.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8005e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e66:	f200 8084 	bhi.w	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8005e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e6c:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e6e:	d07d      	beq.n	8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8005e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e72:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e74:	d87d      	bhi.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	2b80      	cmp	r3, #128	@ 0x80
 8005e7a:	d02d      	beq.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8005e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7e:	2b80      	cmp	r3, #128	@ 0x80
 8005e80:	d877      	bhi.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d003      	beq.n	8005e90 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
 8005e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8a:	2b40      	cmp	r3, #64	@ 0x40
 8005e8c:	d012      	beq.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 8005e8e:	e070      	b.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
    {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e90:	4b39      	ldr	r3, [pc, #228]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e9c:	d107      	bne.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fec2 	bl	8006c2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005eac:	e3f1      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eb2:	e3ee      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005eb4:	4b30      	ldr	r3, [pc, #192]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ebc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ec0:	d107      	bne.n	8005ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ec2:	f107 0318 	add.w	r3, r7, #24
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 fc08 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ed0:	e3df      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ed6:	e3dc      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ed8:	4b27      	ldr	r3, [pc, #156]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ee0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ee4:	d107      	bne.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ee6:	f107 030c 	add.w	r3, r7, #12
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fd4a 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ef4:	e3cd      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005efa:	e3ca      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005efc:	4b1e      	ldr	r3, [pc, #120]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f00:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f04:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005f06:	4b1c      	ldr	r3, [pc, #112]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d10c      	bne.n	8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8005f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d109      	bne.n	8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f18:	4b17      	ldr	r3, [pc, #92]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	08db      	lsrs	r3, r3, #3
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	4a16      	ldr	r2, [pc, #88]	@ (8005f7c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8005f24:	fa22 f303 	lsr.w	r3, r2, r3
 8005f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f2a:	e01e      	b.n	8005f6a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f2c:	4b12      	ldr	r3, [pc, #72]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f38:	d106      	bne.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8005f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f40:	d102      	bne.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f42:	4b0f      	ldr	r3, [pc, #60]	@ (8005f80 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8005f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f46:	e010      	b.n	8005f6a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f48:	4b0b      	ldr	r3, [pc, #44]	@ (8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f54:	d106      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8005f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f5c:	d102      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f5e:	4b09      	ldr	r3, [pc, #36]	@ (8005f84 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8005f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f62:	e002      	b.n	8005f6a <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f68:	e393      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8005f6a:	e392      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f6c:	4b06      	ldr	r3, [pc, #24]	@ (8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f70:	e38f      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 8005f72:	2300      	movs	r3, #0
 8005f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f76:	e38c      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8005f78:	58024400 	.word	0x58024400
 8005f7c:	03d09000 	.word	0x03d09000
 8005f80:	003d0900 	.word	0x003d0900
 8005f84:	016e3600 	.word	0x016e3600
 8005f88:	00bb8000 	.word	0x00bb8000

  }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 8005f8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f90:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005f94:	430b      	orrs	r3, r1
 8005f96:	f040 809c 	bne.w	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
  {

    saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
 8005f9a:	4b9e      	ldr	r3, [pc, #632]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8005f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f9e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8005fa2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005faa:	d054      	beq.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 8005fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fb2:	f200 808b 	bhi.w	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fbc:	f000 8083 	beq.w	80060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
 8005fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fc6:	f200 8081 	bhi.w	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8005fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd0:	d02f      	beq.n	8006032 <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 8005fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd8:	d878      	bhi.n	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8005fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d004      	beq.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8005fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fe6:	d012      	beq.n	800600e <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 8005fe8:	e070      	b.n	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
    {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005fea:	4b8a      	ldr	r3, [pc, #552]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ff2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ff6:	d107      	bne.n	8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ff8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f000 fe15 	bl	8006c2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006004:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006006:	e344      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006008:	2300      	movs	r3, #0
 800600a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800600c:	e341      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800600e:	4b81      	ldr	r3, [pc, #516]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800601a:	d107      	bne.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800601c:	f107 0318 	add.w	r3, r7, #24
 8006020:	4618      	mov	r0, r3
 8006022:	f000 fb5b 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800602a:	e332      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800602c:	2300      	movs	r3, #0
 800602e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006030:	e32f      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006032:	4b78      	ldr	r3, [pc, #480]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800603a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800603e:	d107      	bne.n	8006050 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006040:	f107 030c 	add.w	r3, r7, #12
 8006044:	4618      	mov	r0, r3
 8006046:	f000 fc9d 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800604e:	e320      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006050:	2300      	movs	r3, #0
 8006052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006054:	e31d      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006056:	4b6f      	ldr	r3, [pc, #444]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800605a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800605e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006060:	4b6c      	ldr	r3, [pc, #432]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0304 	and.w	r3, r3, #4
 8006068:	2b04      	cmp	r3, #4
 800606a:	d10c      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 800606c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800606e:	2b00      	cmp	r3, #0
 8006070:	d109      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006072:	4b68      	ldr	r3, [pc, #416]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	08db      	lsrs	r3, r3, #3
 8006078:	f003 0303 	and.w	r3, r3, #3
 800607c:	4a66      	ldr	r2, [pc, #408]	@ (8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 800607e:	fa22 f303 	lsr.w	r3, r2, r3
 8006082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006084:	e01e      	b.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006086:	4b63      	ldr	r3, [pc, #396]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800608e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006092:	d106      	bne.n	80060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006096:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800609a:	d102      	bne.n	80060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800609c:	4b5f      	ldr	r3, [pc, #380]	@ (800621c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800609e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060a0:	e010      	b.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80060a2:	4b5c      	ldr	r3, [pc, #368]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060ae:	d106      	bne.n	80060be <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80060b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060b6:	d102      	bne.n	80060be <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80060b8:	4b59      	ldr	r3, [pc, #356]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80060ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060bc:	e002      	b.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80060be:	2300      	movs	r3, #0
 80060c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        break;
 80060c2:	e2e6      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80060c4:	e2e5      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80060c6:	4b57      	ldr	r3, [pc, #348]	@ (8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80060c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ca:	e2e2      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 80060cc:	2300      	movs	r3, #0
 80060ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060d0:	e2df      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
        break;
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80060d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060d6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80060da:	430b      	orrs	r3, r1
 80060dc:	f040 80a7 	bne.w	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80060e0:	4b4c      	ldr	r3, [pc, #304]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80060e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060e4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80060e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80060ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060f0:	d055      	beq.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80060f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060f8:	f200 8096 	bhi.w	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80060fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006102:	f000 8084 	beq.w	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8006106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006108:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800610c:	f200 808c 	bhi.w	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8006110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006116:	d030      	beq.n	800617a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
 8006118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800611e:	f200 8083 	bhi.w	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8006122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006124:	2b00      	cmp	r3, #0
 8006126:	d004      	beq.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8006128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800612a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800612e:	d012      	beq.n	8006156 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
 8006130:	e07a      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006132:	4b38      	ldr	r3, [pc, #224]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800613a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800613e:	d107      	bne.n	8006150 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006144:	4618      	mov	r0, r3
 8006146:	f000 fd71 	bl	8006c2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800614a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800614c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800614e:	e2a0      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006150:	2300      	movs	r3, #0
 8006152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006154:	e29d      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006156:	4b2f      	ldr	r3, [pc, #188]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800615e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006162:	d107      	bne.n	8006174 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006164:	f107 0318 	add.w	r3, r7, #24
 8006168:	4618      	mov	r0, r3
 800616a:	f000 fab7 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006172:	e28e      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006178:	e28b      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800617a:	4b26      	ldr	r3, [pc, #152]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006182:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006186:	d107      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006188:	f107 030c 	add.w	r3, r7, #12
 800618c:	4618      	mov	r0, r3
 800618e:	f000 fbf9 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006196:	e27c      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006198:	2300      	movs	r3, #0
 800619a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800619c:	e279      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800619e:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80061a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80061a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b04      	cmp	r3, #4
 80061b2:	d10c      	bne.n	80061ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
 80061b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d109      	bne.n	80061ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061ba:	4b16      	ldr	r3, [pc, #88]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	08db      	lsrs	r3, r3, #3
 80061c0:	f003 0303 	and.w	r3, r3, #3
 80061c4:	4a14      	ldr	r2, [pc, #80]	@ (8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x518>)
 80061c6:	fa22 f303 	lsr.w	r3, r2, r3
 80061ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061cc:	e01e      	b.n	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80061ce:	4b11      	ldr	r3, [pc, #68]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061da:	d106      	bne.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80061dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061e2:	d102      	bne.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80061e4:	4b0d      	ldr	r3, [pc, #52]	@ (800621c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80061e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061e8:	e010      	b.n	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80061ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061f6:	d106      	bne.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80061f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061fe:	d102      	bne.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006200:	4b07      	ldr	r3, [pc, #28]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8006202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006204:	e002      	b.n	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006206:	2300      	movs	r3, #0
 8006208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800620a:	e242      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 800620c:	e241      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800620e:	4b05      	ldr	r3, [pc, #20]	@ (8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006212:	e23e      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8006214:	58024400 	.word	0x58024400
 8006218:	03d09000 	.word	0x03d09000
 800621c:	003d0900 	.word	0x003d0900
 8006220:	016e3600 	.word	0x016e3600
 8006224:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8006228:	2300      	movs	r3, #0
 800622a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800622c:	e231      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800622e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006232:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006236:	430b      	orrs	r3, r1
 8006238:	f040 8085 	bne.w	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800623c:	4b9c      	ldr	r3, [pc, #624]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800623e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006240:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006244:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006248:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800624c:	d06b      	beq.n	8006326 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800624e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006250:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006254:	d874      	bhi.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8006256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006258:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800625c:	d056      	beq.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
 800625e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006260:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006264:	d86c      	bhi.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8006266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006268:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800626c:	d03b      	beq.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 800626e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006270:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006274:	d864      	bhi.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8006276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006278:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800627c:	d021      	beq.n	80062c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
 800627e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006280:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006284:	d85c      	bhi.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
 8006286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006288:	2b00      	cmp	r3, #0
 800628a:	d004      	beq.n	8006296 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
 800628c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006292:	d004      	beq.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8006294:	e054      	b.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006296:	f7fe fb5f 	bl	8004958 <HAL_RCC_GetPCLK1Freq>
 800629a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800629c:	e1f9      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800629e:	4b84      	ldr	r3, [pc, #528]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062aa:	d107      	bne.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062ac:	f107 0318 	add.w	r3, r7, #24
 80062b0:	4618      	mov	r0, r3
 80062b2:	f000 fa13 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ba:	e1ea      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80062bc:	2300      	movs	r3, #0
 80062be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062c0:	e1e7      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80062c2:	4b7b      	ldr	r3, [pc, #492]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062ce:	d107      	bne.n	80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062d0:	f107 030c 	add.w	r3, r7, #12
 80062d4:	4618      	mov	r0, r3
 80062d6:	f000 fb55 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062de:	e1d8      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80062e0:	2300      	movs	r3, #0
 80062e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062e4:	e1d5      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062e6:	4b72      	ldr	r3, [pc, #456]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0304 	and.w	r3, r3, #4
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	d109      	bne.n	8006306 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062f2:	4b6f      	ldr	r3, [pc, #444]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	08db      	lsrs	r3, r3, #3
 80062f8:	f003 0303 	and.w	r3, r3, #3
 80062fc:	4a6d      	ldr	r2, [pc, #436]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80062fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006304:	e1c5      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006306:	2300      	movs	r3, #0
 8006308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800630a:	e1c2      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800630c:	4b68      	ldr	r3, [pc, #416]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006318:	d102      	bne.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
        {
          frequency = CSI_VALUE;
 800631a:	4b67      	ldr	r3, [pc, #412]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800631e:	e1b8      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006320:	2300      	movs	r3, #0
 8006322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006324:	e1b5      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006326:	4b62      	ldr	r3, [pc, #392]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800632e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006332:	d102      	bne.n	800633a <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        {
          frequency = HSE_VALUE;
 8006334:	4b61      	ldr	r3, [pc, #388]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>)
 8006336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006338:	e1ab      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800633a:	2300      	movs	r3, #0
 800633c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800633e:	e1a8      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 8006340:	2300      	movs	r3, #0
 8006342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006344:	e1a5      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006346:	e9d7 2300 	ldrd	r2, r3, [r7]
 800634a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800634e:	430b      	orrs	r3, r1
 8006350:	d173      	bne.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006352:	4b57      	ldr	r3, [pc, #348]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006356:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800635a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800635c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006362:	d02f      	beq.n	80063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
 8006364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006366:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800636a:	d863      	bhi.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800636c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800636e:	2b00      	cmp	r3, #0
 8006370:	d004      	beq.n	800637c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8006372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006378:	d012      	beq.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
 800637a:	e05b      	b.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800637c:	4b4c      	ldr	r3, [pc, #304]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006384:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006388:	d107      	bne.n	800639a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800638a:	f107 0318 	add.w	r3, r7, #24
 800638e:	4618      	mov	r0, r3
 8006390:	f000 f9a4 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006398:	e17b      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800639a:	2300      	movs	r3, #0
 800639c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800639e:	e178      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063a0:	4b43      	ldr	r3, [pc, #268]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063ac:	d107      	bne.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ae:	f107 030c 	add.w	r3, r7, #12
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 fae6 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063bc:	e169      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80063be:	2300      	movs	r3, #0
 80063c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063c2:	e166      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80063c4:	4b3a      	ldr	r3, [pc, #232]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80063c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80063cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80063ce:	4b38      	ldr	r3, [pc, #224]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0304 	and.w	r3, r3, #4
 80063d6:	2b04      	cmp	r3, #4
 80063d8:	d10c      	bne.n	80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 80063da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d109      	bne.n	80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063e0:	4b33      	ldr	r3, [pc, #204]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	08db      	lsrs	r3, r3, #3
 80063e6:	f003 0303 	and.w	r3, r3, #3
 80063ea:	4a32      	ldr	r2, [pc, #200]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80063ec:	fa22 f303 	lsr.w	r3, r2, r3
 80063f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063f2:	e01e      	b.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80063f4:	4b2e      	ldr	r3, [pc, #184]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006400:	d106      	bne.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
 8006402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006408:	d102      	bne.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800640a:	4b2b      	ldr	r3, [pc, #172]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800640c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800640e:	e010      	b.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006410:	4b27      	ldr	r3, [pc, #156]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800641c:	d106      	bne.n	800642c <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 800641e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006420:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006424:	d102      	bne.n	800642c <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006426:	4b25      	ldr	r3, [pc, #148]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>)
 8006428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800642a:	e002      	b.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800642c:	2300      	movs	r3, #0
 800642e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006430:	e12f      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8006432:	e12e      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 8006434:	2300      	movs	r3, #0
 8006436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006438:	e12b      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800643a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800643e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006442:	430b      	orrs	r3, r1
 8006444:	d13c      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006446:	4b1a      	ldr	r3, [pc, #104]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800644a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800644e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006452:	2b00      	cmp	r3, #0
 8006454:	d004      	beq.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8006456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800645c:	d012      	beq.n	8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 800645e:	e023      	b.n	80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006460:	4b13      	ldr	r3, [pc, #76]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006468:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800646c:	d107      	bne.n	800647e <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800646e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006472:	4618      	mov	r0, r3
 8006474:	f000 fbda 	bl	8006c2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800647c:	e109      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800647e:	2300      	movs	r3, #0
 8006480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006482:	e106      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006484:	4b0a      	ldr	r3, [pc, #40]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800648c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006490:	d107      	bne.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006492:	f107 0318 	add.w	r3, r7, #24
 8006496:	4618      	mov	r0, r3
 8006498:	f000 f920 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800649c:	6a3b      	ldr	r3, [r7, #32]
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064a0:	e0f7      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a6:	e0f4      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }

      default :
      {
        frequency = 0;
 80064a8:	2300      	movs	r3, #0
 80064aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064ac:	e0f1      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 80064ae:	bf00      	nop
 80064b0:	58024400 	.word	0x58024400
 80064b4:	03d09000 	.word	0x03d09000
 80064b8:	003d0900 	.word	0x003d0900
 80064bc:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80064c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064c4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80064c8:	430b      	orrs	r3, r1
 80064ca:	f040 8091 	bne.w	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80064ce:	4b73      	ldr	r3, [pc, #460]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80064d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80064d6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80064d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064da:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80064de:	f000 8081 	beq.w	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 80064e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e4:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80064e8:	d87f      	bhi.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80064ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064f0:	d06b      	beq.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 80064f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064f8:	d877      	bhi.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80064fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006500:	d056      	beq.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 8006502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006508:	d86f      	bhi.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800650a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006510:	d03b      	beq.n	800658a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8006512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006514:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006518:	d867      	bhi.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800651a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006520:	d021      	beq.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8006522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006528:	d85f      	bhi.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800652a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652c:	2b00      	cmp	r3, #0
 800652e:	d004      	beq.n	800653a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006532:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006536:	d004      	beq.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8006538:	e057      	b.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800653a:	f000 f8b9 	bl	80066b0 <HAL_RCCEx_GetD3PCLK1Freq>
 800653e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006540:	e0a7      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006542:	4b56      	ldr	r3, [pc, #344]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800654a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800654e:	d107      	bne.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006550:	f107 0318 	add.w	r3, r7, #24
 8006554:	4618      	mov	r0, r3
 8006556:	f000 f8c1 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800655e:	e098      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006560:	2300      	movs	r3, #0
 8006562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006564:	e095      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006566:	4b4d      	ldr	r3, [pc, #308]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800656e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006572:	d107      	bne.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006574:	f107 030c 	add.w	r3, r7, #12
 8006578:	4618      	mov	r0, r3
 800657a:	f000 fa03 	bl	8006984 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006582:	e086      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006584:	2300      	movs	r3, #0
 8006586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006588:	e083      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800658a:	4b44      	ldr	r3, [pc, #272]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0304 	and.w	r3, r3, #4
 8006592:	2b04      	cmp	r3, #4
 8006594:	d109      	bne.n	80065aa <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006596:	4b41      	ldr	r3, [pc, #260]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	08db      	lsrs	r3, r3, #3
 800659c:	f003 0303 	and.w	r3, r3, #3
 80065a0:	4a3f      	ldr	r2, [pc, #252]	@ (80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80065a2:	fa22 f303 	lsr.w	r3, r2, r3
 80065a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065a8:	e073      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80065aa:	2300      	movs	r3, #0
 80065ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065ae:	e070      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80065b0:	4b3a      	ldr	r3, [pc, #232]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065bc:	d102      	bne.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
        {
          frequency = CSI_VALUE;
 80065be:	4b39      	ldr	r3, [pc, #228]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>)
 80065c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065c2:	e066      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80065c4:	2300      	movs	r3, #0
 80065c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c8:	e063      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80065ca:	4b34      	ldr	r3, [pc, #208]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065d6:	d102      	bne.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        {
          frequency = HSE_VALUE;
 80065d8:	4b33      	ldr	r3, [pc, #204]	@ (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 80065da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065dc:	e059      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 80065de:	2300      	movs	r3, #0
 80065e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065e2:	e056      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80065e4:	4b31      	ldr	r3, [pc, #196]	@ (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 80065e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065e8:	e053      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80065ea:	2300      	movs	r3, #0
 80065ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065ee:	e050      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80065f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065f4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80065f8:	430b      	orrs	r3, r1
 80065fa:	d148      	bne.n	800668e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80065fc:	4b27      	ldr	r3, [pc, #156]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80065fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006600:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006604:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006608:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800660c:	d02a      	beq.n	8006664 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 800660e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006610:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006614:	d838      	bhi.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8006616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006618:	2b00      	cmp	r3, #0
 800661a:	d004      	beq.n	8006626 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 800661c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006622:	d00d      	beq.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8006624:	e030      	b.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006626:	4b1d      	ldr	r3, [pc, #116]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800662e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006632:	d102      	bne.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
        {
          frequency = HSE_VALUE;
 8006634:	4b1c      	ldr	r3, [pc, #112]	@ (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006638:	e02b      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800663a:	2300      	movs	r3, #0
 800663c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800663e:	e028      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006640:	4b16      	ldr	r3, [pc, #88]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006648:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800664c:	d107      	bne.n	800665e <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800664e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006652:	4618      	mov	r0, r3
 8006654:	f000 faea 	bl	8006c2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800665c:	e019      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 800665e:	2300      	movs	r3, #0
 8006660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006662:	e016      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006664:	4b0d      	ldr	r3, [pc, #52]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800666c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006670:	d107      	bne.n	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x982>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006672:	f107 0318 	add.w	r3, r7, #24
 8006676:	4618      	mov	r0, r3
 8006678:	f000 f830 	bl	80066dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006680:	e007      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
          frequency = 0;
 8006682:	2300      	movs	r3, #0
 8006684:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006686:	e004      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
      default :
      {
        frequency = 0;
 8006688:	2300      	movs	r3, #0
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800668c:	e001      	b.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
      }
    }
  }
  else
  {
    frequency = 0;
 800668e:	2300      	movs	r3, #0
 8006690:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006694:	4618      	mov	r0, r3
 8006696:	3740      	adds	r7, #64	@ 0x40
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	58024400 	.word	0x58024400
 80066a0:	03d09000 	.word	0x03d09000
 80066a4:	003d0900 	.word	0x003d0900
 80066a8:	016e3600 	.word	0x016e3600
 80066ac:	00bb8000 	.word	0x00bb8000

080066b0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80066b4:	f7fe f920 	bl	80048f8 <HAL_RCC_GetHCLKFreq>
 80066b8:	4602      	mov	r2, r0
 80066ba:	4b06      	ldr	r3, [pc, #24]	@ (80066d4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	091b      	lsrs	r3, r3, #4
 80066c0:	f003 0307 	and.w	r3, r3, #7
 80066c4:	4904      	ldr	r1, [pc, #16]	@ (80066d8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80066c6:	5ccb      	ldrb	r3, [r1, r3]
 80066c8:	f003 031f 	and.w	r3, r3, #31
 80066cc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	58024400 	.word	0x58024400
 80066d8:	0800c760 	.word	0x0800c760

080066dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80066dc:	b480      	push	{r7}
 80066de:	b089      	sub	sp, #36	@ 0x24
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80066e4:	4ba1      	ldr	r3, [pc, #644]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e8:	f003 0303 	and.w	r3, r3, #3
 80066ec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80066ee:	4b9f      	ldr	r3, [pc, #636]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f2:	0b1b      	lsrs	r3, r3, #12
 80066f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066f8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80066fa:	4b9c      	ldr	r3, [pc, #624]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fe:	091b      	lsrs	r3, r3, #4
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006706:	4b99      	ldr	r3, [pc, #612]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800670a:	08db      	lsrs	r3, r3, #3
 800670c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	fb02 f303 	mul.w	r3, r2, r3
 8006716:	ee07 3a90 	vmov	s15, r3
 800671a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800671e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 8111 	beq.w	800694c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	2b02      	cmp	r3, #2
 800672e:	f000 8083 	beq.w	8006838 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	2b02      	cmp	r3, #2
 8006736:	f200 80a1 	bhi.w	800687c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	2b01      	cmp	r3, #1
 8006744:	d056      	beq.n	80067f4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006746:	e099      	b.n	800687c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006748:	4b88      	ldr	r3, [pc, #544]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0320 	and.w	r3, r3, #32
 8006750:	2b00      	cmp	r3, #0
 8006752:	d02d      	beq.n	80067b0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006754:	4b85      	ldr	r3, [pc, #532]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	08db      	lsrs	r3, r3, #3
 800675a:	f003 0303 	and.w	r3, r3, #3
 800675e:	4a84      	ldr	r2, [pc, #528]	@ (8006970 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006760:	fa22 f303 	lsr.w	r3, r2, r3
 8006764:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	ee07 3a90 	vmov	s15, r3
 800676c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	ee07 3a90 	vmov	s15, r3
 8006776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800677a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800677e:	4b7b      	ldr	r3, [pc, #492]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006786:	ee07 3a90 	vmov	s15, r3
 800678a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800678e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006792:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006974 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006796:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800679a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800679e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80067ae:	e087      	b.n	80068c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	ee07 3a90 	vmov	s15, r3
 80067b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006978 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80067be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c2:	4b6a      	ldr	r3, [pc, #424]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067ca:	ee07 3a90 	vmov	s15, r3
 80067ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006974 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067f2:	e065      	b.n	80068c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	ee07 3a90 	vmov	s15, r3
 80067fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800697c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006806:	4b59      	ldr	r3, [pc, #356]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800680e:	ee07 3a90 	vmov	s15, r3
 8006812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006816:	ed97 6a03 	vldr	s12, [r7, #12]
 800681a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006974 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800681e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800682a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800682e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006832:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006836:	e043      	b.n	80068c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	ee07 3a90 	vmov	s15, r3
 800683e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006842:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006980 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800684a:	4b48      	ldr	r3, [pc, #288]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800684c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006852:	ee07 3a90 	vmov	s15, r3
 8006856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800685a:	ed97 6a03 	vldr	s12, [r7, #12]
 800685e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006974 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800686a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800686e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006876:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800687a:	e021      	b.n	80068c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	ee07 3a90 	vmov	s15, r3
 8006882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006886:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800697c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800688a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800688e:	4b37      	ldr	r3, [pc, #220]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006896:	ee07 3a90 	vmov	s15, r3
 800689a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800689e:	ed97 6a03 	vldr	s12, [r7, #12]
 80068a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006974 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068be:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80068c0:	4b2a      	ldr	r3, [pc, #168]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c4:	0a5b      	lsrs	r3, r3, #9
 80068c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068ca:	ee07 3a90 	vmov	s15, r3
 80068ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068da:	edd7 6a07 	vldr	s13, [r7, #28]
 80068de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068e6:	ee17 2a90 	vmov	r2, s15
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80068ee:	4b1f      	ldr	r3, [pc, #124]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f2:	0c1b      	lsrs	r3, r3, #16
 80068f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068f8:	ee07 3a90 	vmov	s15, r3
 80068fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006900:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006904:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006908:	edd7 6a07 	vldr	s13, [r7, #28]
 800690c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006910:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006914:	ee17 2a90 	vmov	r2, s15
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800691c:	4b13      	ldr	r3, [pc, #76]	@ (800696c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800691e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006920:	0e1b      	lsrs	r3, r3, #24
 8006922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006926:	ee07 3a90 	vmov	s15, r3
 800692a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800692e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006932:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006936:	edd7 6a07 	vldr	s13, [r7, #28]
 800693a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800693e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006942:	ee17 2a90 	vmov	r2, s15
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800694a:	e008      	b.n	800695e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	609a      	str	r2, [r3, #8]
}
 800695e:	bf00      	nop
 8006960:	3724      	adds	r7, #36	@ 0x24
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	58024400 	.word	0x58024400
 8006970:	03d09000 	.word	0x03d09000
 8006974:	46000000 	.word	0x46000000
 8006978:	4c742400 	.word	0x4c742400
 800697c:	4a742400 	.word	0x4a742400
 8006980:	4bb71b00 	.word	0x4bb71b00

08006984 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006984:	b480      	push	{r7}
 8006986:	b089      	sub	sp, #36	@ 0x24
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800698c:	4ba1      	ldr	r3, [pc, #644]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800698e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006990:	f003 0303 	and.w	r3, r3, #3
 8006994:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006996:	4b9f      	ldr	r3, [pc, #636]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699a:	0d1b      	lsrs	r3, r3, #20
 800699c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069a0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80069a2:	4b9c      	ldr	r3, [pc, #624]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a6:	0a1b      	lsrs	r3, r3, #8
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80069ae:	4b99      	ldr	r3, [pc, #612]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069b2:	08db      	lsrs	r3, r3, #3
 80069b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	fb02 f303 	mul.w	r3, r2, r3
 80069be:	ee07 3a90 	vmov	s15, r3
 80069c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 8111 	beq.w	8006bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	f000 8083 	beq.w	8006ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	2b02      	cmp	r3, #2
 80069de:	f200 80a1 	bhi.w	8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d003      	beq.n	80069f0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d056      	beq.n	8006a9c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80069ee:	e099      	b.n	8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069f0:	4b88      	ldr	r3, [pc, #544]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0320 	and.w	r3, r3, #32
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d02d      	beq.n	8006a58 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069fc:	4b85      	ldr	r3, [pc, #532]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	08db      	lsrs	r3, r3, #3
 8006a02:	f003 0303 	and.w	r3, r3, #3
 8006a06:	4a84      	ldr	r2, [pc, #528]	@ (8006c18 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006a08:	fa22 f303 	lsr.w	r3, r2, r3
 8006a0c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	ee07 3a90 	vmov	s15, r3
 8006a14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	ee07 3a90 	vmov	s15, r3
 8006a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a26:	4b7b      	ldr	r3, [pc, #492]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a2e:	ee07 3a90 	vmov	s15, r3
 8006a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a36:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a3a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a56:	e087      	b.n	8006b68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	ee07 3a90 	vmov	s15, r3
 8006a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a62:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006c20 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a72:	ee07 3a90 	vmov	s15, r3
 8006a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a7e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a9a:	e065      	b.n	8006b68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	ee07 3a90 	vmov	s15, r3
 8006aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006c24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006aaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aae:	4b59      	ldr	r3, [pc, #356]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab6:	ee07 3a90 	vmov	s15, r3
 8006aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006abe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ac2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ac6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ace:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ad2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ada:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ade:	e043      	b.n	8006b68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	ee07 3a90 	vmov	s15, r3
 8006ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006c28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006aee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006af2:	4b48      	ldr	r3, [pc, #288]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006afa:	ee07 3a90 	vmov	s15, r3
 8006afe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b02:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b06:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b22:	e021      	b.n	8006b68 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	ee07 3a90 	vmov	s15, r3
 8006b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b2e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006c24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b36:	4b37      	ldr	r3, [pc, #220]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b3e:	ee07 3a90 	vmov	s15, r3
 8006b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b46:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b4a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006c1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b66:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006b68:	4b2a      	ldr	r3, [pc, #168]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6c:	0a5b      	lsrs	r3, r3, #9
 8006b6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b72:	ee07 3a90 	vmov	s15, r3
 8006b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b82:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b8e:	ee17 2a90 	vmov	r2, s15
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006b96:	4b1f      	ldr	r3, [pc, #124]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b9a:	0c1b      	lsrs	r3, r3, #16
 8006b9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ba0:	ee07 3a90 	vmov	s15, r3
 8006ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ba8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006bb0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bbc:	ee17 2a90 	vmov	r2, s15
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006bc4:	4b13      	ldr	r3, [pc, #76]	@ (8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc8:	0e1b      	lsrs	r3, r3, #24
 8006bca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bce:	ee07 3a90 	vmov	s15, r3
 8006bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006bde:	edd7 6a07 	vldr	s13, [r7, #28]
 8006be2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006be6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bea:	ee17 2a90 	vmov	r2, s15
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006bf2:	e008      	b.n	8006c06 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	609a      	str	r2, [r3, #8]
}
 8006c06:	bf00      	nop
 8006c08:	3724      	adds	r7, #36	@ 0x24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	58024400 	.word	0x58024400
 8006c18:	03d09000 	.word	0x03d09000
 8006c1c:	46000000 	.word	0x46000000
 8006c20:	4c742400 	.word	0x4c742400
 8006c24:	4a742400 	.word	0x4a742400
 8006c28:	4bb71b00 	.word	0x4bb71b00

08006c2c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b089      	sub	sp, #36	@ 0x24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c34:	4ba0      	ldr	r3, [pc, #640]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	f003 0303 	and.w	r3, r3, #3
 8006c3c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006c3e:	4b9e      	ldr	r3, [pc, #632]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c42:	091b      	lsrs	r3, r3, #4
 8006c44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c48:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006c4a:	4b9b      	ldr	r3, [pc, #620]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006c54:	4b98      	ldr	r3, [pc, #608]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c58:	08db      	lsrs	r3, r3, #3
 8006c5a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	fb02 f303 	mul.w	r3, r2, r3
 8006c64:	ee07 3a90 	vmov	s15, r3
 8006c68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c6c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	f000 8111 	beq.w	8006e9a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	f000 8083 	beq.w	8006d86 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	2b02      	cmp	r3, #2
 8006c84:	f200 80a1 	bhi.w	8006dca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d003      	beq.n	8006c96 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d056      	beq.n	8006d42 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006c94:	e099      	b.n	8006dca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c96:	4b88      	ldr	r3, [pc, #544]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0320 	and.w	r3, r3, #32
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d02d      	beq.n	8006cfe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ca2:	4b85      	ldr	r3, [pc, #532]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	08db      	lsrs	r3, r3, #3
 8006ca8:	f003 0303 	and.w	r3, r3, #3
 8006cac:	4a83      	ldr	r2, [pc, #524]	@ (8006ebc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006cae:	fa22 f303 	lsr.w	r3, r2, r3
 8006cb2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	ee07 3a90 	vmov	s15, r3
 8006cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	ee07 3a90 	vmov	s15, r3
 8006cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ccc:	4b7a      	ldr	r3, [pc, #488]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cd4:	ee07 3a90 	vmov	s15, r3
 8006cd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cdc:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ce0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006ce4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ce8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cf8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006cfc:	e087      	b.n	8006e0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	ee07 3a90 	vmov	s15, r3
 8006d04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d08:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006ec4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006d0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d10:	4b69      	ldr	r3, [pc, #420]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d18:	ee07 3a90 	vmov	s15, r3
 8006d1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d20:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d24:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006d28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d40:	e065      	b.n	8006e0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	ee07 3a90 	vmov	s15, r3
 8006d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d4c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006ec8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006d50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d54:	4b58      	ldr	r3, [pc, #352]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d5c:	ee07 3a90 	vmov	s15, r3
 8006d60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d64:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d68:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006d6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d84:	e043      	b.n	8006e0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	ee07 3a90 	vmov	s15, r3
 8006d8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d90:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006ecc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006d94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d98:	4b47      	ldr	r3, [pc, #284]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006da0:	ee07 3a90 	vmov	s15, r3
 8006da4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da8:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dac:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006db0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006db4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006db8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dc8:	e021      	b.n	8006e0e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	ee07 3a90 	vmov	s15, r3
 8006dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dd4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006ec4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006dd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ddc:	4b36      	ldr	r3, [pc, #216]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006de4:	ee07 3a90 	vmov	s15, r3
 8006de8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dec:	ed97 6a03 	vldr	s12, [r7, #12]
 8006df0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006ec0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006df4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006df8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e0c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e12:	0a5b      	lsrs	r3, r3, #9
 8006e14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e18:	ee07 3a90 	vmov	s15, r3
 8006e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e28:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e34:	ee17 2a90 	vmov	r2, s15
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e40:	0c1b      	lsrs	r3, r3, #16
 8006e42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e46:	ee07 3a90 	vmov	s15, r3
 8006e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e56:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e62:	ee17 2a90 	vmov	r2, s15
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006e6a:	4b13      	ldr	r3, [pc, #76]	@ (8006eb8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e6e:	0e1b      	lsrs	r3, r3, #24
 8006e70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e74:	ee07 3a90 	vmov	s15, r3
 8006e78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e80:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e84:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e90:	ee17 2a90 	vmov	r2, s15
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006e98:	e008      	b.n	8006eac <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	609a      	str	r2, [r3, #8]
}
 8006eac:	bf00      	nop
 8006eae:	3724      	adds	r7, #36	@ 0x24
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr
 8006eb8:	58024400 	.word	0x58024400
 8006ebc:	03d09000 	.word	0x03d09000
 8006ec0:	46000000 	.word	0x46000000
 8006ec4:	4c742400 	.word	0x4c742400
 8006ec8:	4a742400 	.word	0x4a742400
 8006ecc:	4bb71b00 	.word	0x4bb71b00

08006ed0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006ede:	4b53      	ldr	r3, [pc, #332]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee2:	f003 0303 	and.w	r3, r3, #3
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d101      	bne.n	8006eee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e099      	b.n	8007022 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006eee:	4b4f      	ldr	r3, [pc, #316]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a4e      	ldr	r2, [pc, #312]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006ef4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ef8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006efa:	f7fa fc67 	bl	80017cc <HAL_GetTick>
 8006efe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f00:	e008      	b.n	8006f14 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f02:	f7fa fc63 	bl	80017cc <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d901      	bls.n	8006f14 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006f10:	2303      	movs	r3, #3
 8006f12:	e086      	b.n	8007022 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f14:	4b45      	ldr	r3, [pc, #276]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d1f0      	bne.n	8006f02 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006f20:	4b42      	ldr	r3, [pc, #264]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f24:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	031b      	lsls	r3, r3, #12
 8006f2e:	493f      	ldr	r1, [pc, #252]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f30:	4313      	orrs	r3, r2
 8006f32:	628b      	str	r3, [r1, #40]	@ 0x28
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	3b01      	subs	r3, #1
 8006f44:	025b      	lsls	r3, r3, #9
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	431a      	orrs	r2, r3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	041b      	lsls	r3, r3, #16
 8006f52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006f56:	431a      	orrs	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	3b01      	subs	r3, #1
 8006f5e:	061b      	lsls	r3, r3, #24
 8006f60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006f64:	4931      	ldr	r1, [pc, #196]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f66:	4313      	orrs	r3, r2
 8006f68:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006f6a:	4b30      	ldr	r3, [pc, #192]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	695b      	ldr	r3, [r3, #20]
 8006f76:	492d      	ldr	r1, [pc, #180]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f80:	f023 0220 	bic.w	r2, r3, #32
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	4928      	ldr	r1, [pc, #160]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006f8e:	4b27      	ldr	r3, [pc, #156]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f92:	4a26      	ldr	r2, [pc, #152]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f94:	f023 0310 	bic.w	r3, r3, #16
 8006f98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006f9a:	4b24      	ldr	r3, [pc, #144]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006f9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f9e:	4b24      	ldr	r3, [pc, #144]	@ (8007030 <RCCEx_PLL2_Config+0x160>)
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	69d2      	ldr	r2, [r2, #28]
 8006fa6:	00d2      	lsls	r2, r2, #3
 8006fa8:	4920      	ldr	r1, [pc, #128]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006fae:	4b1f      	ldr	r3, [pc, #124]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb2:	4a1e      	ldr	r2, [pc, #120]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fb4:	f043 0310 	orr.w	r3, r3, #16
 8006fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d106      	bne.n	8006fce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc4:	4a19      	ldr	r2, [pc, #100]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fc6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006fcc:	e00f      	b.n	8006fee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d106      	bne.n	8006fe2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006fd4:	4b15      	ldr	r3, [pc, #84]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd8:	4a14      	ldr	r2, [pc, #80]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006fe0:	e005      	b.n	8006fee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006fe2:	4b12      	ldr	r3, [pc, #72]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe6:	4a11      	ldr	r2, [pc, #68]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006fe8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006fec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006fee:	4b0f      	ldr	r3, [pc, #60]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a0e      	ldr	r2, [pc, #56]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8006ff4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ff8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ffa:	f7fa fbe7 	bl	80017cc <HAL_GetTick>
 8006ffe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007000:	e008      	b.n	8007014 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007002:	f7fa fbe3 	bl	80017cc <HAL_GetTick>
 8007006:	4602      	mov	r2, r0
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	2b02      	cmp	r3, #2
 800700e:	d901      	bls.n	8007014 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e006      	b.n	8007022 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007014:	4b05      	ldr	r3, [pc, #20]	@ (800702c <RCCEx_PLL2_Config+0x15c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800701c:	2b00      	cmp	r3, #0
 800701e:	d0f0      	beq.n	8007002 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007020:	7bfb      	ldrb	r3, [r7, #15]
}
 8007022:	4618      	mov	r0, r3
 8007024:	3710      	adds	r7, #16
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	58024400 	.word	0x58024400
 8007030:	ffff0007 	.word	0xffff0007

08007034 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800703e:	2300      	movs	r3, #0
 8007040:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007042:	4b53      	ldr	r3, [pc, #332]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007046:	f003 0303 	and.w	r3, r3, #3
 800704a:	2b03      	cmp	r3, #3
 800704c:	d101      	bne.n	8007052 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e099      	b.n	8007186 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007052:	4b4f      	ldr	r3, [pc, #316]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a4e      	ldr	r2, [pc, #312]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007058:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800705c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800705e:	f7fa fbb5 	bl	80017cc <HAL_GetTick>
 8007062:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007064:	e008      	b.n	8007078 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007066:	f7fa fbb1 	bl	80017cc <HAL_GetTick>
 800706a:	4602      	mov	r2, r0
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	1ad3      	subs	r3, r2, r3
 8007070:	2b02      	cmp	r3, #2
 8007072:	d901      	bls.n	8007078 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007074:	2303      	movs	r3, #3
 8007076:	e086      	b.n	8007186 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007078:	4b45      	ldr	r3, [pc, #276]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1f0      	bne.n	8007066 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007084:	4b42      	ldr	r3, [pc, #264]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007088:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	051b      	lsls	r3, r3, #20
 8007092:	493f      	ldr	r1, [pc, #252]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007094:	4313      	orrs	r3, r2
 8007096:	628b      	str	r3, [r1, #40]	@ 0x28
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	3b01      	subs	r3, #1
 800709e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	3b01      	subs	r3, #1
 80070a8:	025b      	lsls	r3, r3, #9
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	431a      	orrs	r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	3b01      	subs	r3, #1
 80070b4:	041b      	lsls	r3, r3, #16
 80070b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	691b      	ldr	r3, [r3, #16]
 80070c0:	3b01      	subs	r3, #1
 80070c2:	061b      	lsls	r3, r3, #24
 80070c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80070c8:	4931      	ldr	r1, [pc, #196]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80070ce:	4b30      	ldr	r3, [pc, #192]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	492d      	ldr	r1, [pc, #180]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070dc:	4313      	orrs	r3, r2
 80070de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80070e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	4928      	ldr	r1, [pc, #160]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070ee:	4313      	orrs	r3, r2
 80070f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80070f2:	4b27      	ldr	r3, [pc, #156]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f6:	4a26      	ldr	r2, [pc, #152]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 80070f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80070fe:	4b24      	ldr	r3, [pc, #144]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007100:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007102:	4b24      	ldr	r3, [pc, #144]	@ (8007194 <RCCEx_PLL3_Config+0x160>)
 8007104:	4013      	ands	r3, r2
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	69d2      	ldr	r2, [r2, #28]
 800710a:	00d2      	lsls	r2, r2, #3
 800710c:	4920      	ldr	r1, [pc, #128]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800710e:	4313      	orrs	r3, r2
 8007110:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007112:	4b1f      	ldr	r3, [pc, #124]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007116:	4a1e      	ldr	r2, [pc, #120]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800711c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d106      	bne.n	8007132 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007124:	4b1a      	ldr	r3, [pc, #104]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007128:	4a19      	ldr	r2, [pc, #100]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800712a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800712e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007130:	e00f      	b.n	8007152 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d106      	bne.n	8007146 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007138:	4b15      	ldr	r3, [pc, #84]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800713a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800713c:	4a14      	ldr	r2, [pc, #80]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800713e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007142:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007144:	e005      	b.n	8007152 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007146:	4b12      	ldr	r3, [pc, #72]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714a:	4a11      	ldr	r2, [pc, #68]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800714c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007150:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007152:	4b0f      	ldr	r3, [pc, #60]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a0e      	ldr	r2, [pc, #56]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 8007158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800715c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800715e:	f7fa fb35 	bl	80017cc <HAL_GetTick>
 8007162:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007164:	e008      	b.n	8007178 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007166:	f7fa fb31 	bl	80017cc <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d901      	bls.n	8007178 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e006      	b.n	8007186 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007178:	4b05      	ldr	r3, [pc, #20]	@ (8007190 <RCCEx_PLL3_Config+0x15c>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0f0      	beq.n	8007166 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007184:	7bfb      	ldrb	r3, [r7, #15]
}
 8007186:	4618      	mov	r0, r3
 8007188:	3710      	adds	r7, #16
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	58024400 	.word	0x58024400
 8007194:	ffff0007 	.word	0xffff0007

08007198 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d101      	bne.n	80071ac <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e02b      	b.n	8007204 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d106      	bne.n	80071c6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f7f9 fa77 	bl	80006b4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2202      	movs	r2, #2
 80071ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	3304      	adds	r3, #4
 80071d6:	4619      	mov	r1, r3
 80071d8:	4610      	mov	r0, r2
 80071da:	f000 f921 	bl	8007420 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6818      	ldr	r0, [r3, #0]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	461a      	mov	r2, r3
 80071e8:	6839      	ldr	r1, [r7, #0]
 80071ea:	f000 f975 	bl	80074d8 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 80071ee:	4b07      	ldr	r3, [pc, #28]	@ (800720c <HAL_SDRAM_Init+0x74>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a06      	ldr	r2, [pc, #24]	@ (800720c <HAL_SDRAM_Init+0x74>)
 80071f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071f8:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	52004000 	.word	0x52004000

08007210 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007222:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8007224:	7dfb      	ldrb	r3, [r7, #23]
 8007226:	2b02      	cmp	r3, #2
 8007228:	d101      	bne.n	800722e <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800722a:	2302      	movs	r3, #2
 800722c:	e021      	b.n	8007272 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800722e:	7dfb      	ldrb	r3, [r7, #23]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d002      	beq.n	800723a <HAL_SDRAM_SendCommand+0x2a>
 8007234:	7dfb      	ldrb	r3, [r7, #23]
 8007236:	2b05      	cmp	r3, #5
 8007238:	d118      	bne.n	800726c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2202      	movs	r2, #2
 800723e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	68b9      	ldr	r1, [r7, #8]
 800724a:	4618      	mov	r0, r3
 800724c:	f000 f9ae 	bl	80075ac <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b02      	cmp	r3, #2
 8007256:	d104      	bne.n	8007262 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2205      	movs	r2, #5
 800725c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007260:	e006      	b.n	8007270 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800726a:	e001      	b.n	8007270 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e000      	b.n	8007272 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
	...

0800727c <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d101      	bne.n	800728e <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e05e      	b.n	800734c <HAL_SPDIFRX_Init+0xd0>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b00      	cmp	r3, #0
 8007298:	d106      	bne.n	80072a8 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7f9 ffe8 	bl	8001278 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f022 0203 	bic.w	r2, r2, #3
 80072be:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	4b22      	ldr	r3, [pc, #136]	@ (8007354 <HAL_SPDIFRX_Init+0xd8>)
 80072cc:	4013      	ands	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_CKSEN | SPDIFRX_CR_CKSBKPEN |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 80072d8:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 80072de:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 80072e4:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 80072ea:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 80072f0:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 80072f6:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 80072fc:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 8007302:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 8007308:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]
            );

  if (hspdif->Init.SymbolClockGen == ENABLE)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007316:	2b01      	cmp	r3, #1
 8007318:	d103      	bne.n	8007322 <HAL_SPDIFRX_Init+0xa6>
  {
    tmpreg |= SPDIFRX_CR_CKSEN;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007320:	60fb      	str	r3, [r7, #12]
  }

  if (hspdif->Init.BackupSymbolClockGen == ENABLE)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007328:	2b01      	cmp	r3, #1
 800732a:	d103      	bne.n	8007334 <HAL_SPDIFRX_Init+0xb8>
  {
    tmpreg |= SPDIFRX_CR_CKSBKPEN;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007332:	60fb      	str	r3, [r7, #12]
  }

  hspdif->Instance->CR = tmpreg;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	ffc88407 	.word	0xffc88407

08007358 <FMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, const FMC_NAND_InitTypeDef *Init)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));

  /* NAND bank 3 registers configuration */
  MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	4b10      	ldr	r3, [pc, #64]	@ (80073a8 <FMC_NAND_Init+0x50>)
 8007368:	4013      	ands	r3, r2
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	6851      	ldr	r1, [r2, #4]
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	6892      	ldr	r2, [r2, #8]
 8007372:	4311      	orrs	r1, r2
 8007374:	683a      	ldr	r2, [r7, #0]
 8007376:	68d2      	ldr	r2, [r2, #12]
 8007378:	4311      	orrs	r1, r2
 800737a:	683a      	ldr	r2, [r7, #0]
 800737c:	6912      	ldr	r2, [r2, #16]
 800737e:	4311      	orrs	r1, r2
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	6952      	ldr	r2, [r2, #20]
 8007384:	0252      	lsls	r2, r2, #9
 8007386:	4311      	orrs	r1, r2
 8007388:	683a      	ldr	r2, [r7, #0]
 800738a:	6992      	ldr	r2, [r2, #24]
 800738c:	0352      	lsls	r2, r2, #13
 800738e:	430a      	orrs	r2, r1
 8007390:	4313      	orrs	r3, r2
 8007392:	f043 0208 	orr.w	r2, r3, #8
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	601a      	str	r2, [r3, #0]
                                           Init->EccComputation                         |
                                           Init->ECCPageSize                            |
                                           ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
                                           ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));

  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr
 80073a8:	fff00189 	.word	0xfff00189

080073ac <FMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,
                                                   const FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(Bank);

  /* NAND bank 3 registers configuration */
  Device->PMEM = (Timing->SetupTime |
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	681a      	ldr	r2, [r3, #0]
                  ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	021b      	lsls	r3, r3, #8
  Device->PMEM = (Timing->SetupTime |
 80073c2:	431a      	orrs	r2, r3
                  ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	041b      	lsls	r3, r3, #16
                  ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 80073ca:	431a      	orrs	r2, r3
                  ((Timing->HiZSetupTime) << FMC_PMEM_MEMHIZ_Pos));
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	061b      	lsls	r3, r3, #24
                  ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 80073d2:	431a      	orrs	r2, r3
  Device->PMEM = (Timing->SetupTime |
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3714      	adds	r7, #20
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <FMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,
                                                      const FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b085      	sub	sp, #20
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	60f8      	str	r0, [r7, #12]
 80073ee:	60b9      	str	r1, [r7, #8]
 80073f0:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(Bank);

  /* NAND bank 3 registers configuration */
  Device->PATT = (Timing->SetupTime |
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	681a      	ldr	r2, [r3, #0]
                  ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	021b      	lsls	r3, r3, #8
  Device->PATT = (Timing->SetupTime |
 80073fc:	431a      	orrs	r2, r3
                  ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	041b      	lsls	r3, r3, #16
                  ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 8007404:	431a      	orrs	r2, r3
                  ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ_Pos));
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	68db      	ldr	r3, [r3, #12]
 800740a:	061b      	lsls	r3, r3, #24
                  ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 800740c:	431a      	orrs	r2, r3
  Device->PATT = (Timing->SetupTime |
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d121      	bne.n	8007476 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	4b27      	ldr	r3, [pc, #156]	@ (80074d4 <FMC_SDRAM_Init+0xb4>)
 8007438:	4013      	ands	r3, r2
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	6851      	ldr	r1, [r2, #4]
 800743e:	683a      	ldr	r2, [r7, #0]
 8007440:	6892      	ldr	r2, [r2, #8]
 8007442:	4311      	orrs	r1, r2
 8007444:	683a      	ldr	r2, [r7, #0]
 8007446:	68d2      	ldr	r2, [r2, #12]
 8007448:	4311      	orrs	r1, r2
 800744a:	683a      	ldr	r2, [r7, #0]
 800744c:	6912      	ldr	r2, [r2, #16]
 800744e:	4311      	orrs	r1, r2
 8007450:	683a      	ldr	r2, [r7, #0]
 8007452:	6952      	ldr	r2, [r2, #20]
 8007454:	4311      	orrs	r1, r2
 8007456:	683a      	ldr	r2, [r7, #0]
 8007458:	6992      	ldr	r2, [r2, #24]
 800745a:	4311      	orrs	r1, r2
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	69d2      	ldr	r2, [r2, #28]
 8007460:	4311      	orrs	r1, r2
 8007462:	683a      	ldr	r2, [r7, #0]
 8007464:	6a12      	ldr	r2, [r2, #32]
 8007466:	4311      	orrs	r1, r2
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800746c:	430a      	orrs	r2, r1
 800746e:	431a      	orrs	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	e026      	b.n	80074c4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	69d9      	ldr	r1, [r3, #28]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	4319      	orrs	r1, r3
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748c:	430b      	orrs	r3, r1
 800748e:	431a      	orrs	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685a      	ldr	r2, [r3, #4]
 8007498:	4b0e      	ldr	r3, [pc, #56]	@ (80074d4 <FMC_SDRAM_Init+0xb4>)
 800749a:	4013      	ands	r3, r2
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	6851      	ldr	r1, [r2, #4]
 80074a0:	683a      	ldr	r2, [r7, #0]
 80074a2:	6892      	ldr	r2, [r2, #8]
 80074a4:	4311      	orrs	r1, r2
 80074a6:	683a      	ldr	r2, [r7, #0]
 80074a8:	68d2      	ldr	r2, [r2, #12]
 80074aa:	4311      	orrs	r1, r2
 80074ac:	683a      	ldr	r2, [r7, #0]
 80074ae:	6912      	ldr	r2, [r2, #16]
 80074b0:	4311      	orrs	r1, r2
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	6952      	ldr	r2, [r2, #20]
 80074b6:	4311      	orrs	r1, r2
 80074b8:	683a      	ldr	r2, [r7, #0]
 80074ba:	6992      	ldr	r2, [r2, #24]
 80074bc:	430a      	orrs	r2, r1
 80074be:	431a      	orrs	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	ffff8000 	.word	0xffff8000

080074d8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d128      	bne.n	800753c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	1e59      	subs	r1, r3, #1
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	3b01      	subs	r3, #1
 80074fe:	011b      	lsls	r3, r3, #4
 8007500:	4319      	orrs	r1, r3
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	3b01      	subs	r3, #1
 8007508:	021b      	lsls	r3, r3, #8
 800750a:	4319      	orrs	r1, r3
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	3b01      	subs	r3, #1
 8007512:	031b      	lsls	r3, r3, #12
 8007514:	4319      	orrs	r1, r3
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	3b01      	subs	r3, #1
 800751c:	041b      	lsls	r3, r3, #16
 800751e:	4319      	orrs	r1, r3
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	3b01      	subs	r3, #1
 8007526:	051b      	lsls	r3, r3, #20
 8007528:	4319      	orrs	r1, r3
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	3b01      	subs	r3, #1
 8007530:	061b      	lsls	r3, r3, #24
 8007532:	430b      	orrs	r3, r1
 8007534:	431a      	orrs	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	609a      	str	r2, [r3, #8]
 800753a:	e02d      	b.n	8007598 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	689a      	ldr	r2, [r3, #8]
 8007540:	4b19      	ldr	r3, [pc, #100]	@ (80075a8 <FMC_SDRAM_Timing_Init+0xd0>)
 8007542:	4013      	ands	r3, r2
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	68d2      	ldr	r2, [r2, #12]
 8007548:	3a01      	subs	r2, #1
 800754a:	0311      	lsls	r1, r2, #12
 800754c:	68ba      	ldr	r2, [r7, #8]
 800754e:	6952      	ldr	r2, [r2, #20]
 8007550:	3a01      	subs	r2, #1
 8007552:	0512      	lsls	r2, r2, #20
 8007554:	430a      	orrs	r2, r1
 8007556:	431a      	orrs	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	1e59      	subs	r1, r3, #1
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	3b01      	subs	r3, #1
 8007570:	011b      	lsls	r3, r3, #4
 8007572:	4319      	orrs	r1, r3
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	3b01      	subs	r3, #1
 800757a:	021b      	lsls	r3, r3, #8
 800757c:	4319      	orrs	r1, r3
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	3b01      	subs	r3, #1
 8007584:	041b      	lsls	r3, r3, #16
 8007586:	4319      	orrs	r1, r3
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	3b01      	subs	r3, #1
 800758e:	061b      	lsls	r3, r3, #24
 8007590:	430b      	orrs	r3, r1
 8007592:	431a      	orrs	r2, r3
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	ff0f0fff 	.word	0xff0f0fff

080075ac <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	691a      	ldr	r2, [r3, #16]
 80075bc:	4b0c      	ldr	r3, [pc, #48]	@ (80075f0 <FMC_SDRAM_SendCommand+0x44>)
 80075be:	4013      	ands	r3, r2
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	6811      	ldr	r1, [r2, #0]
 80075c4:	68ba      	ldr	r2, [r7, #8]
 80075c6:	6852      	ldr	r2, [r2, #4]
 80075c8:	4311      	orrs	r1, r2
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	6892      	ldr	r2, [r2, #8]
 80075ce:	3a01      	subs	r2, #1
 80075d0:	0152      	lsls	r2, r2, #5
 80075d2:	4311      	orrs	r1, r2
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	68d2      	ldr	r2, [r2, #12]
 80075d8:	0252      	lsls	r2, r2, #9
 80075da:	430a      	orrs	r2, r1
 80075dc:	431a      	orrs	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3714      	adds	r7, #20
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr
 80075f0:	ffc00000 	.word	0xffc00000

080075f4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075f4:	b084      	sub	sp, #16
 80075f6:	b580      	push	{r7, lr}
 80075f8:	b084      	sub	sp, #16
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
 80075fe:	f107 001c 	add.w	r0, r7, #28
 8007602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007606:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800760a:	2b01      	cmp	r3, #1
 800760c:	d121      	bne.n	8007652 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007612:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68da      	ldr	r2, [r3, #12]
 800761e:	4b2c      	ldr	r3, [pc, #176]	@ (80076d0 <USB_CoreInit+0xdc>)
 8007620:	4013      	ands	r3, r2
 8007622:	687a      	ldr	r2, [r7, #4]
 8007624:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007632:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007636:	2b01      	cmp	r3, #1
 8007638:	d105      	bne.n	8007646 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f001 fafa 	bl	8008c40 <USB_CoreReset>
 800764c:	4603      	mov	r3, r0
 800764e:	73fb      	strb	r3, [r7, #15]
 8007650:	e01b      	b.n	800768a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f001 faee 	bl	8008c40 <USB_CoreReset>
 8007664:	4603      	mov	r3, r0
 8007666:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007668:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800766c:	2b00      	cmp	r3, #0
 800766e:	d106      	bne.n	800767e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007674:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	639a      	str	r2, [r3, #56]	@ 0x38
 800767c:	e005      	b.n	800768a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007682:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800768a:	7fbb      	ldrb	r3, [r7, #30]
 800768c:	2b01      	cmp	r3, #1
 800768e:	d116      	bne.n	80076be <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007694:	b29a      	uxth	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800769e:	4b0d      	ldr	r3, [pc, #52]	@ (80076d4 <USB_CoreInit+0xe0>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f043 0206 	orr.w	r2, r3, #6
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f043 0220 	orr.w	r2, r3, #32
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80076be:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076ca:	b004      	add	sp, #16
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	ffbdffbf 	.word	0xffbdffbf
 80076d4:	03ee0000 	.word	0x03ee0000

080076d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	4613      	mov	r3, r2
 80076e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d165      	bne.n	80077b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	4a41      	ldr	r2, [pc, #260]	@ (80077f4 <USB_SetTurnaroundTime+0x11c>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d906      	bls.n	8007702 <USB_SetTurnaroundTime+0x2a>
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	4a40      	ldr	r2, [pc, #256]	@ (80077f8 <USB_SetTurnaroundTime+0x120>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d202      	bcs.n	8007702 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80076fc:	230f      	movs	r3, #15
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	e062      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	4a3c      	ldr	r2, [pc, #240]	@ (80077f8 <USB_SetTurnaroundTime+0x120>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d306      	bcc.n	8007718 <USB_SetTurnaroundTime+0x40>
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	4a3b      	ldr	r2, [pc, #236]	@ (80077fc <USB_SetTurnaroundTime+0x124>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d202      	bcs.n	8007718 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007712:	230e      	movs	r3, #14
 8007714:	617b      	str	r3, [r7, #20]
 8007716:	e057      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	4a38      	ldr	r2, [pc, #224]	@ (80077fc <USB_SetTurnaroundTime+0x124>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d306      	bcc.n	800772e <USB_SetTurnaroundTime+0x56>
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	4a37      	ldr	r2, [pc, #220]	@ (8007800 <USB_SetTurnaroundTime+0x128>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d202      	bcs.n	800772e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007728:	230d      	movs	r3, #13
 800772a:	617b      	str	r3, [r7, #20]
 800772c:	e04c      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	4a33      	ldr	r2, [pc, #204]	@ (8007800 <USB_SetTurnaroundTime+0x128>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d306      	bcc.n	8007744 <USB_SetTurnaroundTime+0x6c>
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	4a32      	ldr	r2, [pc, #200]	@ (8007804 <USB_SetTurnaroundTime+0x12c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d802      	bhi.n	8007744 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800773e:	230c      	movs	r3, #12
 8007740:	617b      	str	r3, [r7, #20]
 8007742:	e041      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	4a2f      	ldr	r2, [pc, #188]	@ (8007804 <USB_SetTurnaroundTime+0x12c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d906      	bls.n	800775a <USB_SetTurnaroundTime+0x82>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	4a2e      	ldr	r2, [pc, #184]	@ (8007808 <USB_SetTurnaroundTime+0x130>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d802      	bhi.n	800775a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007754:	230b      	movs	r3, #11
 8007756:	617b      	str	r3, [r7, #20]
 8007758:	e036      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	4a2a      	ldr	r2, [pc, #168]	@ (8007808 <USB_SetTurnaroundTime+0x130>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d906      	bls.n	8007770 <USB_SetTurnaroundTime+0x98>
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	4a29      	ldr	r2, [pc, #164]	@ (800780c <USB_SetTurnaroundTime+0x134>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d802      	bhi.n	8007770 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800776a:	230a      	movs	r3, #10
 800776c:	617b      	str	r3, [r7, #20]
 800776e:	e02b      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4a26      	ldr	r2, [pc, #152]	@ (800780c <USB_SetTurnaroundTime+0x134>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d906      	bls.n	8007786 <USB_SetTurnaroundTime+0xae>
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	4a25      	ldr	r2, [pc, #148]	@ (8007810 <USB_SetTurnaroundTime+0x138>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d202      	bcs.n	8007786 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007780:	2309      	movs	r3, #9
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	e020      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4a21      	ldr	r2, [pc, #132]	@ (8007810 <USB_SetTurnaroundTime+0x138>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d306      	bcc.n	800779c <USB_SetTurnaroundTime+0xc4>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	4a20      	ldr	r2, [pc, #128]	@ (8007814 <USB_SetTurnaroundTime+0x13c>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d802      	bhi.n	800779c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007796:	2308      	movs	r3, #8
 8007798:	617b      	str	r3, [r7, #20]
 800779a:	e015      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	4a1d      	ldr	r2, [pc, #116]	@ (8007814 <USB_SetTurnaroundTime+0x13c>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d906      	bls.n	80077b2 <USB_SetTurnaroundTime+0xda>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	4a1c      	ldr	r2, [pc, #112]	@ (8007818 <USB_SetTurnaroundTime+0x140>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d202      	bcs.n	80077b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80077ac:	2307      	movs	r3, #7
 80077ae:	617b      	str	r3, [r7, #20]
 80077b0:	e00a      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80077b2:	2306      	movs	r3, #6
 80077b4:	617b      	str	r3, [r7, #20]
 80077b6:	e007      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80077b8:	79fb      	ldrb	r3, [r7, #7]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d102      	bne.n	80077c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80077be:	2309      	movs	r3, #9
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e001      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80077c4:	2309      	movs	r3, #9
 80077c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	68da      	ldr	r2, [r3, #12]
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	029b      	lsls	r3, r3, #10
 80077dc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80077e0:	431a      	orrs	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	371c      	adds	r7, #28
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	00d8acbf 	.word	0x00d8acbf
 80077f8:	00e4e1c0 	.word	0x00e4e1c0
 80077fc:	00f42400 	.word	0x00f42400
 8007800:	01067380 	.word	0x01067380
 8007804:	011a499f 	.word	0x011a499f
 8007808:	01312cff 	.word	0x01312cff
 800780c:	014ca43f 	.word	0x014ca43f
 8007810:	016e3600 	.word	0x016e3600
 8007814:	01a6ab1f 	.word	0x01a6ab1f
 8007818:	01e84800 	.word	0x01e84800

0800781c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f043 0201 	orr.w	r2, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f023 0201 	bic.w	r2, r3, #1
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007852:	2300      	movs	r3, #0
}
 8007854:	4618      	mov	r0, r3
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	460b      	mov	r3, r1
 800786a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800786c:	2300      	movs	r3, #0
 800786e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800787c:	78fb      	ldrb	r3, [r7, #3]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d115      	bne.n	80078ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800788e:	200a      	movs	r0, #10
 8007890:	f7f9 ffa8 	bl	80017e4 <HAL_Delay>
      ms += 10U;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	330a      	adds	r3, #10
 8007898:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f001 f93f 	bl	8008b1e <USB_GetMode>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d01e      	beq.n	80078e4 <USB_SetCurrentMode+0x84>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2bc7      	cmp	r3, #199	@ 0xc7
 80078aa:	d9f0      	bls.n	800788e <USB_SetCurrentMode+0x2e>
 80078ac:	e01a      	b.n	80078e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80078ae:	78fb      	ldrb	r3, [r7, #3]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d115      	bne.n	80078e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80078c0:	200a      	movs	r0, #10
 80078c2:	f7f9 ff8f 	bl	80017e4 <HAL_Delay>
      ms += 10U;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	330a      	adds	r3, #10
 80078ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f001 f926 	bl	8008b1e <USB_GetMode>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d005      	beq.n	80078e4 <USB_SetCurrentMode+0x84>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2bc7      	cmp	r3, #199	@ 0xc7
 80078dc:	d9f0      	bls.n	80078c0 <USB_SetCurrentMode+0x60>
 80078de:	e001      	b.n	80078e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e005      	b.n	80078f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2bc8      	cmp	r3, #200	@ 0xc8
 80078e8:	d101      	bne.n	80078ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e000      	b.n	80078f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078f8:	b084      	sub	sp, #16
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b086      	sub	sp, #24
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
 8007902:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007906:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007912:	2300      	movs	r3, #0
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	e009      	b.n	800792c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	3340      	adds	r3, #64	@ 0x40
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	2200      	movs	r2, #0
 8007924:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	3301      	adds	r3, #1
 800792a:	613b      	str	r3, [r7, #16]
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b0e      	cmp	r3, #14
 8007930:	d9f2      	bls.n	8007918 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007932:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007936:	2b00      	cmp	r3, #0
 8007938:	d11c      	bne.n	8007974 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007948:	f043 0302 	orr.w	r3, r3, #2
 800794c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007952:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	601a      	str	r2, [r3, #0]
 8007972:	e005      	b.n	8007980 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007978:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007986:	461a      	mov	r2, r3
 8007988:	2300      	movs	r3, #0
 800798a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800798c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007990:	2b01      	cmp	r3, #1
 8007992:	d10d      	bne.n	80079b0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007998:	2b00      	cmp	r3, #0
 800799a:	d104      	bne.n	80079a6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800799c:	2100      	movs	r1, #0
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f968 	bl	8007c74 <USB_SetDevSpeed>
 80079a4:	e008      	b.n	80079b8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80079a6:	2101      	movs	r1, #1
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f963 	bl	8007c74 <USB_SetDevSpeed>
 80079ae:	e003      	b.n	80079b8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079b0:	2103      	movs	r1, #3
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f95e 	bl	8007c74 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079b8:	2110      	movs	r1, #16
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f8fa 	bl	8007bb4 <USB_FlushTxFifo>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f924 	bl	8007c18 <USB_FlushRxFifo>
 80079d0:	4603      	mov	r3, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d001      	beq.n	80079da <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079e0:	461a      	mov	r2, r3
 80079e2:	2300      	movs	r3, #0
 80079e4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ec:	461a      	mov	r2, r3
 80079ee:	2300      	movs	r3, #0
 80079f0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079f8:	461a      	mov	r2, r3
 80079fa:	2300      	movs	r3, #0
 80079fc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079fe:	2300      	movs	r3, #0
 8007a00:	613b      	str	r3, [r7, #16]
 8007a02:	e043      	b.n	8007a8c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	015a      	lsls	r2, r3, #5
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a1a:	d118      	bne.n	8007a4e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10a      	bne.n	8007a38 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a2e:	461a      	mov	r2, r3
 8007a30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a34:	6013      	str	r3, [r2, #0]
 8007a36:	e013      	b.n	8007a60 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a44:	461a      	mov	r2, r3
 8007a46:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	e008      	b.n	8007a60 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	015a      	lsls	r2, r3, #5
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	4413      	add	r3, r2
 8007a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	2300      	movs	r3, #0
 8007a70:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	015a      	lsls	r2, r3, #5
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	4413      	add	r3, r2
 8007a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7e:	461a      	mov	r2, r3
 8007a80:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	3301      	adds	r3, #1
 8007a8a:	613b      	str	r3, [r7, #16]
 8007a8c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a90:	461a      	mov	r2, r3
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d3b5      	bcc.n	8007a04 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a98:	2300      	movs	r3, #0
 8007a9a:	613b      	str	r3, [r7, #16]
 8007a9c:	e043      	b.n	8007b26 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	015a      	lsls	r2, r3, #5
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ab0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ab4:	d118      	bne.n	8007ae8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10a      	bne.n	8007ad2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	015a      	lsls	r2, r3, #5
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ac8:	461a      	mov	r2, r3
 8007aca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ace:	6013      	str	r3, [r2, #0]
 8007ad0:	e013      	b.n	8007afa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	015a      	lsls	r2, r3, #5
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	4413      	add	r3, r2
 8007ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ade:	461a      	mov	r2, r3
 8007ae0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	e008      	b.n	8007afa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	015a      	lsls	r2, r3, #5
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	4413      	add	r3, r2
 8007af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007af4:	461a      	mov	r2, r3
 8007af6:	2300      	movs	r3, #0
 8007af8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b06:	461a      	mov	r2, r3
 8007b08:	2300      	movs	r3, #0
 8007b0a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b18:	461a      	mov	r2, r3
 8007b1a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b1e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	3301      	adds	r3, #1
 8007b24:	613b      	str	r3, [r7, #16]
 8007b26:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d3b5      	bcc.n	8007a9e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b44:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007b52:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d105      	bne.n	8007b68 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	f043 0210 	orr.w	r2, r3, #16
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	699a      	ldr	r2, [r3, #24]
 8007b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8007bac <USB_DevInit+0x2b4>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b74:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d005      	beq.n	8007b88 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	699b      	ldr	r3, [r3, #24]
 8007b80:	f043 0208 	orr.w	r2, r3, #8
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007b88:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d105      	bne.n	8007b9c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	699a      	ldr	r2, [r3, #24]
 8007b94:	4b06      	ldr	r3, [pc, #24]	@ (8007bb0 <USB_DevInit+0x2b8>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007b9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3718      	adds	r7, #24
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ba8:	b004      	add	sp, #16
 8007baa:	4770      	bx	lr
 8007bac:	803c3800 	.word	0x803c3800
 8007bb0:	40000004 	.word	0x40000004

08007bb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bce:	d901      	bls.n	8007bd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e01b      	b.n	8007c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	691b      	ldr	r3, [r3, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	daf2      	bge.n	8007bc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	019b      	lsls	r3, r3, #6
 8007be4:	f043 0220 	orr.w	r2, r3, #32
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bf8:	d901      	bls.n	8007bfe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e006      	b.n	8007c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	f003 0320 	and.w	r3, r3, #32
 8007c06:	2b20      	cmp	r3, #32
 8007c08:	d0f0      	beq.n	8007bec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3714      	adds	r7, #20
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c20:	2300      	movs	r3, #0
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	3301      	adds	r3, #1
 8007c28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c30:	d901      	bls.n	8007c36 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e018      	b.n	8007c68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	daf2      	bge.n	8007c24 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2210      	movs	r2, #16
 8007c46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c54:	d901      	bls.n	8007c5a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c56:	2303      	movs	r3, #3
 8007c58:	e006      	b.n	8007c68 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	f003 0310 	and.w	r3, r3, #16
 8007c62:	2b10      	cmp	r3, #16
 8007c64:	d0f0      	beq.n	8007c48 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3714      	adds	r7, #20
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	78fb      	ldrb	r3, [r7, #3]
 8007c8e:	68f9      	ldr	r1, [r7, #12]
 8007c90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c94:	4313      	orrs	r3, r2
 8007c96:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ca6:	b480      	push	{r7}
 8007ca8:	b087      	sub	sp, #28
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f003 0306 	and.w	r3, r3, #6
 8007cbe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d102      	bne.n	8007ccc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	75fb      	strb	r3, [r7, #23]
 8007cca:	e00a      	b.n	8007ce2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d002      	beq.n	8007cd8 <USB_GetDevSpeed+0x32>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2b06      	cmp	r3, #6
 8007cd6:	d102      	bne.n	8007cde <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007cd8:	2302      	movs	r3, #2
 8007cda:	75fb      	strb	r3, [r7, #23]
 8007cdc:	e001      	b.n	8007ce2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007cde:	230f      	movs	r3, #15
 8007ce0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007ce2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	371c      	adds	r7, #28
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b085      	sub	sp, #20
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	785b      	ldrb	r3, [r3, #1]
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d139      	bne.n	8007d80 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d12:	69da      	ldr	r2, [r3, #28]
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	f003 030f 	and.w	r3, r3, #15
 8007d1c:	2101      	movs	r1, #1
 8007d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	68f9      	ldr	r1, [r7, #12]
 8007d26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	015a      	lsls	r2, r3, #5
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	4413      	add	r3, r2
 8007d36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d153      	bne.n	8007dec <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	791b      	ldrb	r3, [r3, #4]
 8007d5e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d60:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	059b      	lsls	r3, r3, #22
 8007d66:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d68:	431a      	orrs	r2, r3
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	0159      	lsls	r1, r3, #5
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	440b      	add	r3, r1
 8007d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d76:	4619      	mov	r1, r3
 8007d78:	4b20      	ldr	r3, [pc, #128]	@ (8007dfc <USB_ActivateEndpoint+0x10c>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	600b      	str	r3, [r1, #0]
 8007d7e:	e035      	b.n	8007dec <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d86:	69da      	ldr	r2, [r3, #28]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	f003 030f 	and.w	r3, r3, #15
 8007d90:	2101      	movs	r1, #1
 8007d92:	fa01 f303 	lsl.w	r3, r1, r3
 8007d96:	041b      	lsls	r3, r3, #16
 8007d98:	68f9      	ldr	r1, [r7, #12]
 8007d9a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	015a      	lsls	r2, r3, #5
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	4413      	add	r3, r2
 8007daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d119      	bne.n	8007dec <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	015a      	lsls	r2, r3, #5
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	791b      	ldrb	r3, [r3, #4]
 8007dd2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dd4:	430b      	orrs	r3, r1
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	0159      	lsls	r1, r3, #5
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	440b      	add	r3, r1
 8007de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007de4:	4619      	mov	r1, r3
 8007de6:	4b05      	ldr	r3, [pc, #20]	@ (8007dfc <USB_ActivateEndpoint+0x10c>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3714      	adds	r7, #20
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop
 8007dfc:	10008000 	.word	0x10008000

08007e00 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	785b      	ldrb	r3, [r3, #1]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d161      	bne.n	8007ee0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	015a      	lsls	r2, r3, #5
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	4413      	add	r3, r2
 8007e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e32:	d11f      	bne.n	8007e74 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	0151      	lsls	r1, r2, #5
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	440a      	add	r2, r1
 8007e4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e52:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	015a      	lsls	r2, r3, #5
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68ba      	ldr	r2, [r7, #8]
 8007e64:	0151      	lsls	r1, r2, #5
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	440a      	add	r2, r1
 8007e6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e72:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	f003 030f 	and.w	r3, r3, #15
 8007e84:	2101      	movs	r1, #1
 8007e86:	fa01 f303 	lsl.w	r3, r1, r3
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	43db      	mvns	r3, r3
 8007e8e:	68f9      	ldr	r1, [r7, #12]
 8007e90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e94:	4013      	ands	r3, r2
 8007e96:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e9e:	69da      	ldr	r2, [r3, #28]
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	f003 030f 	and.w	r3, r3, #15
 8007ea8:	2101      	movs	r1, #1
 8007eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	43db      	mvns	r3, r3
 8007eb2:	68f9      	ldr	r1, [r7, #12]
 8007eb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007eb8:	4013      	ands	r3, r2
 8007eba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	015a      	lsls	r2, r3, #5
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	4413      	add	r3, r2
 8007ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	0159      	lsls	r1, r3, #5
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	440b      	add	r3, r1
 8007ed2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	4b35      	ldr	r3, [pc, #212]	@ (8007fb0 <USB_DeactivateEndpoint+0x1b0>)
 8007eda:	4013      	ands	r3, r2
 8007edc:	600b      	str	r3, [r1, #0]
 8007ede:	e060      	b.n	8007fa2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ef2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ef6:	d11f      	bne.n	8007f38 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	015a      	lsls	r2, r3, #5
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4413      	add	r3, r2
 8007f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68ba      	ldr	r2, [r7, #8]
 8007f08:	0151      	lsls	r1, r2, #5
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	440a      	add	r2, r1
 8007f0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007f16:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	015a      	lsls	r2, r3, #5
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4413      	add	r3, r2
 8007f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	0151      	lsls	r1, r2, #5
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	440a      	add	r2, r1
 8007f2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	f003 030f 	and.w	r3, r3, #15
 8007f48:	2101      	movs	r1, #1
 8007f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f4e:	041b      	lsls	r3, r3, #16
 8007f50:	43db      	mvns	r3, r3
 8007f52:	68f9      	ldr	r1, [r7, #12]
 8007f54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f58:	4013      	ands	r3, r2
 8007f5a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f62:	69da      	ldr	r2, [r3, #28]
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	f003 030f 	and.w	r3, r3, #15
 8007f6c:	2101      	movs	r1, #1
 8007f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f72:	041b      	lsls	r3, r3, #16
 8007f74:	43db      	mvns	r3, r3
 8007f76:	68f9      	ldr	r1, [r7, #12]
 8007f78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	015a      	lsls	r2, r3, #5
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	0159      	lsls	r1, r3, #5
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	440b      	add	r3, r1
 8007f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4b05      	ldr	r3, [pc, #20]	@ (8007fb4 <USB_DeactivateEndpoint+0x1b4>)
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3714      	adds	r7, #20
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	ec337800 	.word	0xec337800
 8007fb4:	eff37800 	.word	0xeff37800

08007fb8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b08a      	sub	sp, #40	@ 0x28
 8007fbc:	af02      	add	r7, sp, #8
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	785b      	ldrb	r3, [r3, #1]
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	f040 8185 	bne.w	80082e4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d132      	bne.n	8008048 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	015a      	lsls	r2, r3, #5
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	4413      	add	r3, r2
 8007fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fee:	691a      	ldr	r2, [r3, #16]
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	0159      	lsls	r1, r3, #5
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	440b      	add	r3, r1
 8007ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	4ba7      	ldr	r3, [pc, #668]	@ (800829c <USB_EPStartXfer+0x2e4>)
 8008000:	4013      	ands	r3, r2
 8008002:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	015a      	lsls	r2, r3, #5
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	4413      	add	r3, r2
 800800c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	69ba      	ldr	r2, [r7, #24]
 8008014:	0151      	lsls	r1, r2, #5
 8008016:	69fa      	ldr	r2, [r7, #28]
 8008018:	440a      	add	r2, r1
 800801a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800801e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008022:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	015a      	lsls	r2, r3, #5
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	4413      	add	r3, r2
 800802c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008030:	691a      	ldr	r2, [r3, #16]
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	0159      	lsls	r1, r3, #5
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	440b      	add	r3, r1
 800803a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800803e:	4619      	mov	r1, r3
 8008040:	4b97      	ldr	r3, [pc, #604]	@ (80082a0 <USB_EPStartXfer+0x2e8>)
 8008042:	4013      	ands	r3, r2
 8008044:	610b      	str	r3, [r1, #16]
 8008046:	e097      	b.n	8008178 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	4413      	add	r3, r2
 8008050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008054:	691a      	ldr	r2, [r3, #16]
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	0159      	lsls	r1, r3, #5
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	440b      	add	r3, r1
 800805e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008062:	4619      	mov	r1, r3
 8008064:	4b8e      	ldr	r3, [pc, #568]	@ (80082a0 <USB_EPStartXfer+0x2e8>)
 8008066:	4013      	ands	r3, r2
 8008068:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	4413      	add	r3, r2
 8008072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008076:	691a      	ldr	r2, [r3, #16]
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	0159      	lsls	r1, r3, #5
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	440b      	add	r3, r1
 8008080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008084:	4619      	mov	r1, r3
 8008086:	4b85      	ldr	r3, [pc, #532]	@ (800829c <USB_EPStartXfer+0x2e4>)
 8008088:	4013      	ands	r3, r2
 800808a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800808c:	69bb      	ldr	r3, [r7, #24]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d11a      	bne.n	80080c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	691a      	ldr	r2, [r3, #16]
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	429a      	cmp	r2, r3
 800809c:	d903      	bls.n	80080a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	689a      	ldr	r2, [r3, #8]
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	0151      	lsls	r1, r2, #5
 80080b8:	69fa      	ldr	r2, [r7, #28]
 80080ba:	440a      	add	r2, r1
 80080bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080c4:	6113      	str	r3, [r2, #16]
 80080c6:	e044      	b.n	8008152 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	691a      	ldr	r2, [r3, #16]
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	4413      	add	r3, r2
 80080d2:	1e5a      	subs	r2, r3, #1
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80080dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	015a      	lsls	r2, r3, #5
 80080e2:	69fb      	ldr	r3, [r7, #28]
 80080e4:	4413      	add	r3, r2
 80080e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080ea:	691a      	ldr	r2, [r3, #16]
 80080ec:	8afb      	ldrh	r3, [r7, #22]
 80080ee:	04d9      	lsls	r1, r3, #19
 80080f0:	4b6c      	ldr	r3, [pc, #432]	@ (80082a4 <USB_EPStartXfer+0x2ec>)
 80080f2:	400b      	ands	r3, r1
 80080f4:	69b9      	ldr	r1, [r7, #24]
 80080f6:	0148      	lsls	r0, r1, #5
 80080f8:	69f9      	ldr	r1, [r7, #28]
 80080fa:	4401      	add	r1, r0
 80080fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008100:	4313      	orrs	r3, r2
 8008102:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	791b      	ldrb	r3, [r3, #4]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d122      	bne.n	8008152 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	4413      	add	r3, r2
 8008114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	0151      	lsls	r1, r2, #5
 800811e:	69fa      	ldr	r2, [r7, #28]
 8008120:	440a      	add	r2, r1
 8008122:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008126:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800812a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008138:	691a      	ldr	r2, [r3, #16]
 800813a:	8afb      	ldrh	r3, [r7, #22]
 800813c:	075b      	lsls	r3, r3, #29
 800813e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008142:	69b9      	ldr	r1, [r7, #24]
 8008144:	0148      	lsls	r0, r1, #5
 8008146:	69f9      	ldr	r1, [r7, #28]
 8008148:	4401      	add	r1, r0
 800814a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800814e:	4313      	orrs	r3, r2
 8008150:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	015a      	lsls	r2, r3, #5
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	4413      	add	r3, r2
 800815a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800815e:	691a      	ldr	r2, [r3, #16]
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008168:	69b9      	ldr	r1, [r7, #24]
 800816a:	0148      	lsls	r0, r1, #5
 800816c:	69f9      	ldr	r1, [r7, #28]
 800816e:	4401      	add	r1, r0
 8008170:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008174:	4313      	orrs	r3, r2
 8008176:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008178:	79fb      	ldrb	r3, [r7, #7]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d14b      	bne.n	8008216 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d009      	beq.n	800819a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	015a      	lsls	r2, r3, #5
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	4413      	add	r3, r2
 800818e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008192:	461a      	mov	r2, r3
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	69db      	ldr	r3, [r3, #28]
 8008198:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	791b      	ldrb	r3, [r3, #4]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d128      	bne.n	80081f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d110      	bne.n	80081d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	015a      	lsls	r2, r3, #5
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	4413      	add	r3, r2
 80081ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	69ba      	ldr	r2, [r7, #24]
 80081c2:	0151      	lsls	r1, r2, #5
 80081c4:	69fa      	ldr	r2, [r7, #28]
 80081c6:	440a      	add	r2, r1
 80081c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081d0:	6013      	str	r3, [r2, #0]
 80081d2:	e00f      	b.n	80081f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	69ba      	ldr	r2, [r7, #24]
 80081e4:	0151      	lsls	r1, r2, #5
 80081e6:	69fa      	ldr	r2, [r7, #28]
 80081e8:	440a      	add	r2, r1
 80081ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	015a      	lsls	r2, r3, #5
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	4413      	add	r3, r2
 80081fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69ba      	ldr	r2, [r7, #24]
 8008204:	0151      	lsls	r1, r2, #5
 8008206:	69fa      	ldr	r2, [r7, #28]
 8008208:	440a      	add	r2, r1
 800820a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800820e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008212:	6013      	str	r3, [r2, #0]
 8008214:	e169      	b.n	80084ea <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	015a      	lsls	r2, r3, #5
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	4413      	add	r3, r2
 800821e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	69ba      	ldr	r2, [r7, #24]
 8008226:	0151      	lsls	r1, r2, #5
 8008228:	69fa      	ldr	r2, [r7, #28]
 800822a:	440a      	add	r2, r1
 800822c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008230:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008234:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	791b      	ldrb	r3, [r3, #4]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d015      	beq.n	800826a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	2b00      	cmp	r3, #0
 8008244:	f000 8151 	beq.w	80084ea <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800824e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	f003 030f 	and.w	r3, r3, #15
 8008258:	2101      	movs	r1, #1
 800825a:	fa01 f303 	lsl.w	r3, r1, r3
 800825e:	69f9      	ldr	r1, [r7, #28]
 8008260:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008264:	4313      	orrs	r3, r2
 8008266:	634b      	str	r3, [r1, #52]	@ 0x34
 8008268:	e13f      	b.n	80084ea <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008276:	2b00      	cmp	r3, #0
 8008278:	d116      	bne.n	80082a8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	4413      	add	r3, r2
 8008282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	69ba      	ldr	r2, [r7, #24]
 800828a:	0151      	lsls	r1, r2, #5
 800828c:	69fa      	ldr	r2, [r7, #28]
 800828e:	440a      	add	r2, r1
 8008290:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008294:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008298:	6013      	str	r3, [r2, #0]
 800829a:	e015      	b.n	80082c8 <USB_EPStartXfer+0x310>
 800829c:	e007ffff 	.word	0xe007ffff
 80082a0:	fff80000 	.word	0xfff80000
 80082a4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	015a      	lsls	r2, r3, #5
 80082ac:	69fb      	ldr	r3, [r7, #28]
 80082ae:	4413      	add	r3, r2
 80082b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	0151      	lsls	r1, r2, #5
 80082ba:	69fa      	ldr	r2, [r7, #28]
 80082bc:	440a      	add	r2, r1
 80082be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082c6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	68d9      	ldr	r1, [r3, #12]
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	781a      	ldrb	r2, [r3, #0]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	b298      	uxth	r0, r3
 80082d6:	79fb      	ldrb	r3, [r7, #7]
 80082d8:	9300      	str	r3, [sp, #0]
 80082da:	4603      	mov	r3, r0
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 f9b9 	bl	8008654 <USB_WritePacket>
 80082e2:	e102      	b.n	80084ea <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082f0:	691a      	ldr	r2, [r3, #16]
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	0159      	lsls	r1, r3, #5
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	440b      	add	r3, r1
 80082fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082fe:	4619      	mov	r1, r3
 8008300:	4b7c      	ldr	r3, [pc, #496]	@ (80084f4 <USB_EPStartXfer+0x53c>)
 8008302:	4013      	ands	r3, r2
 8008304:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	4413      	add	r3, r2
 800830e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008312:	691a      	ldr	r2, [r3, #16]
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	0159      	lsls	r1, r3, #5
 8008318:	69fb      	ldr	r3, [r7, #28]
 800831a:	440b      	add	r3, r1
 800831c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008320:	4619      	mov	r1, r3
 8008322:	4b75      	ldr	r3, [pc, #468]	@ (80084f8 <USB_EPStartXfer+0x540>)
 8008324:	4013      	ands	r3, r2
 8008326:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d12f      	bne.n	800838e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	691b      	ldr	r3, [r3, #16]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d003      	beq.n	800833e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	689a      	ldr	r2, [r3, #8]
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	689a      	ldr	r2, [r3, #8]
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	015a      	lsls	r2, r3, #5
 800834a:	69fb      	ldr	r3, [r7, #28]
 800834c:	4413      	add	r3, r2
 800834e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008352:	691a      	ldr	r2, [r3, #16]
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	6a1b      	ldr	r3, [r3, #32]
 8008358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800835c:	69b9      	ldr	r1, [r7, #24]
 800835e:	0148      	lsls	r0, r1, #5
 8008360:	69f9      	ldr	r1, [r7, #28]
 8008362:	4401      	add	r1, r0
 8008364:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008368:	4313      	orrs	r3, r2
 800836a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	015a      	lsls	r2, r3, #5
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	4413      	add	r3, r2
 8008374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	69ba      	ldr	r2, [r7, #24]
 800837c:	0151      	lsls	r1, r2, #5
 800837e:	69fa      	ldr	r2, [r7, #28]
 8008380:	440a      	add	r2, r1
 8008382:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008386:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800838a:	6113      	str	r3, [r2, #16]
 800838c:	e05f      	b.n	800844e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	691b      	ldr	r3, [r3, #16]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d123      	bne.n	80083de <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a2:	691a      	ldr	r2, [r3, #16]
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083ac:	69b9      	ldr	r1, [r7, #24]
 80083ae:	0148      	lsls	r0, r1, #5
 80083b0:	69f9      	ldr	r1, [r7, #28]
 80083b2:	4401      	add	r1, r0
 80083b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80083b8:	4313      	orrs	r3, r2
 80083ba:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80083bc:	69bb      	ldr	r3, [r7, #24]
 80083be:	015a      	lsls	r2, r3, #5
 80083c0:	69fb      	ldr	r3, [r7, #28]
 80083c2:	4413      	add	r3, r2
 80083c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	69ba      	ldr	r2, [r7, #24]
 80083cc:	0151      	lsls	r1, r2, #5
 80083ce:	69fa      	ldr	r2, [r7, #28]
 80083d0:	440a      	add	r2, r1
 80083d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80083da:	6113      	str	r3, [r2, #16]
 80083dc:	e037      	b.n	800844e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	691a      	ldr	r2, [r3, #16]
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	4413      	add	r3, r2
 80083e8:	1e5a      	subs	r2, r3, #1
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80083f2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	8afa      	ldrh	r2, [r7, #22]
 80083fa:	fb03 f202 	mul.w	r2, r3, r2
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	4413      	add	r3, r2
 800840a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800840e:	691a      	ldr	r2, [r3, #16]
 8008410:	8afb      	ldrh	r3, [r7, #22]
 8008412:	04d9      	lsls	r1, r3, #19
 8008414:	4b39      	ldr	r3, [pc, #228]	@ (80084fc <USB_EPStartXfer+0x544>)
 8008416:	400b      	ands	r3, r1
 8008418:	69b9      	ldr	r1, [r7, #24]
 800841a:	0148      	lsls	r0, r1, #5
 800841c:	69f9      	ldr	r1, [r7, #28]
 800841e:	4401      	add	r1, r0
 8008420:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008424:	4313      	orrs	r3, r2
 8008426:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	015a      	lsls	r2, r3, #5
 800842c:	69fb      	ldr	r3, [r7, #28]
 800842e:	4413      	add	r3, r2
 8008430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008434:	691a      	ldr	r2, [r3, #16]
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	6a1b      	ldr	r3, [r3, #32]
 800843a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800843e:	69b9      	ldr	r1, [r7, #24]
 8008440:	0148      	lsls	r0, r1, #5
 8008442:	69f9      	ldr	r1, [r7, #28]
 8008444:	4401      	add	r1, r0
 8008446:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800844a:	4313      	orrs	r3, r2
 800844c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800844e:	79fb      	ldrb	r3, [r7, #7]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d10d      	bne.n	8008470 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d009      	beq.n	8008470 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	68d9      	ldr	r1, [r3, #12]
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	015a      	lsls	r2, r3, #5
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	4413      	add	r3, r2
 8008468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800846c:	460a      	mov	r2, r1
 800846e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	791b      	ldrb	r3, [r3, #4]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d128      	bne.n	80084ca <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008484:	2b00      	cmp	r3, #0
 8008486:	d110      	bne.n	80084aa <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	015a      	lsls	r2, r3, #5
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	4413      	add	r3, r2
 8008490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	69ba      	ldr	r2, [r7, #24]
 8008498:	0151      	lsls	r1, r2, #5
 800849a:	69fa      	ldr	r2, [r7, #28]
 800849c:	440a      	add	r2, r1
 800849e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80084a6:	6013      	str	r3, [r2, #0]
 80084a8:	e00f      	b.n	80084ca <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	69ba      	ldr	r2, [r7, #24]
 80084ba:	0151      	lsls	r1, r2, #5
 80084bc:	69fa      	ldr	r2, [r7, #28]
 80084be:	440a      	add	r2, r1
 80084c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084c8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	015a      	lsls	r2, r3, #5
 80084ce:	69fb      	ldr	r3, [r7, #28]
 80084d0:	4413      	add	r3, r2
 80084d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	69ba      	ldr	r2, [r7, #24]
 80084da:	0151      	lsls	r1, r2, #5
 80084dc:	69fa      	ldr	r2, [r7, #28]
 80084de:	440a      	add	r2, r1
 80084e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80084e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3720      	adds	r7, #32
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}
 80084f4:	fff80000 	.word	0xfff80000
 80084f8:	e007ffff 	.word	0xe007ffff
 80084fc:	1ff80000 	.word	0x1ff80000

08008500 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800850a:	2300      	movs	r3, #0
 800850c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	785b      	ldrb	r3, [r3, #1]
 800851a:	2b01      	cmp	r3, #1
 800851c:	d14a      	bne.n	80085b4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008532:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008536:	f040 8086 	bne.w	8008646 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	781b      	ldrb	r3, [r3, #0]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	7812      	ldrb	r2, [r2, #0]
 800854e:	0151      	lsls	r1, r2, #5
 8008550:	693a      	ldr	r2, [r7, #16]
 8008552:	440a      	add	r2, r1
 8008554:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008558:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800855c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	4413      	add	r3, r2
 8008568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	7812      	ldrb	r2, [r2, #0]
 8008572:	0151      	lsls	r1, r2, #5
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	440a      	add	r2, r1
 8008578:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800857c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008580:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	3301      	adds	r3, #1
 8008586:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800858e:	4293      	cmp	r3, r2
 8008590:	d902      	bls.n	8008598 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	75fb      	strb	r3, [r7, #23]
          break;
 8008596:	e056      	b.n	8008646 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	015a      	lsls	r2, r3, #5
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	4413      	add	r3, r2
 80085a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085b0:	d0e7      	beq.n	8008582 <USB_EPStopXfer+0x82>
 80085b2:	e048      	b.n	8008646 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085cc:	d13b      	bne.n	8008646 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	015a      	lsls	r2, r3, #5
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	4413      	add	r3, r2
 80085d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	683a      	ldr	r2, [r7, #0]
 80085e0:	7812      	ldrb	r2, [r2, #0]
 80085e2:	0151      	lsls	r1, r2, #5
 80085e4:	693a      	ldr	r2, [r7, #16]
 80085e6:	440a      	add	r2, r1
 80085e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80085f0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	015a      	lsls	r2, r3, #5
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	4413      	add	r3, r2
 80085fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	7812      	ldrb	r2, [r2, #0]
 8008606:	0151      	lsls	r1, r2, #5
 8008608:	693a      	ldr	r2, [r7, #16]
 800860a:	440a      	add	r2, r1
 800860c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008610:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008614:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	3301      	adds	r3, #1
 800861a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008622:	4293      	cmp	r3, r2
 8008624:	d902      	bls.n	800862c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	75fb      	strb	r3, [r7, #23]
          break;
 800862a:	e00c      	b.n	8008646 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	015a      	lsls	r2, r3, #5
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	4413      	add	r3, r2
 8008636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008644:	d0e7      	beq.n	8008616 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008646:	7dfb      	ldrb	r3, [r7, #23]
}
 8008648:	4618      	mov	r0, r3
 800864a:	371c      	adds	r7, #28
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008654:	b480      	push	{r7}
 8008656:	b089      	sub	sp, #36	@ 0x24
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	4611      	mov	r1, r2
 8008660:	461a      	mov	r2, r3
 8008662:	460b      	mov	r3, r1
 8008664:	71fb      	strb	r3, [r7, #7]
 8008666:	4613      	mov	r3, r2
 8008668:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008672:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008676:	2b00      	cmp	r3, #0
 8008678:	d123      	bne.n	80086c2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800867a:	88bb      	ldrh	r3, [r7, #4]
 800867c:	3303      	adds	r3, #3
 800867e:	089b      	lsrs	r3, r3, #2
 8008680:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008682:	2300      	movs	r3, #0
 8008684:	61bb      	str	r3, [r7, #24]
 8008686:	e018      	b.n	80086ba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008688:	79fb      	ldrb	r3, [r7, #7]
 800868a:	031a      	lsls	r2, r3, #12
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	4413      	add	r3, r2
 8008690:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008694:	461a      	mov	r2, r3
 8008696:	69fb      	ldr	r3, [r7, #28]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	3301      	adds	r3, #1
 80086a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086a2:	69fb      	ldr	r3, [r7, #28]
 80086a4:	3301      	adds	r3, #1
 80086a6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	3301      	adds	r3, #1
 80086ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	3301      	adds	r3, #1
 80086b2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	3301      	adds	r3, #1
 80086b8:	61bb      	str	r3, [r7, #24]
 80086ba:	69ba      	ldr	r2, [r7, #24]
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	429a      	cmp	r2, r3
 80086c0:	d3e2      	bcc.n	8008688 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3724      	adds	r7, #36	@ 0x24
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b08b      	sub	sp, #44	@ 0x2c
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	4613      	mov	r3, r2
 80086dc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80086e6:	88fb      	ldrh	r3, [r7, #6]
 80086e8:	089b      	lsrs	r3, r3, #2
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80086ee:	88fb      	ldrh	r3, [r7, #6]
 80086f0:	f003 0303 	and.w	r3, r3, #3
 80086f4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80086f6:	2300      	movs	r3, #0
 80086f8:	623b      	str	r3, [r7, #32]
 80086fa:	e014      	b.n	8008726 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008706:	601a      	str	r2, [r3, #0]
    pDest++;
 8008708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870a:	3301      	adds	r3, #1
 800870c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800870e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008710:	3301      	adds	r3, #1
 8008712:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008716:	3301      	adds	r3, #1
 8008718:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	3301      	adds	r3, #1
 800871e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008720:	6a3b      	ldr	r3, [r7, #32]
 8008722:	3301      	adds	r3, #1
 8008724:	623b      	str	r3, [r7, #32]
 8008726:	6a3a      	ldr	r2, [r7, #32]
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	429a      	cmp	r2, r3
 800872c:	d3e6      	bcc.n	80086fc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800872e:	8bfb      	ldrh	r3, [r7, #30]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d01e      	beq.n	8008772 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008734:	2300      	movs	r3, #0
 8008736:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800873e:	461a      	mov	r2, r3
 8008740:	f107 0310 	add.w	r3, r7, #16
 8008744:	6812      	ldr	r2, [r2, #0]
 8008746:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	b2db      	uxtb	r3, r3
 800874e:	00db      	lsls	r3, r3, #3
 8008750:	fa22 f303 	lsr.w	r3, r2, r3
 8008754:	b2da      	uxtb	r2, r3
 8008756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008758:	701a      	strb	r2, [r3, #0]
      i++;
 800875a:	6a3b      	ldr	r3, [r7, #32]
 800875c:	3301      	adds	r3, #1
 800875e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008762:	3301      	adds	r3, #1
 8008764:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008766:	8bfb      	ldrh	r3, [r7, #30]
 8008768:	3b01      	subs	r3, #1
 800876a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800876c:	8bfb      	ldrh	r3, [r7, #30]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1ea      	bne.n	8008748 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008774:	4618      	mov	r0, r3
 8008776:	372c      	adds	r7, #44	@ 0x2c
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	785b      	ldrb	r3, [r3, #1]
 8008798:	2b01      	cmp	r3, #1
 800879a:	d12c      	bne.n	80087f6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	db12      	blt.n	80087d4 <USB_EPSetStall+0x54>
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00f      	beq.n	80087d4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	015a      	lsls	r2, r3, #5
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	4413      	add	r3, r2
 80087bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68ba      	ldr	r2, [r7, #8]
 80087c4:	0151      	lsls	r1, r2, #5
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	440a      	add	r2, r1
 80087ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80087d2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	015a      	lsls	r2, r3, #5
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68ba      	ldr	r2, [r7, #8]
 80087e4:	0151      	lsls	r1, r2, #5
 80087e6:	68fa      	ldr	r2, [r7, #12]
 80087e8:	440a      	add	r2, r1
 80087ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80087f2:	6013      	str	r3, [r2, #0]
 80087f4:	e02b      	b.n	800884e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	015a      	lsls	r2, r3, #5
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	4413      	add	r3, r2
 80087fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	db12      	blt.n	800882e <USB_EPSetStall+0xae>
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00f      	beq.n	800882e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	4413      	add	r3, r2
 8008816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	0151      	lsls	r1, r2, #5
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	440a      	add	r2, r1
 8008824:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008828:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800882c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	015a      	lsls	r2, r3, #5
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	4413      	add	r3, r2
 8008836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68ba      	ldr	r2, [r7, #8]
 800883e:	0151      	lsls	r1, r2, #5
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	440a      	add	r2, r1
 8008844:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008848:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800884c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	785b      	ldrb	r3, [r3, #1]
 8008874:	2b01      	cmp	r3, #1
 8008876:	d128      	bne.n	80088ca <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	015a      	lsls	r2, r3, #5
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	4413      	add	r3, r2
 8008880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68ba      	ldr	r2, [r7, #8]
 8008888:	0151      	lsls	r1, r2, #5
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	440a      	add	r2, r1
 800888e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008892:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008896:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	791b      	ldrb	r3, [r3, #4]
 800889c:	2b03      	cmp	r3, #3
 800889e:	d003      	beq.n	80088a8 <USB_EPClearStall+0x4c>
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	791b      	ldrb	r3, [r3, #4]
 80088a4:	2b02      	cmp	r3, #2
 80088a6:	d138      	bne.n	800891a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	015a      	lsls	r2, r3, #5
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	4413      	add	r3, r2
 80088b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68ba      	ldr	r2, [r7, #8]
 80088b8:	0151      	lsls	r1, r2, #5
 80088ba:	68fa      	ldr	r2, [r7, #12]
 80088bc:	440a      	add	r2, r1
 80088be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088c6:	6013      	str	r3, [r2, #0]
 80088c8:	e027      	b.n	800891a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	015a      	lsls	r2, r3, #5
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	4413      	add	r3, r2
 80088d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	0151      	lsls	r1, r2, #5
 80088dc:	68fa      	ldr	r2, [r7, #12]
 80088de:	440a      	add	r2, r1
 80088e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80088e8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	791b      	ldrb	r3, [r3, #4]
 80088ee:	2b03      	cmp	r3, #3
 80088f0:	d003      	beq.n	80088fa <USB_EPClearStall+0x9e>
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	791b      	ldrb	r3, [r3, #4]
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	d10f      	bne.n	800891a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	4413      	add	r3, r2
 8008902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	68ba      	ldr	r2, [r7, #8]
 800890a:	0151      	lsls	r1, r2, #5
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	440a      	add	r2, r1
 8008910:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008918:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800891a:	2300      	movs	r3, #0
}
 800891c:	4618      	mov	r0, r3
 800891e:	3714      	adds	r7, #20
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008928:	b480      	push	{r7}
 800892a:	b085      	sub	sp, #20
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	460b      	mov	r3, r1
 8008932:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008946:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800894a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	78fb      	ldrb	r3, [r7, #3]
 8008956:	011b      	lsls	r3, r3, #4
 8008958:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800895c:	68f9      	ldr	r1, [r7, #12]
 800895e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008962:	4313      	orrs	r3, r2
 8008964:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3714      	adds	r7, #20
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008974:	b480      	push	{r7}
 8008976:	b085      	sub	sp, #20
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68fa      	ldr	r2, [r7, #12]
 800898a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800898e:	f023 0303 	bic.w	r3, r3, #3
 8008992:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089a2:	f023 0302 	bic.w	r3, r3, #2
 80089a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80089a8:	2300      	movs	r3, #0
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3714      	adds	r7, #20
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80089b6:	b480      	push	{r7}
 80089b8:	b085      	sub	sp, #20
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80089d0:	f023 0303 	bic.w	r3, r3, #3
 80089d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089e4:	f043 0302 	orr.w	r3, r3, #2
 80089e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80089ea:	2300      	movs	r3, #0
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3714      	adds	r7, #20
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	695b      	ldr	r3, [r3, #20]
 8008a04:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	699b      	ldr	r3, [r3, #24]
 8008a0a:	68fa      	ldr	r2, [r7, #12]
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008a10:	68fb      	ldr	r3, [r7, #12]
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3714      	adds	r7, #20
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a1e:	b480      	push	{r7}
 8008a20:	b085      	sub	sp, #20
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a30:	699b      	ldr	r3, [r3, #24]
 8008a32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a3a:	69db      	ldr	r3, [r3, #28]
 8008a3c:	68ba      	ldr	r2, [r7, #8]
 8008a3e:	4013      	ands	r3, r2
 8008a40:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	0c1b      	lsrs	r3, r3, #16
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3714      	adds	r7, #20
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr

08008a52 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a52:	b480      	push	{r7}
 8008a54:	b085      	sub	sp, #20
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a64:	699b      	ldr	r3, [r3, #24]
 8008a66:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	68ba      	ldr	r2, [r7, #8]
 8008a72:	4013      	ands	r3, r2
 8008a74:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	b29b      	uxth	r3, r3
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008a86:	b480      	push	{r7}
 8008a88:	b085      	sub	sp, #20
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
 8008a8e:	460b      	mov	r3, r1
 8008a90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008a96:	78fb      	ldrb	r3, [r7, #3]
 8008a98:	015a      	lsls	r2, r3, #5
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008aac:	695b      	ldr	r3, [r3, #20]
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	4013      	ands	r3, r2
 8008ab2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008ab4:	68bb      	ldr	r3, [r7, #8]
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3714      	adds	r7, #20
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr

08008ac2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008ac2:	b480      	push	{r7}
 8008ac4:	b087      	sub	sp, #28
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	6078      	str	r0, [r7, #4]
 8008aca:	460b      	mov	r3, r1
 8008acc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ae4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008ae6:	78fb      	ldrb	r3, [r7, #3]
 8008ae8:	f003 030f 	and.w	r3, r3, #15
 8008aec:	68fa      	ldr	r2, [r7, #12]
 8008aee:	fa22 f303 	lsr.w	r3, r2, r3
 8008af2:	01db      	lsls	r3, r3, #7
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008afc:	78fb      	ldrb	r3, [r7, #3]
 8008afe:	015a      	lsls	r2, r3, #5
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	4413      	add	r3, r2
 8008b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	4013      	ands	r3, r2
 8008b0e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008b10:	68bb      	ldr	r3, [r7, #8]
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	371c      	adds	r7, #28
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b083      	sub	sp, #12
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	f003 0301 	and.w	r3, r3, #1
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	370c      	adds	r7, #12
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr
	...

08008b3c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b085      	sub	sp, #20
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b56:	4619      	mov	r1, r3
 8008b58:	4b09      	ldr	r3, [pc, #36]	@ (8008b80 <USB_ActivateSetup+0x44>)
 8008b5a:	4013      	ands	r3, r2
 8008b5c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	68fa      	ldr	r2, [r7, #12]
 8008b68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3714      	adds	r7, #20
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr
 8008b80:	fffff800 	.word	0xfffff800

08008b84 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	333c      	adds	r3, #60	@ 0x3c
 8008b9a:	3304      	adds	r3, #4
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	4a26      	ldr	r2, [pc, #152]	@ (8008c3c <USB_EP0_OutStart+0xb8>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d90a      	bls.n	8008bbe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bb8:	d101      	bne.n	8008bbe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	e037      	b.n	8008c2e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	697a      	ldr	r2, [r7, #20]
 8008bd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bd8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008bdc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008be4:	691b      	ldr	r3, [r3, #16]
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bec:	f043 0318 	orr.w	r3, r3, #24
 8008bf0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c00:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008c04:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008c06:	7afb      	ldrb	r3, [r7, #11]
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d10f      	bne.n	8008c2c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c12:	461a      	mov	r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	697a      	ldr	r2, [r7, #20]
 8008c22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c26:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008c2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c2c:	2300      	movs	r3, #0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	371c      	adds	r7, #28
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr
 8008c3a:	bf00      	nop
 8008c3c:	4f54300a 	.word	0x4f54300a

08008c40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	3301      	adds	r3, #1
 8008c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c58:	d901      	bls.n	8008c5e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008c5a:	2303      	movs	r3, #3
 8008c5c:	e01b      	b.n	8008c96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	691b      	ldr	r3, [r3, #16]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	daf2      	bge.n	8008c4c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008c66:	2300      	movs	r3, #0
 8008c68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	f043 0201 	orr.w	r2, r3, #1
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c82:	d901      	bls.n	8008c88 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e006      	b.n	8008c96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d0f0      	beq.n	8008c76 <USB_CoreReset+0x36>

  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
	...

08008ca4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	460b      	mov	r3, r1
 8008cae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008cb0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008cb4:	f002 fd3e 	bl	800b734 <USBD_static_malloc>
 8008cb8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d109      	bne.n	8008cd4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	32b0      	adds	r2, #176	@ 0xb0
 8008cca:	2100      	movs	r1, #0
 8008ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	e0d4      	b.n	8008e7e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008cd4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008cd8:	2100      	movs	r1, #0
 8008cda:	68f8      	ldr	r0, [r7, #12]
 8008cdc:	f002 fe8d 	bl	800b9fa <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	32b0      	adds	r2, #176	@ 0xb0
 8008cea:	68f9      	ldr	r1, [r7, #12]
 8008cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	32b0      	adds	r2, #176	@ 0xb0
 8008cfa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	7c1b      	ldrb	r3, [r3, #16]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d138      	bne.n	8008d7e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008d0c:	4b5e      	ldr	r3, [pc, #376]	@ (8008e88 <USBD_CDC_Init+0x1e4>)
 8008d0e:	7819      	ldrb	r1, [r3, #0]
 8008d10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d14:	2202      	movs	r2, #2
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f002 fbe9 	bl	800b4ee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008d1c:	4b5a      	ldr	r3, [pc, #360]	@ (8008e88 <USBD_CDC_Init+0x1e4>)
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	f003 020f 	and.w	r2, r3, #15
 8008d24:	6879      	ldr	r1, [r7, #4]
 8008d26:	4613      	mov	r3, r2
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	4413      	add	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	440b      	add	r3, r1
 8008d30:	3324      	adds	r3, #36	@ 0x24
 8008d32:	2201      	movs	r2, #1
 8008d34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008d36:	4b55      	ldr	r3, [pc, #340]	@ (8008e8c <USBD_CDC_Init+0x1e8>)
 8008d38:	7819      	ldrb	r1, [r3, #0]
 8008d3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d3e:	2202      	movs	r2, #2
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f002 fbd4 	bl	800b4ee <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008d46:	4b51      	ldr	r3, [pc, #324]	@ (8008e8c <USBD_CDC_Init+0x1e8>)
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	f003 020f 	and.w	r2, r3, #15
 8008d4e:	6879      	ldr	r1, [r7, #4]
 8008d50:	4613      	mov	r3, r2
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	4413      	add	r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	440b      	add	r3, r1
 8008d5a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d5e:	2201      	movs	r2, #1
 8008d60:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008d62:	4b4b      	ldr	r3, [pc, #300]	@ (8008e90 <USBD_CDC_Init+0x1ec>)
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	f003 020f 	and.w	r2, r3, #15
 8008d6a:	6879      	ldr	r1, [r7, #4]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	4413      	add	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	440b      	add	r3, r1
 8008d76:	3326      	adds	r3, #38	@ 0x26
 8008d78:	2210      	movs	r2, #16
 8008d7a:	801a      	strh	r2, [r3, #0]
 8008d7c:	e035      	b.n	8008dea <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008d7e:	4b42      	ldr	r3, [pc, #264]	@ (8008e88 <USBD_CDC_Init+0x1e4>)
 8008d80:	7819      	ldrb	r1, [r3, #0]
 8008d82:	2340      	movs	r3, #64	@ 0x40
 8008d84:	2202      	movs	r2, #2
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f002 fbb1 	bl	800b4ee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008d8c:	4b3e      	ldr	r3, [pc, #248]	@ (8008e88 <USBD_CDC_Init+0x1e4>)
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	f003 020f 	and.w	r2, r3, #15
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	4413      	add	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	440b      	add	r3, r1
 8008da0:	3324      	adds	r3, #36	@ 0x24
 8008da2:	2201      	movs	r2, #1
 8008da4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008da6:	4b39      	ldr	r3, [pc, #228]	@ (8008e8c <USBD_CDC_Init+0x1e8>)
 8008da8:	7819      	ldrb	r1, [r3, #0]
 8008daa:	2340      	movs	r3, #64	@ 0x40
 8008dac:	2202      	movs	r2, #2
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f002 fb9d 	bl	800b4ee <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008db4:	4b35      	ldr	r3, [pc, #212]	@ (8008e8c <USBD_CDC_Init+0x1e8>)
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	f003 020f 	and.w	r2, r3, #15
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	4413      	add	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008dcc:	2201      	movs	r2, #1
 8008dce:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8008e90 <USBD_CDC_Init+0x1ec>)
 8008dd2:	781b      	ldrb	r3, [r3, #0]
 8008dd4:	f003 020f 	and.w	r2, r3, #15
 8008dd8:	6879      	ldr	r1, [r7, #4]
 8008dda:	4613      	mov	r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4413      	add	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	440b      	add	r3, r1
 8008de4:	3326      	adds	r3, #38	@ 0x26
 8008de6:	2210      	movs	r2, #16
 8008de8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008dea:	4b29      	ldr	r3, [pc, #164]	@ (8008e90 <USBD_CDC_Init+0x1ec>)
 8008dec:	7819      	ldrb	r1, [r3, #0]
 8008dee:	2308      	movs	r3, #8
 8008df0:	2203      	movs	r2, #3
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f002 fb7b 	bl	800b4ee <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008df8:	4b25      	ldr	r3, [pc, #148]	@ (8008e90 <USBD_CDC_Init+0x1ec>)
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	f003 020f 	and.w	r2, r3, #15
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	4613      	mov	r3, r2
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	4413      	add	r3, r2
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	3324      	adds	r3, #36	@ 0x24
 8008e0e:	2201      	movs	r2, #1
 8008e10:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	33b0      	adds	r3, #176	@ 0xb0
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d101      	bne.n	8008e4c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008e48:	2302      	movs	r3, #2
 8008e4a:	e018      	b.n	8008e7e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	7c1b      	ldrb	r3, [r3, #16]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10a      	bne.n	8008e6a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008e54:	4b0d      	ldr	r3, [pc, #52]	@ (8008e8c <USBD_CDC_Init+0x1e8>)
 8008e56:	7819      	ldrb	r1, [r3, #0]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008e5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f002 fc32 	bl	800b6cc <USBD_LL_PrepareReceive>
 8008e68:	e008      	b.n	8008e7c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008e6a:	4b08      	ldr	r3, [pc, #32]	@ (8008e8c <USBD_CDC_Init+0x1e8>)
 8008e6c:	7819      	ldrb	r1, [r3, #0]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008e74:	2340      	movs	r3, #64	@ 0x40
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f002 fc28 	bl	800b6cc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	24000097 	.word	0x24000097
 8008e8c:	24000098 	.word	0x24000098
 8008e90:	24000099 	.word	0x24000099

08008e94 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b082      	sub	sp, #8
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8008f8c <USBD_CDC_DeInit+0xf8>)
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f002 fb47 	bl	800b53a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008eac:	4b37      	ldr	r3, [pc, #220]	@ (8008f8c <USBD_CDC_DeInit+0xf8>)
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	f003 020f 	and.w	r2, r3, #15
 8008eb4:	6879      	ldr	r1, [r7, #4]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	440b      	add	r3, r1
 8008ec0:	3324      	adds	r3, #36	@ 0x24
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008ec6:	4b32      	ldr	r3, [pc, #200]	@ (8008f90 <USBD_CDC_DeInit+0xfc>)
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f002 fb34 	bl	800b53a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8008f90 <USBD_CDC_DeInit+0xfc>)
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	f003 020f 	and.w	r2, r3, #15
 8008eda:	6879      	ldr	r1, [r7, #4]
 8008edc:	4613      	mov	r3, r2
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	4413      	add	r3, r2
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	440b      	add	r3, r1
 8008ee6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008eea:	2200      	movs	r2, #0
 8008eec:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008eee:	4b29      	ldr	r3, [pc, #164]	@ (8008f94 <USBD_CDC_DeInit+0x100>)
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f002 fb20 	bl	800b53a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008efa:	4b26      	ldr	r3, [pc, #152]	@ (8008f94 <USBD_CDC_DeInit+0x100>)
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	f003 020f 	and.w	r2, r3, #15
 8008f02:	6879      	ldr	r1, [r7, #4]
 8008f04:	4613      	mov	r3, r2
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	4413      	add	r3, r2
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	440b      	add	r3, r1
 8008f0e:	3324      	adds	r3, #36	@ 0x24
 8008f10:	2200      	movs	r2, #0
 8008f12:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008f14:	4b1f      	ldr	r3, [pc, #124]	@ (8008f94 <USBD_CDC_DeInit+0x100>)
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	f003 020f 	and.w	r2, r3, #15
 8008f1c:	6879      	ldr	r1, [r7, #4]
 8008f1e:	4613      	mov	r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	4413      	add	r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	440b      	add	r3, r1
 8008f28:	3326      	adds	r3, #38	@ 0x26
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	32b0      	adds	r2, #176	@ 0xb0
 8008f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d01f      	beq.n	8008f80 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	33b0      	adds	r3, #176	@ 0xb0
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	32b0      	adds	r2, #176	@ 0xb0
 8008f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f62:	4618      	mov	r0, r3
 8008f64:	f002 fbf4 	bl	800b750 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	32b0      	adds	r2, #176	@ 0xb0
 8008f72:	2100      	movs	r1, #0
 8008f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3708      	adds	r7, #8
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	24000097 	.word	0x24000097
 8008f90:	24000098 	.word	0x24000098
 8008f94:	24000099 	.word	0x24000099

08008f98 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b086      	sub	sp, #24
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	32b0      	adds	r2, #176	@ 0xb0
 8008fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d101      	bne.n	8008fc8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008fc4:	2303      	movs	r3, #3
 8008fc6:	e0bf      	b.n	8009148 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d050      	beq.n	8009076 <USBD_CDC_Setup+0xde>
 8008fd4:	2b20      	cmp	r3, #32
 8008fd6:	f040 80af 	bne.w	8009138 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	88db      	ldrh	r3, [r3, #6]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d03a      	beq.n	8009058 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	b25b      	sxtb	r3, r3
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	da1b      	bge.n	8009024 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	33b0      	adds	r3, #176	@ 0xb0
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009002:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	88d2      	ldrh	r2, [r2, #6]
 8009008:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	88db      	ldrh	r3, [r3, #6]
 800900e:	2b07      	cmp	r3, #7
 8009010:	bf28      	it	cs
 8009012:	2307      	movcs	r3, #7
 8009014:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	89fa      	ldrh	r2, [r7, #14]
 800901a:	4619      	mov	r1, r3
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f001 fdd9 	bl	800abd4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009022:	e090      	b.n	8009146 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	785a      	ldrb	r2, [r3, #1]
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	88db      	ldrh	r3, [r3, #6]
 8009032:	2b3f      	cmp	r3, #63	@ 0x3f
 8009034:	d803      	bhi.n	800903e <USBD_CDC_Setup+0xa6>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	88db      	ldrh	r3, [r3, #6]
 800903a:	b2da      	uxtb	r2, r3
 800903c:	e000      	b.n	8009040 <USBD_CDC_Setup+0xa8>
 800903e:	2240      	movs	r2, #64	@ 0x40
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009046:	6939      	ldr	r1, [r7, #16]
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800904e:	461a      	mov	r2, r3
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f001 fdeb 	bl	800ac2c <USBD_CtlPrepareRx>
      break;
 8009056:	e076      	b.n	8009146 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	33b0      	adds	r3, #176	@ 0xb0
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	7850      	ldrb	r0, [r2, #1]
 800906e:	2200      	movs	r2, #0
 8009070:	6839      	ldr	r1, [r7, #0]
 8009072:	4798      	blx	r3
      break;
 8009074:	e067      	b.n	8009146 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	785b      	ldrb	r3, [r3, #1]
 800907a:	2b0b      	cmp	r3, #11
 800907c:	d851      	bhi.n	8009122 <USBD_CDC_Setup+0x18a>
 800907e:	a201      	add	r2, pc, #4	@ (adr r2, 8009084 <USBD_CDC_Setup+0xec>)
 8009080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009084:	080090b5 	.word	0x080090b5
 8009088:	08009131 	.word	0x08009131
 800908c:	08009123 	.word	0x08009123
 8009090:	08009123 	.word	0x08009123
 8009094:	08009123 	.word	0x08009123
 8009098:	08009123 	.word	0x08009123
 800909c:	08009123 	.word	0x08009123
 80090a0:	08009123 	.word	0x08009123
 80090a4:	08009123 	.word	0x08009123
 80090a8:	08009123 	.word	0x08009123
 80090ac:	080090df 	.word	0x080090df
 80090b0:	08009109 	.word	0x08009109
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	2b03      	cmp	r3, #3
 80090be:	d107      	bne.n	80090d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80090c0:	f107 030a 	add.w	r3, r7, #10
 80090c4:	2202      	movs	r2, #2
 80090c6:	4619      	mov	r1, r3
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f001 fd83 	bl	800abd4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80090ce:	e032      	b.n	8009136 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f001 fd01 	bl	800aada <USBD_CtlError>
            ret = USBD_FAIL;
 80090d8:	2303      	movs	r3, #3
 80090da:	75fb      	strb	r3, [r7, #23]
          break;
 80090dc:	e02b      	b.n	8009136 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	2b03      	cmp	r3, #3
 80090e8:	d107      	bne.n	80090fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80090ea:	f107 030d 	add.w	r3, r7, #13
 80090ee:	2201      	movs	r2, #1
 80090f0:	4619      	mov	r1, r3
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f001 fd6e 	bl	800abd4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80090f8:	e01d      	b.n	8009136 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80090fa:	6839      	ldr	r1, [r7, #0]
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f001 fcec 	bl	800aada <USBD_CtlError>
            ret = USBD_FAIL;
 8009102:	2303      	movs	r3, #3
 8009104:	75fb      	strb	r3, [r7, #23]
          break;
 8009106:	e016      	b.n	8009136 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800910e:	b2db      	uxtb	r3, r3
 8009110:	2b03      	cmp	r3, #3
 8009112:	d00f      	beq.n	8009134 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009114:	6839      	ldr	r1, [r7, #0]
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f001 fcdf 	bl	800aada <USBD_CtlError>
            ret = USBD_FAIL;
 800911c:	2303      	movs	r3, #3
 800911e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009120:	e008      	b.n	8009134 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009122:	6839      	ldr	r1, [r7, #0]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f001 fcd8 	bl	800aada <USBD_CtlError>
          ret = USBD_FAIL;
 800912a:	2303      	movs	r3, #3
 800912c:	75fb      	strb	r3, [r7, #23]
          break;
 800912e:	e002      	b.n	8009136 <USBD_CDC_Setup+0x19e>
          break;
 8009130:	bf00      	nop
 8009132:	e008      	b.n	8009146 <USBD_CDC_Setup+0x1ae>
          break;
 8009134:	bf00      	nop
      }
      break;
 8009136:	e006      	b.n	8009146 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009138:	6839      	ldr	r1, [r7, #0]
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f001 fccd 	bl	800aada <USBD_CtlError>
      ret = USBD_FAIL;
 8009140:	2303      	movs	r3, #3
 8009142:	75fb      	strb	r3, [r7, #23]
      break;
 8009144:	bf00      	nop
  }

  return (uint8_t)ret;
 8009146:	7dfb      	ldrb	r3, [r7, #23]
}
 8009148:	4618      	mov	r0, r3
 800914a:	3718      	adds	r7, #24
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	460b      	mov	r3, r1
 800915a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009162:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	32b0      	adds	r2, #176	@ 0xb0
 800916e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d101      	bne.n	800917a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009176:	2303      	movs	r3, #3
 8009178:	e065      	b.n	8009246 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	32b0      	adds	r2, #176	@ 0xb0
 8009184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009188:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800918a:	78fb      	ldrb	r3, [r7, #3]
 800918c:	f003 020f 	and.w	r2, r3, #15
 8009190:	6879      	ldr	r1, [r7, #4]
 8009192:	4613      	mov	r3, r2
 8009194:	009b      	lsls	r3, r3, #2
 8009196:	4413      	add	r3, r2
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	440b      	add	r3, r1
 800919c:	3318      	adds	r3, #24
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d02f      	beq.n	8009204 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80091a4:	78fb      	ldrb	r3, [r7, #3]
 80091a6:	f003 020f 	and.w	r2, r3, #15
 80091aa:	6879      	ldr	r1, [r7, #4]
 80091ac:	4613      	mov	r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4413      	add	r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	440b      	add	r3, r1
 80091b6:	3318      	adds	r3, #24
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	78fb      	ldrb	r3, [r7, #3]
 80091bc:	f003 010f 	and.w	r1, r3, #15
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	460b      	mov	r3, r1
 80091c4:	00db      	lsls	r3, r3, #3
 80091c6:	440b      	add	r3, r1
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4403      	add	r3, r0
 80091cc:	331c      	adds	r3, #28
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	fbb2 f1f3 	udiv	r1, r2, r3
 80091d4:	fb01 f303 	mul.w	r3, r1, r3
 80091d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d112      	bne.n	8009204 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80091de:	78fb      	ldrb	r3, [r7, #3]
 80091e0:	f003 020f 	and.w	r2, r3, #15
 80091e4:	6879      	ldr	r1, [r7, #4]
 80091e6:	4613      	mov	r3, r2
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	4413      	add	r3, r2
 80091ec:	009b      	lsls	r3, r3, #2
 80091ee:	440b      	add	r3, r1
 80091f0:	3318      	adds	r3, #24
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80091f6:	78f9      	ldrb	r1, [r7, #3]
 80091f8:	2300      	movs	r3, #0
 80091fa:	2200      	movs	r2, #0
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f002 fa44 	bl	800b68a <USBD_LL_Transmit>
 8009202:	e01f      	b.n	8009244 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2200      	movs	r2, #0
 8009208:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	33b0      	adds	r3, #176	@ 0xb0
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	4413      	add	r3, r2
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d010      	beq.n	8009244 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	33b0      	adds	r3, #176	@ 0xb0
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	68ba      	ldr	r2, [r7, #8]
 8009236:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009240:	78fa      	ldrb	r2, [r7, #3]
 8009242:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b084      	sub	sp, #16
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
 8009256:	460b      	mov	r3, r1
 8009258:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	32b0      	adds	r2, #176	@ 0xb0
 8009264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009268:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	32b0      	adds	r2, #176	@ 0xb0
 8009274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d101      	bne.n	8009280 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800927c:	2303      	movs	r3, #3
 800927e:	e01a      	b.n	80092b6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009280:	78fb      	ldrb	r3, [r7, #3]
 8009282:	4619      	mov	r1, r3
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f002 fa42 	bl	800b70e <USBD_LL_GetRxDataSize>
 800928a:	4602      	mov	r2, r0
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	33b0      	adds	r3, #176	@ 0xb0
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	4413      	add	r3, r2
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80092aa:	68fa      	ldr	r2, [r7, #12]
 80092ac:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80092b0:	4611      	mov	r1, r2
 80092b2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3710      	adds	r7, #16
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}

080092be <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80092be:	b580      	push	{r7, lr}
 80092c0:	b084      	sub	sp, #16
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	32b0      	adds	r2, #176	@ 0xb0
 80092d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d101      	bne.n	80092e0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80092dc:	2303      	movs	r3, #3
 80092de:	e024      	b.n	800932a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	33b0      	adds	r3, #176	@ 0xb0
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	4413      	add	r3, r2
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d019      	beq.n	8009328 <USBD_CDC_EP0_RxReady+0x6a>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80092fa:	2bff      	cmp	r3, #255	@ 0xff
 80092fc:	d014      	beq.n	8009328 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	33b0      	adds	r3, #176	@ 0xb0
 8009308:	009b      	lsls	r3, r3, #2
 800930a:	4413      	add	r3, r2
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009316:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800931e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	22ff      	movs	r2, #255	@ 0xff
 8009324:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009328:	2300      	movs	r3, #0
}
 800932a:	4618      	mov	r0, r3
 800932c:	3710      	adds	r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
	...

08009334 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b086      	sub	sp, #24
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800933c:	2182      	movs	r1, #130	@ 0x82
 800933e:	4818      	ldr	r0, [pc, #96]	@ (80093a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009340:	f000 fd6b 	bl	8009e1a <USBD_GetEpDesc>
 8009344:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009346:	2101      	movs	r1, #1
 8009348:	4815      	ldr	r0, [pc, #84]	@ (80093a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800934a:	f000 fd66 	bl	8009e1a <USBD_GetEpDesc>
 800934e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009350:	2181      	movs	r1, #129	@ 0x81
 8009352:	4813      	ldr	r0, [pc, #76]	@ (80093a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009354:	f000 fd61 	bl	8009e1a <USBD_GetEpDesc>
 8009358:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d002      	beq.n	8009366 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	2210      	movs	r2, #16
 8009364:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d006      	beq.n	800937a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	2200      	movs	r2, #0
 8009370:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009374:	711a      	strb	r2, [r3, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d006      	beq.n	800938e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009388:	711a      	strb	r2, [r3, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2243      	movs	r2, #67	@ 0x43
 8009392:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009394:	4b02      	ldr	r3, [pc, #8]	@ (80093a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009396:	4618      	mov	r0, r3
 8009398:	3718      	adds	r7, #24
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	24000054 	.word	0x24000054

080093a4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b086      	sub	sp, #24
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80093ac:	2182      	movs	r1, #130	@ 0x82
 80093ae:	4818      	ldr	r0, [pc, #96]	@ (8009410 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80093b0:	f000 fd33 	bl	8009e1a <USBD_GetEpDesc>
 80093b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80093b6:	2101      	movs	r1, #1
 80093b8:	4815      	ldr	r0, [pc, #84]	@ (8009410 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80093ba:	f000 fd2e 	bl	8009e1a <USBD_GetEpDesc>
 80093be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80093c0:	2181      	movs	r1, #129	@ 0x81
 80093c2:	4813      	ldr	r0, [pc, #76]	@ (8009410 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80093c4:	f000 fd29 	bl	8009e1a <USBD_GetEpDesc>
 80093c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d002      	beq.n	80093d6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	2210      	movs	r2, #16
 80093d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d006      	beq.n	80093ea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	2200      	movs	r2, #0
 80093e0:	711a      	strb	r2, [r3, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f042 0202 	orr.w	r2, r2, #2
 80093e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d006      	beq.n	80093fe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2200      	movs	r2, #0
 80093f4:	711a      	strb	r2, [r3, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f042 0202 	orr.w	r2, r2, #2
 80093fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2243      	movs	r2, #67	@ 0x43
 8009402:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009404:	4b02      	ldr	r3, [pc, #8]	@ (8009410 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009406:	4618      	mov	r0, r3
 8009408:	3718      	adds	r7, #24
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	24000054 	.word	0x24000054

08009414 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b086      	sub	sp, #24
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800941c:	2182      	movs	r1, #130	@ 0x82
 800941e:	4818      	ldr	r0, [pc, #96]	@ (8009480 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009420:	f000 fcfb 	bl	8009e1a <USBD_GetEpDesc>
 8009424:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009426:	2101      	movs	r1, #1
 8009428:	4815      	ldr	r0, [pc, #84]	@ (8009480 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800942a:	f000 fcf6 	bl	8009e1a <USBD_GetEpDesc>
 800942e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009430:	2181      	movs	r1, #129	@ 0x81
 8009432:	4813      	ldr	r0, [pc, #76]	@ (8009480 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009434:	f000 fcf1 	bl	8009e1a <USBD_GetEpDesc>
 8009438:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d002      	beq.n	8009446 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	2210      	movs	r2, #16
 8009444:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d006      	beq.n	800945a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	2200      	movs	r2, #0
 8009450:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009454:	711a      	strb	r2, [r3, #4]
 8009456:	2200      	movs	r2, #0
 8009458:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d006      	beq.n	800946e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009468:	711a      	strb	r2, [r3, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2243      	movs	r2, #67	@ 0x43
 8009472:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009474:	4b02      	ldr	r3, [pc, #8]	@ (8009480 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009476:	4618      	mov	r0, r3
 8009478:	3718      	adds	r7, #24
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
 800947e:	bf00      	nop
 8009480:	24000054 	.word	0x24000054

08009484 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	220a      	movs	r2, #10
 8009490:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009492:	4b03      	ldr	r3, [pc, #12]	@ (80094a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009494:	4618      	mov	r0, r3
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr
 80094a0:	24000010 	.word	0x24000010

080094a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d101      	bne.n	80094b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80094b4:	2303      	movs	r3, #3
 80094b6:	e009      	b.n	80094cc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	33b0      	adds	r3, #176	@ 0xb0
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	4413      	add	r3, r2
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	370c      	adds	r7, #12
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80094d8:	b480      	push	{r7}
 80094da:	b087      	sub	sp, #28
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	32b0      	adds	r2, #176	@ 0xb0
 80094ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d101      	bne.n	80094fe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80094fa:	2303      	movs	r3, #3
 80094fc:	e008      	b.n	8009510 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	68ba      	ldr	r2, [r7, #8]
 8009502:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	371c      	adds	r7, #28
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr

0800951c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800951c:	b480      	push	{r7}
 800951e:	b085      	sub	sp, #20
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
 8009524:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	32b0      	adds	r2, #176	@ 0xb0
 8009530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009534:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d101      	bne.n	8009540 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800953c:	2303      	movs	r3, #3
 800953e:	e004      	b.n	800954a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	683a      	ldr	r2, [r7, #0]
 8009544:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
	...

08009558 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	32b0      	adds	r2, #176	@ 0xb0
 800956a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800956e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009570:	2301      	movs	r3, #1
 8009572:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d101      	bne.n	800957e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800957a:	2303      	movs	r3, #3
 800957c:	e025      	b.n	80095ca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009584:	2b00      	cmp	r3, #0
 8009586:	d11f      	bne.n	80095c8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	2201      	movs	r2, #1
 800958c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009590:	4b10      	ldr	r3, [pc, #64]	@ (80095d4 <USBD_CDC_TransmitPacket+0x7c>)
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	f003 020f 	and.w	r2, r3, #15
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	4613      	mov	r3, r2
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	4413      	add	r3, r2
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	4403      	add	r3, r0
 80095aa:	3318      	adds	r3, #24
 80095ac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80095ae:	4b09      	ldr	r3, [pc, #36]	@ (80095d4 <USBD_CDC_TransmitPacket+0x7c>)
 80095b0:	7819      	ldrb	r1, [r3, #0]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f002 f863 	bl	800b68a <USBD_LL_Transmit>

    ret = USBD_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80095c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	24000097 	.word	0x24000097

080095d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	32b0      	adds	r2, #176	@ 0xb0
 80095ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	32b0      	adds	r2, #176	@ 0xb0
 80095fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d101      	bne.n	8009606 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009602:	2303      	movs	r3, #3
 8009604:	e018      	b.n	8009638 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	7c1b      	ldrb	r3, [r3, #16]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d10a      	bne.n	8009624 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800960e:	4b0c      	ldr	r3, [pc, #48]	@ (8009640 <USBD_CDC_ReceivePacket+0x68>)
 8009610:	7819      	ldrb	r1, [r3, #0]
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009618:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f002 f855 	bl	800b6cc <USBD_LL_PrepareReceive>
 8009622:	e008      	b.n	8009636 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009624:	4b06      	ldr	r3, [pc, #24]	@ (8009640 <USBD_CDC_ReceivePacket+0x68>)
 8009626:	7819      	ldrb	r1, [r3, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800962e:	2340      	movs	r3, #64	@ 0x40
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f002 f84b 	bl	800b6cc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3710      	adds	r7, #16
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}
 8009640:	24000098 	.word	0x24000098

08009644 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b086      	sub	sp, #24
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	60b9      	str	r1, [r7, #8]
 800964e:	4613      	mov	r3, r2
 8009650:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10a      	bne.n	800966e <USBD_Init+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 8009658:	4817      	ldr	r0, [pc, #92]	@ (80096b8 <USBD_Init+0x74>)
 800965a:	f002 f971 	bl	800b940 <iprintf>
 800965e:	4817      	ldr	r0, [pc, #92]	@ (80096bc <USBD_Init+0x78>)
 8009660:	f002 f96e 	bl	800b940 <iprintf>
 8009664:	200a      	movs	r0, #10
 8009666:	f002 f97d 	bl	800b964 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800966a:	2303      	movs	r3, #3
 800966c:	e01f      	b.n	80096ae <USBD_Init+0x6a>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2200      	movs	r2, #0
 8009672:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d003      	beq.n	8009694 <USBD_Init+0x50>
  {
    pdev->pDesc = pdesc;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	68ba      	ldr	r2, [r7, #8]
 8009690:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2201      	movs	r2, #1
 8009698:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	79fa      	ldrb	r2, [r7, #7]
 80096a0:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f001 feb6 	bl	800b414 <USBD_LL_Init>
 80096a8:	4603      	mov	r3, r0
 80096aa:	75fb      	strb	r3, [r7, #23]

  return ret;
 80096ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3718      	adds	r7, #24
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	0800c6e0 	.word	0x0800c6e0
 80096bc:	0800c6e8 	.word	0x0800c6e8

080096c0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80096ca:	2300      	movs	r3, #0
 80096cc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d10a      	bne.n	80096ea <USBD_RegisterClass+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 80096d4:	481a      	ldr	r0, [pc, #104]	@ (8009740 <USBD_RegisterClass+0x80>)
 80096d6:	f002 f933 	bl	800b940 <iprintf>
 80096da:	481a      	ldr	r0, [pc, #104]	@ (8009744 <USBD_RegisterClass+0x84>)
 80096dc:	f002 f930 	bl	800b940 <iprintf>
 80096e0:	200a      	movs	r0, #10
 80096e2:	f002 f93f 	bl	800b964 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80096e6:	2303      	movs	r3, #3
 80096e8:	e025      	b.n	8009736 <USBD_RegisterClass+0x76>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	683a      	ldr	r2, [r7, #0]
 80096ee:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	32ae      	adds	r2, #174	@ 0xae
 80096fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	2b00      	cmp	r3, #0
 8009704:	d00f      	beq.n	8009726 <USBD_RegisterClass+0x66>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	32ae      	adds	r2, #174	@ 0xae
 8009710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009716:	f107 020e 	add.w	r2, r7, #14
 800971a:	4610      	mov	r0, r2
 800971c:	4798      	blx	r3
 800971e:	4602      	mov	r2, r0
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800972c:	1c5a      	adds	r2, r3, #1
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	0800c6e0 	.word	0x0800c6e0
 8009744:	0800c700 	.word	0x0800c700

08009748 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f001 feb1 	bl	800b4b8 <USBD_LL_Start>
 8009756:	4603      	mov	r3, r0
}
 8009758:	4618      	mov	r0, r3
 800975a:	3708      	adds	r7, #8
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009768:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800976a:	4618      	mov	r0, r3
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b084      	sub	sp, #16
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	460b      	mov	r3, r1
 8009780:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009782:	2300      	movs	r3, #0
 8009784:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800978c:	2b00      	cmp	r3, #0
 800978e:	d009      	beq.n	80097a4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	78fa      	ldrb	r2, [r7, #3]
 800979a:	4611      	mov	r1, r2
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	4798      	blx	r3
 80097a0:	4603      	mov	r3, r0
 80097a2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b084      	sub	sp, #16
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
 80097b6:	460b      	mov	r3, r1
 80097b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80097ba:	2300      	movs	r3, #0
 80097bc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	78fa      	ldrb	r2, [r7, #3]
 80097c8:	4611      	mov	r1, r2
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	4798      	blx	r3
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80097d4:	2303      	movs	r3, #3
 80097d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	3710      	adds	r7, #16
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b084      	sub	sp, #16
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
 80097ea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80097f2:	6839      	ldr	r1, [r7, #0]
 80097f4:	4618      	mov	r0, r3
 80097f6:	f001 f936 	bl	800aa66 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2201      	movs	r2, #1
 80097fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009808:	461a      	mov	r2, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009816:	f003 031f 	and.w	r3, r3, #31
 800981a:	2b02      	cmp	r3, #2
 800981c:	d01a      	beq.n	8009854 <USBD_LL_SetupStage+0x72>
 800981e:	2b02      	cmp	r3, #2
 8009820:	d822      	bhi.n	8009868 <USBD_LL_SetupStage+0x86>
 8009822:	2b00      	cmp	r3, #0
 8009824:	d002      	beq.n	800982c <USBD_LL_SetupStage+0x4a>
 8009826:	2b01      	cmp	r3, #1
 8009828:	d00a      	beq.n	8009840 <USBD_LL_SetupStage+0x5e>
 800982a:	e01d      	b.n	8009868 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009832:	4619      	mov	r1, r3
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 fb63 	bl	8009f00 <USBD_StdDevReq>
 800983a:	4603      	mov	r3, r0
 800983c:	73fb      	strb	r3, [r7, #15]
      break;
 800983e:	e020      	b.n	8009882 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009846:	4619      	mov	r1, r3
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 fbcb 	bl	8009fe4 <USBD_StdItfReq>
 800984e:	4603      	mov	r3, r0
 8009850:	73fb      	strb	r3, [r7, #15]
      break;
 8009852:	e016      	b.n	8009882 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800985a:	4619      	mov	r1, r3
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 fc2d 	bl	800a0bc <USBD_StdEPReq>
 8009862:	4603      	mov	r3, r0
 8009864:	73fb      	strb	r3, [r7, #15]
      break;
 8009866:	e00c      	b.n	8009882 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800986e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009872:	b2db      	uxtb	r3, r3
 8009874:	4619      	mov	r1, r3
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f001 fe7e 	bl	800b578 <USBD_LL_StallEP>
 800987c:	4603      	mov	r3, r0
 800987e:	73fb      	strb	r3, [r7, #15]
      break;
 8009880:	bf00      	nop
  }

  return ret;
 8009882:	7bfb      	ldrb	r3, [r7, #15]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	460b      	mov	r3, r1
 8009896:	607a      	str	r2, [r7, #4]
 8009898:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800989a:	2300      	movs	r3, #0
 800989c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800989e:	7afb      	ldrb	r3, [r7, #11]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d16e      	bne.n	8009982 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80098aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80098b2:	2b03      	cmp	r3, #3
 80098b4:	f040 8098 	bne.w	80099e8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	689a      	ldr	r2, [r3, #8]
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	68db      	ldr	r3, [r3, #12]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d913      	bls.n	80098ec <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	689a      	ldr	r2, [r3, #8]
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	1ad2      	subs	r2, r2, r3
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	68da      	ldr	r2, [r3, #12]
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	4293      	cmp	r3, r2
 80098dc:	bf28      	it	cs
 80098de:	4613      	movcs	r3, r2
 80098e0:	461a      	mov	r2, r3
 80098e2:	6879      	ldr	r1, [r7, #4]
 80098e4:	68f8      	ldr	r0, [r7, #12]
 80098e6:	f001 f9be 	bl	800ac66 <USBD_CtlContinueRx>
 80098ea:	e07d      	b.n	80099e8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80098f2:	f003 031f 	and.w	r3, r3, #31
 80098f6:	2b02      	cmp	r3, #2
 80098f8:	d014      	beq.n	8009924 <USBD_LL_DataOutStage+0x98>
 80098fa:	2b02      	cmp	r3, #2
 80098fc:	d81d      	bhi.n	800993a <USBD_LL_DataOutStage+0xae>
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d002      	beq.n	8009908 <USBD_LL_DataOutStage+0x7c>
 8009902:	2b01      	cmp	r3, #1
 8009904:	d003      	beq.n	800990e <USBD_LL_DataOutStage+0x82>
 8009906:	e018      	b.n	800993a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009908:	2300      	movs	r3, #0
 800990a:	75bb      	strb	r3, [r7, #22]
            break;
 800990c:	e018      	b.n	8009940 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009914:	b2db      	uxtb	r3, r3
 8009916:	4619      	mov	r1, r3
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f000 fa64 	bl	8009de6 <USBD_CoreFindIF>
 800991e:	4603      	mov	r3, r0
 8009920:	75bb      	strb	r3, [r7, #22]
            break;
 8009922:	e00d      	b.n	8009940 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800992a:	b2db      	uxtb	r3, r3
 800992c:	4619      	mov	r1, r3
 800992e:	68f8      	ldr	r0, [r7, #12]
 8009930:	f000 fa66 	bl	8009e00 <USBD_CoreFindEP>
 8009934:	4603      	mov	r3, r0
 8009936:	75bb      	strb	r3, [r7, #22]
            break;
 8009938:	e002      	b.n	8009940 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800993a:	2300      	movs	r3, #0
 800993c:	75bb      	strb	r3, [r7, #22]
            break;
 800993e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009940:	7dbb      	ldrb	r3, [r7, #22]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d119      	bne.n	800997a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800994c:	b2db      	uxtb	r3, r3
 800994e:	2b03      	cmp	r3, #3
 8009950:	d113      	bne.n	800997a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009952:	7dba      	ldrb	r2, [r7, #22]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	32ae      	adds	r2, #174	@ 0xae
 8009958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00b      	beq.n	800997a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009962:	7dba      	ldrb	r2, [r7, #22]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800996a:	7dba      	ldrb	r2, [r7, #22]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	32ae      	adds	r2, #174	@ 0xae
 8009970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009974:	691b      	ldr	r3, [r3, #16]
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800997a:	68f8      	ldr	r0, [r7, #12]
 800997c:	f001 f984 	bl	800ac88 <USBD_CtlSendStatus>
 8009980:	e032      	b.n	80099e8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009982:	7afb      	ldrb	r3, [r7, #11]
 8009984:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009988:	b2db      	uxtb	r3, r3
 800998a:	4619      	mov	r1, r3
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f000 fa37 	bl	8009e00 <USBD_CoreFindEP>
 8009992:	4603      	mov	r3, r0
 8009994:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009996:	7dbb      	ldrb	r3, [r7, #22]
 8009998:	2bff      	cmp	r3, #255	@ 0xff
 800999a:	d025      	beq.n	80099e8 <USBD_LL_DataOutStage+0x15c>
 800999c:	7dbb      	ldrb	r3, [r7, #22]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d122      	bne.n	80099e8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	2b03      	cmp	r3, #3
 80099ac:	d117      	bne.n	80099de <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80099ae:	7dba      	ldrb	r2, [r7, #22]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	32ae      	adds	r2, #174	@ 0xae
 80099b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099b8:	699b      	ldr	r3, [r3, #24]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d00f      	beq.n	80099de <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80099be:	7dba      	ldrb	r2, [r7, #22]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80099c6:	7dba      	ldrb	r2, [r7, #22]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	32ae      	adds	r2, #174	@ 0xae
 80099cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	7afa      	ldrb	r2, [r7, #11]
 80099d4:	4611      	mov	r1, r2
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	4798      	blx	r3
 80099da:	4603      	mov	r3, r0
 80099dc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80099de:	7dfb      	ldrb	r3, [r7, #23]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d001      	beq.n	80099e8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80099e4:	7dfb      	ldrb	r3, [r7, #23]
 80099e6:	e000      	b.n	80099ea <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3718      	adds	r7, #24
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b086      	sub	sp, #24
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	60f8      	str	r0, [r7, #12]
 80099fa:	460b      	mov	r3, r1
 80099fc:	607a      	str	r2, [r7, #4]
 80099fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009a00:	7afb      	ldrb	r3, [r7, #11]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d16f      	bne.n	8009ae6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	3314      	adds	r3, #20
 8009a0a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009a12:	2b02      	cmp	r3, #2
 8009a14:	d15a      	bne.n	8009acc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	689a      	ldr	r2, [r3, #8]
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	68db      	ldr	r3, [r3, #12]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d914      	bls.n	8009a4c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	689a      	ldr	r2, [r3, #8]
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	1ad2      	subs	r2, r2, r3
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	461a      	mov	r2, r3
 8009a36:	6879      	ldr	r1, [r7, #4]
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f001 f8e6 	bl	800ac0a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a3e:	2300      	movs	r3, #0
 8009a40:	2200      	movs	r2, #0
 8009a42:	2100      	movs	r1, #0
 8009a44:	68f8      	ldr	r0, [r7, #12]
 8009a46:	f001 fe41 	bl	800b6cc <USBD_LL_PrepareReceive>
 8009a4a:	e03f      	b.n	8009acc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009a4c:	693b      	ldr	r3, [r7, #16]
 8009a4e:	68da      	ldr	r2, [r3, #12]
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d11c      	bne.n	8009a92 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	685a      	ldr	r2, [r3, #4]
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d316      	bcc.n	8009a92 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d20f      	bcs.n	8009a92 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009a72:	2200      	movs	r2, #0
 8009a74:	2100      	movs	r1, #0
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f001 f8c7 	bl	800ac0a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a84:	2300      	movs	r3, #0
 8009a86:	2200      	movs	r2, #0
 8009a88:	2100      	movs	r1, #0
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	f001 fe1e 	bl	800b6cc <USBD_LL_PrepareReceive>
 8009a90:	e01c      	b.n	8009acc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b03      	cmp	r3, #3
 8009a9c:	d10f      	bne.n	8009abe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aa4:	68db      	ldr	r3, [r3, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d009      	beq.n	8009abe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ab8:	68db      	ldr	r3, [r3, #12]
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009abe:	2180      	movs	r1, #128	@ 0x80
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f001 fd59 	bl	800b578 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f001 f8f1 	bl	800acae <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d03a      	beq.n	8009b4c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f7ff fe42 	bl	8009760 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009ae4:	e032      	b.n	8009b4c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009ae6:	7afb      	ldrb	r3, [r7, #11]
 8009ae8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	4619      	mov	r1, r3
 8009af0:	68f8      	ldr	r0, [r7, #12]
 8009af2:	f000 f985 	bl	8009e00 <USBD_CoreFindEP>
 8009af6:	4603      	mov	r3, r0
 8009af8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009afa:	7dfb      	ldrb	r3, [r7, #23]
 8009afc:	2bff      	cmp	r3, #255	@ 0xff
 8009afe:	d025      	beq.n	8009b4c <USBD_LL_DataInStage+0x15a>
 8009b00:	7dfb      	ldrb	r3, [r7, #23]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d122      	bne.n	8009b4c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	d11c      	bne.n	8009b4c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009b12:	7dfa      	ldrb	r2, [r7, #23]
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	32ae      	adds	r2, #174	@ 0xae
 8009b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b1c:	695b      	ldr	r3, [r3, #20]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d014      	beq.n	8009b4c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009b22:	7dfa      	ldrb	r2, [r7, #23]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009b2a:	7dfa      	ldrb	r2, [r7, #23]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	32ae      	adds	r2, #174	@ 0xae
 8009b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	7afa      	ldrb	r2, [r7, #11]
 8009b38:	4611      	mov	r1, r2
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	4798      	blx	r3
 8009b3e:	4603      	mov	r3, r0
 8009b40:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009b42:	7dbb      	ldrb	r3, [r7, #22]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d001      	beq.n	8009b4c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009b48:	7dbb      	ldrb	r3, [r7, #22]
 8009b4a:	e000      	b.n	8009b4e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3718      	adds	r7, #24
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b084      	sub	sp, #16
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2200      	movs	r2, #0
 8009b76:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d014      	beq.n	8009bbc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00e      	beq.n	8009bbc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ba4:	685b      	ldr	r3, [r3, #4]
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	6852      	ldr	r2, [r2, #4]
 8009baa:	b2d2      	uxtb	r2, r2
 8009bac:	4611      	mov	r1, r2
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	4798      	blx	r3
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d001      	beq.n	8009bbc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009bbc:	2340      	movs	r3, #64	@ 0x40
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f001 fc93 	bl	800b4ee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2240      	movs	r2, #64	@ 0x40
 8009bd4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009bd8:	2340      	movs	r3, #64	@ 0x40
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2180      	movs	r1, #128	@ 0x80
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 fc85 	bl	800b4ee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2240      	movs	r2, #64	@ 0x40
 8009bee:	621a      	str	r2, [r3, #32]

  return ret;
 8009bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}

08009bfa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009bfa:	b480      	push	{r7}
 8009bfc:	b083      	sub	sp, #12
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
 8009c02:	460b      	mov	r3, r1
 8009c04:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	78fa      	ldrb	r2, [r7, #3]
 8009c0a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	370c      	adds	r7, #12
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr

08009c1a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009c1a:	b480      	push	{r7}
 8009c1c:	b083      	sub	sp, #12
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	2b04      	cmp	r3, #4
 8009c2c:	d006      	beq.n	8009c3c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2204      	movs	r2, #4
 8009c40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	370c      	adds	r7, #12
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr

08009c52 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009c52:	b480      	push	{r7}
 8009c54:	b083      	sub	sp, #12
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	2b04      	cmp	r3, #4
 8009c64:	d106      	bne.n	8009c74 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b082      	sub	sp, #8
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d110      	bne.n	8009cb8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00b      	beq.n	8009cb8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ca6:	69db      	ldr	r3, [r3, #28]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d005      	beq.n	8009cb8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cb2:	69db      	ldr	r3, [r3, #28]
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3708      	adds	r7, #8
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b082      	sub	sp, #8
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
 8009cca:	460b      	mov	r3, r1
 8009ccc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	32ae      	adds	r2, #174	@ 0xae
 8009cd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d101      	bne.n	8009ce4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	e01c      	b.n	8009d1e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b03      	cmp	r3, #3
 8009cee:	d115      	bne.n	8009d1c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	32ae      	adds	r2, #174	@ 0xae
 8009cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d00b      	beq.n	8009d1c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	32ae      	adds	r2, #174	@ 0xae
 8009d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d12:	6a1b      	ldr	r3, [r3, #32]
 8009d14:	78fa      	ldrb	r2, [r7, #3]
 8009d16:	4611      	mov	r1, r2
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3708      	adds	r7, #8
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009d26:	b580      	push	{r7, lr}
 8009d28:	b082      	sub	sp, #8
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
 8009d2e:	460b      	mov	r3, r1
 8009d30:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	32ae      	adds	r2, #174	@ 0xae
 8009d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d101      	bne.n	8009d48 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e01c      	b.n	8009d82 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	2b03      	cmp	r3, #3
 8009d52:	d115      	bne.n	8009d80 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	32ae      	adds	r2, #174	@ 0xae
 8009d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d00b      	beq.n	8009d80 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	32ae      	adds	r2, #174	@ 0xae
 8009d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d78:	78fa      	ldrb	r2, [r7, #3]
 8009d7a:	4611      	mov	r1, r2
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009d80:	2300      	movs	r3, #0
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	370c      	adds	r7, #12
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009da8:	2300      	movs	r3, #0
 8009daa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2201      	movs	r2, #1
 8009db0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00e      	beq.n	8009ddc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	6852      	ldr	r2, [r2, #4]
 8009dca:	b2d2      	uxtb	r2, r2
 8009dcc:	4611      	mov	r1, r2
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	4798      	blx	r3
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d001      	beq.n	8009ddc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009dd8:	2303      	movs	r3, #3
 8009dda:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}

08009de6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009de6:	b480      	push	{r7}
 8009de8:	b083      	sub	sp, #12
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
 8009dee:	460b      	mov	r3, r1
 8009df0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009df2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	460b      	mov	r3, r1
 8009e0a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009e0c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	370c      	adds	r7, #12
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr

08009e1a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b086      	sub	sp, #24
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
 8009e22:	460b      	mov	r3, r1
 8009e24:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	885b      	ldrh	r3, [r3, #2]
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	68fa      	ldr	r2, [r7, #12]
 8009e3a:	7812      	ldrb	r2, [r2, #0]
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d91f      	bls.n	8009e80 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009e46:	e013      	b.n	8009e70 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009e48:	f107 030a 	add.w	r3, r7, #10
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	6978      	ldr	r0, [r7, #20]
 8009e50:	f000 f81b 	bl	8009e8a <USBD_GetNextDesc>
 8009e54:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	785b      	ldrb	r3, [r3, #1]
 8009e5a:	2b05      	cmp	r3, #5
 8009e5c:	d108      	bne.n	8009e70 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	789b      	ldrb	r3, [r3, #2]
 8009e66:	78fa      	ldrb	r2, [r7, #3]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d008      	beq.n	8009e7e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	885b      	ldrh	r3, [r3, #2]
 8009e74:	b29a      	uxth	r2, r3
 8009e76:	897b      	ldrh	r3, [r7, #10]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d8e5      	bhi.n	8009e48 <USBD_GetEpDesc+0x2e>
 8009e7c:	e000      	b.n	8009e80 <USBD_GetEpDesc+0x66>
          break;
 8009e7e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009e80:	693b      	ldr	r3, [r7, #16]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3718      	adds	r7, #24
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b085      	sub	sp, #20
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	881b      	ldrh	r3, [r3, #0]
 8009e9c:	68fa      	ldr	r2, [r7, #12]
 8009e9e:	7812      	ldrb	r2, [r2, #0]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	b29a      	uxth	r2, r3
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	781b      	ldrb	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4413      	add	r3, r2
 8009eb2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3714      	adds	r7, #20
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr

08009ec2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009ec2:	b480      	push	{r7}
 8009ec4:	b087      	sub	sp, #28
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009ee0:	8a3b      	ldrh	r3, [r7, #16]
 8009ee2:	021b      	lsls	r3, r3, #8
 8009ee4:	b21a      	sxth	r2, r3
 8009ee6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009eea:	4313      	orrs	r3, r2
 8009eec:	b21b      	sxth	r3, r3
 8009eee:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009ef0:	89fb      	ldrh	r3, [r7, #14]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	371c      	adds	r7, #28
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
	...

08009f00 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f16:	2b40      	cmp	r3, #64	@ 0x40
 8009f18:	d005      	beq.n	8009f26 <USBD_StdDevReq+0x26>
 8009f1a:	2b40      	cmp	r3, #64	@ 0x40
 8009f1c:	d857      	bhi.n	8009fce <USBD_StdDevReq+0xce>
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00f      	beq.n	8009f42 <USBD_StdDevReq+0x42>
 8009f22:	2b20      	cmp	r3, #32
 8009f24:	d153      	bne.n	8009fce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	32ae      	adds	r2, #174	@ 0xae
 8009f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	4798      	blx	r3
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8009f40:	e04a      	b.n	8009fd8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	785b      	ldrb	r3, [r3, #1]
 8009f46:	2b09      	cmp	r3, #9
 8009f48:	d83b      	bhi.n	8009fc2 <USBD_StdDevReq+0xc2>
 8009f4a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f50 <USBD_StdDevReq+0x50>)
 8009f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f50:	08009fa5 	.word	0x08009fa5
 8009f54:	08009fb9 	.word	0x08009fb9
 8009f58:	08009fc3 	.word	0x08009fc3
 8009f5c:	08009faf 	.word	0x08009faf
 8009f60:	08009fc3 	.word	0x08009fc3
 8009f64:	08009f83 	.word	0x08009f83
 8009f68:	08009f79 	.word	0x08009f79
 8009f6c:	08009fc3 	.word	0x08009fc3
 8009f70:	08009f9b 	.word	0x08009f9b
 8009f74:	08009f8d 	.word	0x08009f8d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009f78:	6839      	ldr	r1, [r7, #0]
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fa3c 	bl	800a3f8 <USBD_GetDescriptor>
          break;
 8009f80:	e024      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fbcb 	bl	800a720 <USBD_SetAddress>
          break;
 8009f8a:	e01f      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009f8c:	6839      	ldr	r1, [r7, #0]
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fc0a 	bl	800a7a8 <USBD_SetConfig>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73fb      	strb	r3, [r7, #15]
          break;
 8009f98:	e018      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009f9a:	6839      	ldr	r1, [r7, #0]
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fcad 	bl	800a8fc <USBD_GetConfig>
          break;
 8009fa2:	e013      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009fa4:	6839      	ldr	r1, [r7, #0]
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fcde 	bl	800a968 <USBD_GetStatus>
          break;
 8009fac:	e00e      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009fae:	6839      	ldr	r1, [r7, #0]
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f000 fd0d 	bl	800a9d0 <USBD_SetFeature>
          break;
 8009fb6:	e009      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009fb8:	6839      	ldr	r1, [r7, #0]
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 fd31 	bl	800aa22 <USBD_ClrFeature>
          break;
 8009fc0:	e004      	b.n	8009fcc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009fc2:	6839      	ldr	r1, [r7, #0]
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 fd88 	bl	800aada <USBD_CtlError>
          break;
 8009fca:	bf00      	nop
      }
      break;
 8009fcc:	e004      	b.n	8009fd8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009fce:	6839      	ldr	r1, [r7, #0]
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 fd82 	bl	800aada <USBD_CtlError>
      break;
 8009fd6:	bf00      	nop
  }

  return ret;
 8009fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop

08009fe4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ffa:	2b40      	cmp	r3, #64	@ 0x40
 8009ffc:	d005      	beq.n	800a00a <USBD_StdItfReq+0x26>
 8009ffe:	2b40      	cmp	r3, #64	@ 0x40
 800a000:	d852      	bhi.n	800a0a8 <USBD_StdItfReq+0xc4>
 800a002:	2b00      	cmp	r3, #0
 800a004:	d001      	beq.n	800a00a <USBD_StdItfReq+0x26>
 800a006:	2b20      	cmp	r3, #32
 800a008:	d14e      	bne.n	800a0a8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a010:	b2db      	uxtb	r3, r3
 800a012:	3b01      	subs	r3, #1
 800a014:	2b02      	cmp	r3, #2
 800a016:	d840      	bhi.n	800a09a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	889b      	ldrh	r3, [r3, #4]
 800a01c:	b2db      	uxtb	r3, r3
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d836      	bhi.n	800a090 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	889b      	ldrh	r3, [r3, #4]
 800a026:	b2db      	uxtb	r3, r3
 800a028:	4619      	mov	r1, r3
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7ff fedb 	bl	8009de6 <USBD_CoreFindIF>
 800a030:	4603      	mov	r3, r0
 800a032:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a034:	7bbb      	ldrb	r3, [r7, #14]
 800a036:	2bff      	cmp	r3, #255	@ 0xff
 800a038:	d01d      	beq.n	800a076 <USBD_StdItfReq+0x92>
 800a03a:	7bbb      	ldrb	r3, [r7, #14]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d11a      	bne.n	800a076 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a040:	7bba      	ldrb	r2, [r7, #14]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	32ae      	adds	r2, #174	@ 0xae
 800a046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d00f      	beq.n	800a070 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a050:	7bba      	ldrb	r2, [r7, #14]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a058:	7bba      	ldrb	r2, [r7, #14]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	32ae      	adds	r2, #174	@ 0xae
 800a05e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	6839      	ldr	r1, [r7, #0]
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	4798      	blx	r3
 800a06a:	4603      	mov	r3, r0
 800a06c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a06e:	e004      	b.n	800a07a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a070:	2303      	movs	r3, #3
 800a072:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a074:	e001      	b.n	800a07a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a076:	2303      	movs	r3, #3
 800a078:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	88db      	ldrh	r3, [r3, #6]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d110      	bne.n	800a0a4 <USBD_StdItfReq+0xc0>
 800a082:	7bfb      	ldrb	r3, [r7, #15]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d10d      	bne.n	800a0a4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 fdfd 	bl	800ac88 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a08e:	e009      	b.n	800a0a4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a090:	6839      	ldr	r1, [r7, #0]
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 fd21 	bl	800aada <USBD_CtlError>
          break;
 800a098:	e004      	b.n	800a0a4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a09a:	6839      	ldr	r1, [r7, #0]
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 fd1c 	bl	800aada <USBD_CtlError>
          break;
 800a0a2:	e000      	b.n	800a0a6 <USBD_StdItfReq+0xc2>
          break;
 800a0a4:	bf00      	nop
      }
      break;
 800a0a6:	e004      	b.n	800a0b2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a0a8:	6839      	ldr	r1, [r7, #0]
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 fd15 	bl	800aada <USBD_CtlError>
      break;
 800a0b0:	bf00      	nop
  }

  return ret;
 800a0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	889b      	ldrh	r3, [r3, #4]
 800a0ce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a0d8:	2b40      	cmp	r3, #64	@ 0x40
 800a0da:	d007      	beq.n	800a0ec <USBD_StdEPReq+0x30>
 800a0dc:	2b40      	cmp	r3, #64	@ 0x40
 800a0de:	f200 817f 	bhi.w	800a3e0 <USBD_StdEPReq+0x324>
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d02a      	beq.n	800a13c <USBD_StdEPReq+0x80>
 800a0e6:	2b20      	cmp	r3, #32
 800a0e8:	f040 817a 	bne.w	800a3e0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a0ec:	7bbb      	ldrb	r3, [r7, #14]
 800a0ee:	4619      	mov	r1, r3
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f7ff fe85 	bl	8009e00 <USBD_CoreFindEP>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a0fa:	7b7b      	ldrb	r3, [r7, #13]
 800a0fc:	2bff      	cmp	r3, #255	@ 0xff
 800a0fe:	f000 8174 	beq.w	800a3ea <USBD_StdEPReq+0x32e>
 800a102:	7b7b      	ldrb	r3, [r7, #13]
 800a104:	2b00      	cmp	r3, #0
 800a106:	f040 8170 	bne.w	800a3ea <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a10a:	7b7a      	ldrb	r2, [r7, #13]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a112:	7b7a      	ldrb	r2, [r7, #13]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	32ae      	adds	r2, #174	@ 0xae
 800a118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a11c:	689b      	ldr	r3, [r3, #8]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f000 8163 	beq.w	800a3ea <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a124:	7b7a      	ldrb	r2, [r7, #13]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	32ae      	adds	r2, #174	@ 0xae
 800a12a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	6839      	ldr	r1, [r7, #0]
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	4798      	blx	r3
 800a136:	4603      	mov	r3, r0
 800a138:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a13a:	e156      	b.n	800a3ea <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	785b      	ldrb	r3, [r3, #1]
 800a140:	2b03      	cmp	r3, #3
 800a142:	d008      	beq.n	800a156 <USBD_StdEPReq+0x9a>
 800a144:	2b03      	cmp	r3, #3
 800a146:	f300 8145 	bgt.w	800a3d4 <USBD_StdEPReq+0x318>
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 809b 	beq.w	800a286 <USBD_StdEPReq+0x1ca>
 800a150:	2b01      	cmp	r3, #1
 800a152:	d03c      	beq.n	800a1ce <USBD_StdEPReq+0x112>
 800a154:	e13e      	b.n	800a3d4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d002      	beq.n	800a168 <USBD_StdEPReq+0xac>
 800a162:	2b03      	cmp	r3, #3
 800a164:	d016      	beq.n	800a194 <USBD_StdEPReq+0xd8>
 800a166:	e02c      	b.n	800a1c2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a168:	7bbb      	ldrb	r3, [r7, #14]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d00d      	beq.n	800a18a <USBD_StdEPReq+0xce>
 800a16e:	7bbb      	ldrb	r3, [r7, #14]
 800a170:	2b80      	cmp	r3, #128	@ 0x80
 800a172:	d00a      	beq.n	800a18a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	4619      	mov	r1, r3
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f001 f9fd 	bl	800b578 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a17e:	2180      	movs	r1, #128	@ 0x80
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f001 f9f9 	bl	800b578 <USBD_LL_StallEP>
 800a186:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a188:	e020      	b.n	800a1cc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fca4 	bl	800aada <USBD_CtlError>
              break;
 800a192:	e01b      	b.n	800a1cc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	885b      	ldrh	r3, [r3, #2]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d10e      	bne.n	800a1ba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a19c:	7bbb      	ldrb	r3, [r7, #14]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d00b      	beq.n	800a1ba <USBD_StdEPReq+0xfe>
 800a1a2:	7bbb      	ldrb	r3, [r7, #14]
 800a1a4:	2b80      	cmp	r3, #128	@ 0x80
 800a1a6:	d008      	beq.n	800a1ba <USBD_StdEPReq+0xfe>
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	88db      	ldrh	r3, [r3, #6]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d104      	bne.n	800a1ba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a1b0:	7bbb      	ldrb	r3, [r7, #14]
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f001 f9df 	bl	800b578 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f000 fd64 	bl	800ac88 <USBD_CtlSendStatus>

              break;
 800a1c0:	e004      	b.n	800a1cc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fc88 	bl	800aada <USBD_CtlError>
              break;
 800a1ca:	bf00      	nop
          }
          break;
 800a1cc:	e107      	b.n	800a3de <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1d4:	b2db      	uxtb	r3, r3
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d002      	beq.n	800a1e0 <USBD_StdEPReq+0x124>
 800a1da:	2b03      	cmp	r3, #3
 800a1dc:	d016      	beq.n	800a20c <USBD_StdEPReq+0x150>
 800a1de:	e04b      	b.n	800a278 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a1e0:	7bbb      	ldrb	r3, [r7, #14]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d00d      	beq.n	800a202 <USBD_StdEPReq+0x146>
 800a1e6:	7bbb      	ldrb	r3, [r7, #14]
 800a1e8:	2b80      	cmp	r3, #128	@ 0x80
 800a1ea:	d00a      	beq.n	800a202 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a1ec:	7bbb      	ldrb	r3, [r7, #14]
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f001 f9c1 	bl	800b578 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a1f6:	2180      	movs	r1, #128	@ 0x80
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f001 f9bd 	bl	800b578 <USBD_LL_StallEP>
 800a1fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a200:	e040      	b.n	800a284 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fc68 	bl	800aada <USBD_CtlError>
              break;
 800a20a:	e03b      	b.n	800a284 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	885b      	ldrh	r3, [r3, #2]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d136      	bne.n	800a282 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a214:	7bbb      	ldrb	r3, [r7, #14]
 800a216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d004      	beq.n	800a228 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a21e:	7bbb      	ldrb	r3, [r7, #14]
 800a220:	4619      	mov	r1, r3
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f001 f9c7 	bl	800b5b6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 fd2d 	bl	800ac88 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a22e:	7bbb      	ldrb	r3, [r7, #14]
 800a230:	4619      	mov	r1, r3
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f7ff fde4 	bl	8009e00 <USBD_CoreFindEP>
 800a238:	4603      	mov	r3, r0
 800a23a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a23c:	7b7b      	ldrb	r3, [r7, #13]
 800a23e:	2bff      	cmp	r3, #255	@ 0xff
 800a240:	d01f      	beq.n	800a282 <USBD_StdEPReq+0x1c6>
 800a242:	7b7b      	ldrb	r3, [r7, #13]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d11c      	bne.n	800a282 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a248:	7b7a      	ldrb	r2, [r7, #13]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a250:	7b7a      	ldrb	r2, [r7, #13]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	32ae      	adds	r2, #174	@ 0xae
 800a256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d010      	beq.n	800a282 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a260:	7b7a      	ldrb	r2, [r7, #13]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	32ae      	adds	r2, #174	@ 0xae
 800a266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a26a:	689b      	ldr	r3, [r3, #8]
 800a26c:	6839      	ldr	r1, [r7, #0]
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	4798      	blx	r3
 800a272:	4603      	mov	r3, r0
 800a274:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a276:	e004      	b.n	800a282 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a278:	6839      	ldr	r1, [r7, #0]
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 fc2d 	bl	800aada <USBD_CtlError>
              break;
 800a280:	e000      	b.n	800a284 <USBD_StdEPReq+0x1c8>
              break;
 800a282:	bf00      	nop
          }
          break;
 800a284:	e0ab      	b.n	800a3de <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d002      	beq.n	800a298 <USBD_StdEPReq+0x1dc>
 800a292:	2b03      	cmp	r3, #3
 800a294:	d032      	beq.n	800a2fc <USBD_StdEPReq+0x240>
 800a296:	e097      	b.n	800a3c8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a298:	7bbb      	ldrb	r3, [r7, #14]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d007      	beq.n	800a2ae <USBD_StdEPReq+0x1f2>
 800a29e:	7bbb      	ldrb	r3, [r7, #14]
 800a2a0:	2b80      	cmp	r3, #128	@ 0x80
 800a2a2:	d004      	beq.n	800a2ae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a2a4:	6839      	ldr	r1, [r7, #0]
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fc17 	bl	800aada <USBD_CtlError>
                break;
 800a2ac:	e091      	b.n	800a3d2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	da0b      	bge.n	800a2ce <USBD_StdEPReq+0x212>
 800a2b6:	7bbb      	ldrb	r3, [r7, #14]
 800a2b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a2bc:	4613      	mov	r3, r2
 800a2be:	009b      	lsls	r3, r3, #2
 800a2c0:	4413      	add	r3, r2
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	3310      	adds	r3, #16
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	4413      	add	r3, r2
 800a2ca:	3304      	adds	r3, #4
 800a2cc:	e00b      	b.n	800a2e6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a2ce:	7bbb      	ldrb	r3, [r7, #14]
 800a2d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	4413      	add	r3, r2
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	3304      	adds	r3, #4
 800a2e6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2202      	movs	r2, #2
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 fc6d 	bl	800abd4 <USBD_CtlSendData>
              break;
 800a2fa:	e06a      	b.n	800a3d2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a2fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a300:	2b00      	cmp	r3, #0
 800a302:	da11      	bge.n	800a328 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a304:	7bbb      	ldrb	r3, [r7, #14]
 800a306:	f003 020f 	and.w	r2, r3, #15
 800a30a:	6879      	ldr	r1, [r7, #4]
 800a30c:	4613      	mov	r3, r2
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	4413      	add	r3, r2
 800a312:	009b      	lsls	r3, r3, #2
 800a314:	440b      	add	r3, r1
 800a316:	3324      	adds	r3, #36	@ 0x24
 800a318:	881b      	ldrh	r3, [r3, #0]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d117      	bne.n	800a34e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a31e:	6839      	ldr	r1, [r7, #0]
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f000 fbda 	bl	800aada <USBD_CtlError>
                  break;
 800a326:	e054      	b.n	800a3d2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a328:	7bbb      	ldrb	r3, [r7, #14]
 800a32a:	f003 020f 	and.w	r2, r3, #15
 800a32e:	6879      	ldr	r1, [r7, #4]
 800a330:	4613      	mov	r3, r2
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	4413      	add	r3, r2
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	440b      	add	r3, r1
 800a33a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a33e:	881b      	ldrh	r3, [r3, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d104      	bne.n	800a34e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a344:	6839      	ldr	r1, [r7, #0]
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 fbc7 	bl	800aada <USBD_CtlError>
                  break;
 800a34c:	e041      	b.n	800a3d2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a34e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a352:	2b00      	cmp	r3, #0
 800a354:	da0b      	bge.n	800a36e <USBD_StdEPReq+0x2b2>
 800a356:	7bbb      	ldrb	r3, [r7, #14]
 800a358:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a35c:	4613      	mov	r3, r2
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	4413      	add	r3, r2
 800a362:	009b      	lsls	r3, r3, #2
 800a364:	3310      	adds	r3, #16
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	4413      	add	r3, r2
 800a36a:	3304      	adds	r3, #4
 800a36c:	e00b      	b.n	800a386 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a36e:	7bbb      	ldrb	r3, [r7, #14]
 800a370:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a374:	4613      	mov	r3, r2
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	4413      	add	r3, r2
 800a37a:	009b      	lsls	r3, r3, #2
 800a37c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a380:	687a      	ldr	r2, [r7, #4]
 800a382:	4413      	add	r3, r2
 800a384:	3304      	adds	r3, #4
 800a386:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a388:	7bbb      	ldrb	r3, [r7, #14]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d002      	beq.n	800a394 <USBD_StdEPReq+0x2d8>
 800a38e:	7bbb      	ldrb	r3, [r7, #14]
 800a390:	2b80      	cmp	r3, #128	@ 0x80
 800a392:	d103      	bne.n	800a39c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	2200      	movs	r2, #0
 800a398:	601a      	str	r2, [r3, #0]
 800a39a:	e00e      	b.n	800a3ba <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a39c:	7bbb      	ldrb	r3, [r7, #14]
 800a39e:	4619      	mov	r1, r3
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f001 f927 	bl	800b5f4 <USBD_LL_IsStallEP>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d003      	beq.n	800a3b4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	601a      	str	r2, [r3, #0]
 800a3b2:	e002      	b.n	800a3ba <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	2202      	movs	r2, #2
 800a3be:	4619      	mov	r1, r3
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 fc07 	bl	800abd4 <USBD_CtlSendData>
              break;
 800a3c6:	e004      	b.n	800a3d2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a3c8:	6839      	ldr	r1, [r7, #0]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 fb85 	bl	800aada <USBD_CtlError>
              break;
 800a3d0:	bf00      	nop
          }
          break;
 800a3d2:	e004      	b.n	800a3de <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a3d4:	6839      	ldr	r1, [r7, #0]
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 fb7f 	bl	800aada <USBD_CtlError>
          break;
 800a3dc:	bf00      	nop
      }
      break;
 800a3de:	e005      	b.n	800a3ec <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a3e0:	6839      	ldr	r1, [r7, #0]
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 fb79 	bl	800aada <USBD_CtlError>
      break;
 800a3e8:	e000      	b.n	800a3ec <USBD_StdEPReq+0x330>
      break;
 800a3ea:	bf00      	nop
  }

  return ret;
 800a3ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3710      	adds	r7, #16
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
	...

0800a3f8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
 800a400:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a402:	2300      	movs	r3, #0
 800a404:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a406:	2300      	movs	r3, #0
 800a408:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a40a:	2300      	movs	r3, #0
 800a40c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	885b      	ldrh	r3, [r3, #2]
 800a412:	0a1b      	lsrs	r3, r3, #8
 800a414:	b29b      	uxth	r3, r3
 800a416:	3b01      	subs	r3, #1
 800a418:	2b0e      	cmp	r3, #14
 800a41a:	f200 8152 	bhi.w	800a6c2 <USBD_GetDescriptor+0x2ca>
 800a41e:	a201      	add	r2, pc, #4	@ (adr r2, 800a424 <USBD_GetDescriptor+0x2c>)
 800a420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a424:	0800a495 	.word	0x0800a495
 800a428:	0800a4ad 	.word	0x0800a4ad
 800a42c:	0800a4ed 	.word	0x0800a4ed
 800a430:	0800a6c3 	.word	0x0800a6c3
 800a434:	0800a6c3 	.word	0x0800a6c3
 800a438:	0800a663 	.word	0x0800a663
 800a43c:	0800a68f 	.word	0x0800a68f
 800a440:	0800a6c3 	.word	0x0800a6c3
 800a444:	0800a6c3 	.word	0x0800a6c3
 800a448:	0800a6c3 	.word	0x0800a6c3
 800a44c:	0800a6c3 	.word	0x0800a6c3
 800a450:	0800a6c3 	.word	0x0800a6c3
 800a454:	0800a6c3 	.word	0x0800a6c3
 800a458:	0800a6c3 	.word	0x0800a6c3
 800a45c:	0800a461 	.word	0x0800a461
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a466:	69db      	ldr	r3, [r3, #28]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00b      	beq.n	800a484 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a472:	69db      	ldr	r3, [r3, #28]
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	7c12      	ldrb	r2, [r2, #16]
 800a478:	f107 0108 	add.w	r1, r7, #8
 800a47c:	4610      	mov	r0, r2
 800a47e:	4798      	blx	r3
 800a480:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a482:	e126      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 fb27 	bl	800aada <USBD_CtlError>
        err++;
 800a48c:	7afb      	ldrb	r3, [r7, #11]
 800a48e:	3301      	adds	r3, #1
 800a490:	72fb      	strb	r3, [r7, #11]
      break;
 800a492:	e11e      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	7c12      	ldrb	r2, [r2, #16]
 800a4a0:	f107 0108 	add.w	r1, r7, #8
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	4798      	blx	r3
 800a4a8:	60f8      	str	r0, [r7, #12]
      break;
 800a4aa:	e112      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	7c1b      	ldrb	r3, [r3, #16]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10d      	bne.n	800a4d0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4bc:	f107 0208 	add.w	r2, r7, #8
 800a4c0:	4610      	mov	r0, r2
 800a4c2:	4798      	blx	r3
 800a4c4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	2202      	movs	r2, #2
 800a4cc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a4ce:	e100      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d8:	f107 0208 	add.w	r2, r7, #8
 800a4dc:	4610      	mov	r0, r2
 800a4de:	4798      	blx	r3
 800a4e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	2202      	movs	r2, #2
 800a4e8:	701a      	strb	r2, [r3, #0]
      break;
 800a4ea:	e0f2      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	885b      	ldrh	r3, [r3, #2]
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b05      	cmp	r3, #5
 800a4f4:	f200 80ac 	bhi.w	800a650 <USBD_GetDescriptor+0x258>
 800a4f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a500 <USBD_GetDescriptor+0x108>)
 800a4fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4fe:	bf00      	nop
 800a500:	0800a519 	.word	0x0800a519
 800a504:	0800a54d 	.word	0x0800a54d
 800a508:	0800a581 	.word	0x0800a581
 800a50c:	0800a5b5 	.word	0x0800a5b5
 800a510:	0800a5e9 	.word	0x0800a5e9
 800a514:	0800a61d 	.word	0x0800a61d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00b      	beq.n	800a53c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	7c12      	ldrb	r2, [r2, #16]
 800a530:	f107 0108 	add.w	r1, r7, #8
 800a534:	4610      	mov	r0, r2
 800a536:	4798      	blx	r3
 800a538:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a53a:	e091      	b.n	800a660 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a53c:	6839      	ldr	r1, [r7, #0]
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 facb 	bl	800aada <USBD_CtlError>
            err++;
 800a544:	7afb      	ldrb	r3, [r7, #11]
 800a546:	3301      	adds	r3, #1
 800a548:	72fb      	strb	r3, [r7, #11]
          break;
 800a54a:	e089      	b.n	800a660 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d00b      	beq.n	800a570 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	7c12      	ldrb	r2, [r2, #16]
 800a564:	f107 0108 	add.w	r1, r7, #8
 800a568:	4610      	mov	r0, r2
 800a56a:	4798      	blx	r3
 800a56c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a56e:	e077      	b.n	800a660 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a570:	6839      	ldr	r1, [r7, #0]
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fab1 	bl	800aada <USBD_CtlError>
            err++;
 800a578:	7afb      	ldrb	r3, [r7, #11]
 800a57a:	3301      	adds	r3, #1
 800a57c:	72fb      	strb	r3, [r7, #11]
          break;
 800a57e:	e06f      	b.n	800a660 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00b      	beq.n	800a5a4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	7c12      	ldrb	r2, [r2, #16]
 800a598:	f107 0108 	add.w	r1, r7, #8
 800a59c:	4610      	mov	r0, r2
 800a59e:	4798      	blx	r3
 800a5a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5a2:	e05d      	b.n	800a660 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a5a4:	6839      	ldr	r1, [r7, #0]
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 fa97 	bl	800aada <USBD_CtlError>
            err++;
 800a5ac:	7afb      	ldrb	r3, [r7, #11]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	72fb      	strb	r3, [r7, #11]
          break;
 800a5b2:	e055      	b.n	800a660 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00b      	beq.n	800a5d8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	7c12      	ldrb	r2, [r2, #16]
 800a5cc:	f107 0108 	add.w	r1, r7, #8
 800a5d0:	4610      	mov	r0, r2
 800a5d2:	4798      	blx	r3
 800a5d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5d6:	e043      	b.n	800a660 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a5d8:	6839      	ldr	r1, [r7, #0]
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 fa7d 	bl	800aada <USBD_CtlError>
            err++;
 800a5e0:	7afb      	ldrb	r3, [r7, #11]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	72fb      	strb	r3, [r7, #11]
          break;
 800a5e6:	e03b      	b.n	800a660 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5ee:	695b      	ldr	r3, [r3, #20]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00b      	beq.n	800a60c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5fa:	695b      	ldr	r3, [r3, #20]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	7c12      	ldrb	r2, [r2, #16]
 800a600:	f107 0108 	add.w	r1, r7, #8
 800a604:	4610      	mov	r0, r2
 800a606:	4798      	blx	r3
 800a608:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a60a:	e029      	b.n	800a660 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a60c:	6839      	ldr	r1, [r7, #0]
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fa63 	bl	800aada <USBD_CtlError>
            err++;
 800a614:	7afb      	ldrb	r3, [r7, #11]
 800a616:	3301      	adds	r3, #1
 800a618:	72fb      	strb	r3, [r7, #11]
          break;
 800a61a:	e021      	b.n	800a660 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d00b      	beq.n	800a640 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a62e:	699b      	ldr	r3, [r3, #24]
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	7c12      	ldrb	r2, [r2, #16]
 800a634:	f107 0108 	add.w	r1, r7, #8
 800a638:	4610      	mov	r0, r2
 800a63a:	4798      	blx	r3
 800a63c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a63e:	e00f      	b.n	800a660 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a640:	6839      	ldr	r1, [r7, #0]
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 fa49 	bl	800aada <USBD_CtlError>
            err++;
 800a648:	7afb      	ldrb	r3, [r7, #11]
 800a64a:	3301      	adds	r3, #1
 800a64c:	72fb      	strb	r3, [r7, #11]
          break;
 800a64e:	e007      	b.n	800a660 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a650:	6839      	ldr	r1, [r7, #0]
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 fa41 	bl	800aada <USBD_CtlError>
          err++;
 800a658:	7afb      	ldrb	r3, [r7, #11]
 800a65a:	3301      	adds	r3, #1
 800a65c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a65e:	bf00      	nop
      }
      break;
 800a660:	e037      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	7c1b      	ldrb	r3, [r3, #16]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d109      	bne.n	800a67e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a672:	f107 0208 	add.w	r2, r7, #8
 800a676:	4610      	mov	r0, r2
 800a678:	4798      	blx	r3
 800a67a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a67c:	e029      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a67e:	6839      	ldr	r1, [r7, #0]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fa2a 	bl	800aada <USBD_CtlError>
        err++;
 800a686:	7afb      	ldrb	r3, [r7, #11]
 800a688:	3301      	adds	r3, #1
 800a68a:	72fb      	strb	r3, [r7, #11]
      break;
 800a68c:	e021      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	7c1b      	ldrb	r3, [r3, #16]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d10d      	bne.n	800a6b2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a69c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a69e:	f107 0208 	add.w	r2, r7, #8
 800a6a2:	4610      	mov	r0, r2
 800a6a4:	4798      	blx	r3
 800a6a6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	2207      	movs	r2, #7
 800a6ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6b0:	e00f      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a6b2:	6839      	ldr	r1, [r7, #0]
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 fa10 	bl	800aada <USBD_CtlError>
        err++;
 800a6ba:	7afb      	ldrb	r3, [r7, #11]
 800a6bc:	3301      	adds	r3, #1
 800a6be:	72fb      	strb	r3, [r7, #11]
      break;
 800a6c0:	e007      	b.n	800a6d2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a6c2:	6839      	ldr	r1, [r7, #0]
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 fa08 	bl	800aada <USBD_CtlError>
      err++;
 800a6ca:	7afb      	ldrb	r3, [r7, #11]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	72fb      	strb	r3, [r7, #11]
      break;
 800a6d0:	bf00      	nop
  }

  if (err != 0U)
 800a6d2:	7afb      	ldrb	r3, [r7, #11]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d11e      	bne.n	800a716 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	88db      	ldrh	r3, [r3, #6]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d016      	beq.n	800a70e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a6e0:	893b      	ldrh	r3, [r7, #8]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00e      	beq.n	800a704 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	88da      	ldrh	r2, [r3, #6]
 800a6ea:	893b      	ldrh	r3, [r7, #8]
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	bf28      	it	cs
 800a6f0:	4613      	movcs	r3, r2
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a6f6:	893b      	ldrh	r3, [r7, #8]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	68f9      	ldr	r1, [r7, #12]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fa69 	bl	800abd4 <USBD_CtlSendData>
 800a702:	e009      	b.n	800a718 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a704:	6839      	ldr	r1, [r7, #0]
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 f9e7 	bl	800aada <USBD_CtlError>
 800a70c:	e004      	b.n	800a718 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f000 faba 	bl	800ac88 <USBD_CtlSendStatus>
 800a714:	e000      	b.n	800a718 <USBD_GetDescriptor+0x320>
    return;
 800a716:	bf00      	nop
  }
}
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop

0800a720 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	889b      	ldrh	r3, [r3, #4]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d131      	bne.n	800a796 <USBD_SetAddress+0x76>
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	88db      	ldrh	r3, [r3, #6]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d12d      	bne.n	800a796 <USBD_SetAddress+0x76>
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	885b      	ldrh	r3, [r3, #2]
 800a73e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a740:	d829      	bhi.n	800a796 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	885b      	ldrh	r3, [r3, #2]
 800a746:	b2db      	uxtb	r3, r3
 800a748:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a74c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a754:	b2db      	uxtb	r3, r3
 800a756:	2b03      	cmp	r3, #3
 800a758:	d104      	bne.n	800a764 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a75a:	6839      	ldr	r1, [r7, #0]
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f000 f9bc 	bl	800aada <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a762:	e01d      	b.n	800a7a0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	7bfa      	ldrb	r2, [r7, #15]
 800a768:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a76c:	7bfb      	ldrb	r3, [r7, #15]
 800a76e:	4619      	mov	r1, r3
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 ff6b 	bl	800b64c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 fa86 	bl	800ac88 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d004      	beq.n	800a78c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2202      	movs	r2, #2
 800a786:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a78a:	e009      	b.n	800a7a0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a794:	e004      	b.n	800a7a0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a796:	6839      	ldr	r1, [r7, #0]
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f000 f99e 	bl	800aada <USBD_CtlError>
  }
}
 800a79e:	bf00      	nop
 800a7a0:	bf00      	nop
 800a7a2:	3710      	adds	r7, #16
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
 800a7b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	885b      	ldrh	r3, [r3, #2]
 800a7ba:	b2da      	uxtb	r2, r3
 800a7bc:	4b4e      	ldr	r3, [pc, #312]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a7be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a7c0:	4b4d      	ldr	r3, [pc, #308]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d905      	bls.n	800a7d4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a7c8:	6839      	ldr	r1, [r7, #0]
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 f985 	bl	800aada <USBD_CtlError>
    return USBD_FAIL;
 800a7d0:	2303      	movs	r3, #3
 800a7d2:	e08c      	b.n	800a8ee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	2b02      	cmp	r3, #2
 800a7de:	d002      	beq.n	800a7e6 <USBD_SetConfig+0x3e>
 800a7e0:	2b03      	cmp	r3, #3
 800a7e2:	d029      	beq.n	800a838 <USBD_SetConfig+0x90>
 800a7e4:	e075      	b.n	800a8d2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a7e6:	4b44      	ldr	r3, [pc, #272]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d020      	beq.n	800a830 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a7ee:	4b42      	ldr	r3, [pc, #264]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	461a      	mov	r2, r3
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a7f8:	4b3f      	ldr	r3, [pc, #252]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f7fe ffb9 	bl	8009776 <USBD_SetClassConfig>
 800a804:	4603      	mov	r3, r0
 800a806:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a808:	7bfb      	ldrb	r3, [r7, #15]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d008      	beq.n	800a820 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a80e:	6839      	ldr	r1, [r7, #0]
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f000 f962 	bl	800aada <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2202      	movs	r2, #2
 800a81a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a81e:	e065      	b.n	800a8ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 fa31 	bl	800ac88 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2203      	movs	r2, #3
 800a82a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a82e:	e05d      	b.n	800a8ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f000 fa29 	bl	800ac88 <USBD_CtlSendStatus>
      break;
 800a836:	e059      	b.n	800a8ec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a838:	4b2f      	ldr	r3, [pc, #188]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d112      	bne.n	800a866 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2202      	movs	r2, #2
 800a844:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a848:	4b2b      	ldr	r3, [pc, #172]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a84a:	781b      	ldrb	r3, [r3, #0]
 800a84c:	461a      	mov	r2, r3
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a852:	4b29      	ldr	r3, [pc, #164]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	4619      	mov	r1, r3
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f7fe ffa8 	bl	80097ae <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fa12 	bl	800ac88 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a864:	e042      	b.n	800a8ec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a866:	4b24      	ldr	r3, [pc, #144]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	461a      	mov	r2, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	429a      	cmp	r2, r3
 800a872:	d02a      	beq.n	800a8ca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	b2db      	uxtb	r3, r3
 800a87a:	4619      	mov	r1, r3
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7fe ff96 	bl	80097ae <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a882:	4b1d      	ldr	r3, [pc, #116]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	461a      	mov	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a88c:	4b1a      	ldr	r3, [pc, #104]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	4619      	mov	r1, r3
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f7fe ff6f 	bl	8009776 <USBD_SetClassConfig>
 800a898:	4603      	mov	r3, r0
 800a89a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a89c:	7bfb      	ldrb	r3, [r7, #15]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d00f      	beq.n	800a8c2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 f918 	bl	800aada <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	4619      	mov	r1, r3
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f7fe ff7b 	bl	80097ae <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2202      	movs	r2, #2
 800a8bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a8c0:	e014      	b.n	800a8ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f000 f9e0 	bl	800ac88 <USBD_CtlSendStatus>
      break;
 800a8c8:	e010      	b.n	800a8ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 f9dc 	bl	800ac88 <USBD_CtlSendStatus>
      break;
 800a8d0:	e00c      	b.n	800a8ec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a8d2:	6839      	ldr	r1, [r7, #0]
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 f900 	bl	800aada <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a8da:	4b07      	ldr	r3, [pc, #28]	@ (800a8f8 <USBD_SetConfig+0x150>)
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	4619      	mov	r1, r3
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f7fe ff64 	bl	80097ae <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a8e6:	2303      	movs	r3, #3
 800a8e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a8ea:	bf00      	nop
  }

  return ret;
 800a8ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	240003ac 	.word	0x240003ac

0800a8fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	88db      	ldrh	r3, [r3, #6]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d004      	beq.n	800a918 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a90e:	6839      	ldr	r1, [r7, #0]
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 f8e2 	bl	800aada <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a916:	e023      	b.n	800a960 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a91e:	b2db      	uxtb	r3, r3
 800a920:	2b02      	cmp	r3, #2
 800a922:	dc02      	bgt.n	800a92a <USBD_GetConfig+0x2e>
 800a924:	2b00      	cmp	r3, #0
 800a926:	dc03      	bgt.n	800a930 <USBD_GetConfig+0x34>
 800a928:	e015      	b.n	800a956 <USBD_GetConfig+0x5a>
 800a92a:	2b03      	cmp	r3, #3
 800a92c:	d00b      	beq.n	800a946 <USBD_GetConfig+0x4a>
 800a92e:	e012      	b.n	800a956 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	3308      	adds	r3, #8
 800a93a:	2201      	movs	r2, #1
 800a93c:	4619      	mov	r1, r3
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 f948 	bl	800abd4 <USBD_CtlSendData>
        break;
 800a944:	e00c      	b.n	800a960 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	3304      	adds	r3, #4
 800a94a:	2201      	movs	r2, #1
 800a94c:	4619      	mov	r1, r3
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 f940 	bl	800abd4 <USBD_CtlSendData>
        break;
 800a954:	e004      	b.n	800a960 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a956:	6839      	ldr	r1, [r7, #0]
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 f8be 	bl	800aada <USBD_CtlError>
        break;
 800a95e:	bf00      	nop
}
 800a960:	bf00      	nop
 800a962:	3708      	adds	r7, #8
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a978:	b2db      	uxtb	r3, r3
 800a97a:	3b01      	subs	r3, #1
 800a97c:	2b02      	cmp	r3, #2
 800a97e:	d81e      	bhi.n	800a9be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	88db      	ldrh	r3, [r3, #6]
 800a984:	2b02      	cmp	r3, #2
 800a986:	d004      	beq.n	800a992 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a988:	6839      	ldr	r1, [r7, #0]
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f8a5 	bl	800aada <USBD_CtlError>
        break;
 800a990:	e01a      	b.n	800a9c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2201      	movs	r2, #1
 800a996:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d005      	beq.n	800a9ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	f043 0202 	orr.w	r2, r3, #2
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	330c      	adds	r3, #12
 800a9b2:	2202      	movs	r2, #2
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f000 f90c 	bl	800abd4 <USBD_CtlSendData>
      break;
 800a9bc:	e004      	b.n	800a9c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a9be:	6839      	ldr	r1, [r7, #0]
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 f88a 	bl	800aada <USBD_CtlError>
      break;
 800a9c6:	bf00      	nop
  }
}
 800a9c8:	bf00      	nop
 800a9ca:	3708      	adds	r7, #8
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
 800a9d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	885b      	ldrh	r3, [r3, #2]
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d107      	bne.n	800a9f2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f94c 	bl	800ac88 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a9f0:	e013      	b.n	800aa1a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	885b      	ldrh	r3, [r3, #2]
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	d10b      	bne.n	800aa12 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	889b      	ldrh	r3, [r3, #4]
 800a9fe:	0a1b      	lsrs	r3, r3, #8
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	b2da      	uxtb	r2, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 f93c 	bl	800ac88 <USBD_CtlSendStatus>
}
 800aa10:	e003      	b.n	800aa1a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 f860 	bl	800aada <USBD_CtlError>
}
 800aa1a:	bf00      	nop
 800aa1c:	3708      	adds	r7, #8
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}

0800aa22 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa22:	b580      	push	{r7, lr}
 800aa24:	b082      	sub	sp, #8
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	6078      	str	r0, [r7, #4]
 800aa2a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	3b01      	subs	r3, #1
 800aa36:	2b02      	cmp	r3, #2
 800aa38:	d80b      	bhi.n	800aa52 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	885b      	ldrh	r3, [r3, #2]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d10c      	bne.n	800aa5c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2200      	movs	r2, #0
 800aa46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 f91c 	bl	800ac88 <USBD_CtlSendStatus>
      }
      break;
 800aa50:	e004      	b.n	800aa5c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800aa52:	6839      	ldr	r1, [r7, #0]
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 f840 	bl	800aada <USBD_CtlError>
      break;
 800aa5a:	e000      	b.n	800aa5e <USBD_ClrFeature+0x3c>
      break;
 800aa5c:	bf00      	nop
  }
}
 800aa5e:	bf00      	nop
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b084      	sub	sp, #16
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
 800aa6e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	781a      	ldrb	r2, [r3, #0]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	3301      	adds	r3, #1
 800aa80:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	781a      	ldrb	r2, [r3, #0]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	3301      	adds	r3, #1
 800aa8e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f7ff fa16 	bl	8009ec2 <SWAPBYTE>
 800aa96:	4603      	mov	r3, r0
 800aa98:	461a      	mov	r2, r3
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800aaaa:	68f8      	ldr	r0, [r7, #12]
 800aaac:	f7ff fa09 	bl	8009ec2 <SWAPBYTE>
 800aab0:	4603      	mov	r3, r0
 800aab2:	461a      	mov	r2, r3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	3301      	adds	r3, #1
 800aabc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	3301      	adds	r3, #1
 800aac2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800aac4:	68f8      	ldr	r0, [r7, #12]
 800aac6:	f7ff f9fc 	bl	8009ec2 <SWAPBYTE>
 800aaca:	4603      	mov	r3, r0
 800aacc:	461a      	mov	r2, r3
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	80da      	strh	r2, [r3, #6]
}
 800aad2:	bf00      	nop
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b082      	sub	sp, #8
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aae4:	2180      	movs	r1, #128	@ 0x80
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 fd46 	bl	800b578 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aaec:	2100      	movs	r1, #0
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f000 fd42 	bl	800b578 <USBD_LL_StallEP>
}
 800aaf4:	bf00      	nop
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b086      	sub	sp, #24
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	60f8      	str	r0, [r7, #12]
 800ab04:	60b9      	str	r1, [r7, #8]
 800ab06:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d042      	beq.n	800ab98 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ab16:	6938      	ldr	r0, [r7, #16]
 800ab18:	f000 f842 	bl	800aba0 <USBD_GetLen>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	3301      	adds	r3, #1
 800ab20:	005b      	lsls	r3, r3, #1
 800ab22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab26:	d808      	bhi.n	800ab3a <USBD_GetString+0x3e>
 800ab28:	6938      	ldr	r0, [r7, #16]
 800ab2a:	f000 f839 	bl	800aba0 <USBD_GetLen>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	3301      	adds	r3, #1
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	005b      	lsls	r3, r3, #1
 800ab36:	b29a      	uxth	r2, r3
 800ab38:	e001      	b.n	800ab3e <USBD_GetString+0x42>
 800ab3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ab42:	7dfb      	ldrb	r3, [r7, #23]
 800ab44:	68ba      	ldr	r2, [r7, #8]
 800ab46:	4413      	add	r3, r2
 800ab48:	687a      	ldr	r2, [r7, #4]
 800ab4a:	7812      	ldrb	r2, [r2, #0]
 800ab4c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ab4e:	7dfb      	ldrb	r3, [r7, #23]
 800ab50:	3301      	adds	r3, #1
 800ab52:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ab54:	7dfb      	ldrb	r3, [r7, #23]
 800ab56:	68ba      	ldr	r2, [r7, #8]
 800ab58:	4413      	add	r3, r2
 800ab5a:	2203      	movs	r2, #3
 800ab5c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ab5e:	7dfb      	ldrb	r3, [r7, #23]
 800ab60:	3301      	adds	r3, #1
 800ab62:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ab64:	e013      	b.n	800ab8e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ab66:	7dfb      	ldrb	r3, [r7, #23]
 800ab68:	68ba      	ldr	r2, [r7, #8]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	693a      	ldr	r2, [r7, #16]
 800ab6e:	7812      	ldrb	r2, [r2, #0]
 800ab70:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	3301      	adds	r3, #1
 800ab76:	613b      	str	r3, [r7, #16]
    idx++;
 800ab78:	7dfb      	ldrb	r3, [r7, #23]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ab7e:	7dfb      	ldrb	r3, [r7, #23]
 800ab80:	68ba      	ldr	r2, [r7, #8]
 800ab82:	4413      	add	r3, r2
 800ab84:	2200      	movs	r2, #0
 800ab86:	701a      	strb	r2, [r3, #0]
    idx++;
 800ab88:	7dfb      	ldrb	r3, [r7, #23]
 800ab8a:	3301      	adds	r3, #1
 800ab8c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	781b      	ldrb	r3, [r3, #0]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d1e7      	bne.n	800ab66 <USBD_GetString+0x6a>
 800ab96:	e000      	b.n	800ab9a <USBD_GetString+0x9e>
    return;
 800ab98:	bf00      	nop
  }
}
 800ab9a:	3718      	adds	r7, #24
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800aba8:	2300      	movs	r3, #0
 800abaa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800abb0:	e005      	b.n	800abbe <USBD_GetLen+0x1e>
  {
    len++;
 800abb2:	7bfb      	ldrb	r3, [r7, #15]
 800abb4:	3301      	adds	r3, #1
 800abb6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	3301      	adds	r3, #1
 800abbc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d1f5      	bne.n	800abb2 <USBD_GetLen+0x12>
  }

  return len;
 800abc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3714      	adds	r7, #20
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr

0800abd4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b084      	sub	sp, #16
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2202      	movs	r2, #2
 800abe4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	68ba      	ldr	r2, [r7, #8]
 800abf8:	2100      	movs	r1, #0
 800abfa:	68f8      	ldr	r0, [r7, #12]
 800abfc:	f000 fd45 	bl	800b68a <USBD_LL_Transmit>

  return USBD_OK;
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b084      	sub	sp, #16
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	60f8      	str	r0, [r7, #12]
 800ac12:	60b9      	str	r1, [r7, #8]
 800ac14:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	68ba      	ldr	r2, [r7, #8]
 800ac1a:	2100      	movs	r1, #0
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f000 fd34 	bl	800b68a <USBD_LL_Transmit>

  return USBD_OK;
 800ac22:	2300      	movs	r3, #0
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3710      	adds	r7, #16
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	60f8      	str	r0, [r7, #12]
 800ac34:	60b9      	str	r1, [r7, #8]
 800ac36:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	2203      	movs	r2, #3
 800ac3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	68ba      	ldr	r2, [r7, #8]
 800ac54:	2100      	movs	r1, #0
 800ac56:	68f8      	ldr	r0, [r7, #12]
 800ac58:	f000 fd38 	bl	800b6cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac5c:	2300      	movs	r3, #0
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3710      	adds	r7, #16
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b084      	sub	sp, #16
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	60f8      	str	r0, [r7, #12]
 800ac6e:	60b9      	str	r1, [r7, #8]
 800ac70:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	2100      	movs	r1, #0
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 fd27 	bl	800b6cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac7e:	2300      	movs	r3, #0
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3710      	adds	r7, #16
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}

0800ac88 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2204      	movs	r2, #4
 800ac94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ac98:	2300      	movs	r3, #0
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	2100      	movs	r1, #0
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f000 fcf3 	bl	800b68a <USBD_LL_Transmit>

  return USBD_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3708      	adds	r7, #8
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b082      	sub	sp, #8
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2205      	movs	r2, #5
 800acba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800acbe:	2300      	movs	r3, #0
 800acc0:	2200      	movs	r2, #0
 800acc2:	2100      	movs	r1, #0
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 fd01 	bl	800b6cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	3708      	adds	r7, #8
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800acd8:	2201      	movs	r2, #1
 800acda:	4913      	ldr	r1, [pc, #76]	@ (800ad28 <MX_USB_DEVICE_Init+0x54>)
 800acdc:	4813      	ldr	r0, [pc, #76]	@ (800ad2c <MX_USB_DEVICE_Init+0x58>)
 800acde:	f7fe fcb1 	bl	8009644 <USBD_Init>
 800ace2:	4603      	mov	r3, r0
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d001      	beq.n	800acec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ace8:	f7f6 fa1d 	bl	8001126 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800acec:	4910      	ldr	r1, [pc, #64]	@ (800ad30 <MX_USB_DEVICE_Init+0x5c>)
 800acee:	480f      	ldr	r0, [pc, #60]	@ (800ad2c <MX_USB_DEVICE_Init+0x58>)
 800acf0:	f7fe fce6 	bl	80096c0 <USBD_RegisterClass>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d001      	beq.n	800acfe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800acfa:	f7f6 fa14 	bl	8001126 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800acfe:	490d      	ldr	r1, [pc, #52]	@ (800ad34 <MX_USB_DEVICE_Init+0x60>)
 800ad00:	480a      	ldr	r0, [pc, #40]	@ (800ad2c <MX_USB_DEVICE_Init+0x58>)
 800ad02:	f7fe fbcf 	bl	80094a4 <USBD_CDC_RegisterInterface>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d001      	beq.n	800ad10 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ad0c:	f7f6 fa0b 	bl	8001126 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800ad10:	4806      	ldr	r0, [pc, #24]	@ (800ad2c <MX_USB_DEVICE_Init+0x58>)
 800ad12:	f7fe fd19 	bl	8009748 <USBD_Start>
 800ad16:	4603      	mov	r3, r0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d001      	beq.n	800ad20 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ad1c:	f7f6 fa03 	bl	8001126 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800ad20:	f7f8 fe78 	bl	8003a14 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ad24:	bf00      	nop
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	240000b0 	.word	0x240000b0
 800ad2c:	240003b0 	.word	0x240003b0
 800ad30:	2400001c 	.word	0x2400001c
 800ad34:	2400009c 	.word	0x2400009c

0800ad38 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4905      	ldr	r1, [pc, #20]	@ (800ad54 <CDC_Init_HS+0x1c>)
 800ad40:	4805      	ldr	r0, [pc, #20]	@ (800ad58 <CDC_Init_HS+0x20>)
 800ad42:	f7fe fbc9 	bl	80094d8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800ad46:	4905      	ldr	r1, [pc, #20]	@ (800ad5c <CDC_Init_HS+0x24>)
 800ad48:	4803      	ldr	r0, [pc, #12]	@ (800ad58 <CDC_Init_HS+0x20>)
 800ad4a:	f7fe fbe7 	bl	800951c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ad4e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	24000e8c 	.word	0x24000e8c
 800ad58:	240003b0 	.word	0x240003b0
 800ad5c:	2400068c 	.word	0x2400068c

0800ad60 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800ad60:	b480      	push	{r7}
 800ad62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800ad64:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	4603      	mov	r3, r0
 800ad78:	6039      	str	r1, [r7, #0]
 800ad7a:	71fb      	strb	r3, [r7, #7]
 800ad7c:	4613      	mov	r3, r2
 800ad7e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800ad80:	79fb      	ldrb	r3, [r7, #7]
 800ad82:	2b23      	cmp	r3, #35	@ 0x23
 800ad84:	d84a      	bhi.n	800ae1c <CDC_Control_HS+0xac>
 800ad86:	a201      	add	r2, pc, #4	@ (adr r2, 800ad8c <CDC_Control_HS+0x1c>)
 800ad88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad8c:	0800ae1d 	.word	0x0800ae1d
 800ad90:	0800ae1d 	.word	0x0800ae1d
 800ad94:	0800ae1d 	.word	0x0800ae1d
 800ad98:	0800ae1d 	.word	0x0800ae1d
 800ad9c:	0800ae1d 	.word	0x0800ae1d
 800ada0:	0800ae1d 	.word	0x0800ae1d
 800ada4:	0800ae1d 	.word	0x0800ae1d
 800ada8:	0800ae1d 	.word	0x0800ae1d
 800adac:	0800ae1d 	.word	0x0800ae1d
 800adb0:	0800ae1d 	.word	0x0800ae1d
 800adb4:	0800ae1d 	.word	0x0800ae1d
 800adb8:	0800ae1d 	.word	0x0800ae1d
 800adbc:	0800ae1d 	.word	0x0800ae1d
 800adc0:	0800ae1d 	.word	0x0800ae1d
 800adc4:	0800ae1d 	.word	0x0800ae1d
 800adc8:	0800ae1d 	.word	0x0800ae1d
 800adcc:	0800ae1d 	.word	0x0800ae1d
 800add0:	0800ae1d 	.word	0x0800ae1d
 800add4:	0800ae1d 	.word	0x0800ae1d
 800add8:	0800ae1d 	.word	0x0800ae1d
 800addc:	0800ae1d 	.word	0x0800ae1d
 800ade0:	0800ae1d 	.word	0x0800ae1d
 800ade4:	0800ae1d 	.word	0x0800ae1d
 800ade8:	0800ae1d 	.word	0x0800ae1d
 800adec:	0800ae1d 	.word	0x0800ae1d
 800adf0:	0800ae1d 	.word	0x0800ae1d
 800adf4:	0800ae1d 	.word	0x0800ae1d
 800adf8:	0800ae1d 	.word	0x0800ae1d
 800adfc:	0800ae1d 	.word	0x0800ae1d
 800ae00:	0800ae1d 	.word	0x0800ae1d
 800ae04:	0800ae1d 	.word	0x0800ae1d
 800ae08:	0800ae1d 	.word	0x0800ae1d
 800ae0c:	0800ae1d 	.word	0x0800ae1d
 800ae10:	0800ae1d 	.word	0x0800ae1d
 800ae14:	0800ae1d 	.word	0x0800ae1d
 800ae18:	0800ae1d 	.word	0x0800ae1d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ae1c:	bf00      	nop
  }

  return (USBD_OK);
 800ae1e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	370c      	adds	r7, #12
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b082      	sub	sp, #8
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 800ae36:	6879      	ldr	r1, [r7, #4]
 800ae38:	4805      	ldr	r0, [pc, #20]	@ (800ae50 <CDC_Receive_HS+0x24>)
 800ae3a:	f7fe fb6f 	bl	800951c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800ae3e:	4804      	ldr	r0, [pc, #16]	@ (800ae50 <CDC_Receive_HS+0x24>)
 800ae40:	f7fe fbca 	bl	80095d8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ae44:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3708      	adds	r7, #8
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}
 800ae4e:	bf00      	nop
 800ae50:	240003b0 	.word	0x240003b0

0800ae54 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b084      	sub	sp, #16
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ae60:	2300      	movs	r3, #0
 800ae62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 800ae64:	4b0d      	ldr	r3, [pc, #52]	@ (800ae9c <CDC_Transmit_HS+0x48>)
 800ae66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ae6a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d001      	beq.n	800ae7a <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 800ae76:	2301      	movs	r3, #1
 800ae78:	e00b      	b.n	800ae92 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 800ae7a:	887b      	ldrh	r3, [r7, #2]
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	6879      	ldr	r1, [r7, #4]
 800ae80:	4806      	ldr	r0, [pc, #24]	@ (800ae9c <CDC_Transmit_HS+0x48>)
 800ae82:	f7fe fb29 	bl	80094d8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 800ae86:	4805      	ldr	r0, [pc, #20]	@ (800ae9c <CDC_Transmit_HS+0x48>)
 800ae88:	f7fe fb66 	bl	8009558 <USBD_CDC_TransmitPacket>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 800ae90:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3710      	adds	r7, #16
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}
 800ae9a:	bf00      	nop
 800ae9c:	240003b0 	.word	0x240003b0

0800aea0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b087      	sub	sp, #28
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	60f8      	str	r0, [r7, #12]
 800aea8:	60b9      	str	r1, [r7, #8]
 800aeaa:	4613      	mov	r3, r2
 800aeac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 800aeb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	371c      	adds	r7, #28
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr
	...

0800aec4 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b083      	sub	sp, #12
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	4603      	mov	r3, r0
 800aecc:	6039      	str	r1, [r7, #0]
 800aece:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	2212      	movs	r2, #18
 800aed4:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800aed6:	4b03      	ldr	r3, [pc, #12]	@ (800aee4 <USBD_HS_DeviceDescriptor+0x20>)
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	370c      	adds	r7, #12
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr
 800aee4:	240000d0 	.word	0x240000d0

0800aee8 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	4603      	mov	r3, r0
 800aef0:	6039      	str	r1, [r7, #0]
 800aef2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	2204      	movs	r2, #4
 800aef8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aefa:	4b03      	ldr	r3, [pc, #12]	@ (800af08 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	370c      	adds	r7, #12
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	240000e4 	.word	0x240000e4

0800af0c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b082      	sub	sp, #8
 800af10:	af00      	add	r7, sp, #0
 800af12:	4603      	mov	r3, r0
 800af14:	6039      	str	r1, [r7, #0]
 800af16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af18:	79fb      	ldrb	r3, [r7, #7]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d105      	bne.n	800af2a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800af1e:	683a      	ldr	r2, [r7, #0]
 800af20:	4907      	ldr	r1, [pc, #28]	@ (800af40 <USBD_HS_ProductStrDescriptor+0x34>)
 800af22:	4808      	ldr	r0, [pc, #32]	@ (800af44 <USBD_HS_ProductStrDescriptor+0x38>)
 800af24:	f7ff fdea 	bl	800aafc <USBD_GetString>
 800af28:	e004      	b.n	800af34 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800af2a:	683a      	ldr	r2, [r7, #0]
 800af2c:	4904      	ldr	r1, [pc, #16]	@ (800af40 <USBD_HS_ProductStrDescriptor+0x34>)
 800af2e:	4805      	ldr	r0, [pc, #20]	@ (800af44 <USBD_HS_ProductStrDescriptor+0x38>)
 800af30:	f7ff fde4 	bl	800aafc <USBD_GetString>
  }
  return USBD_StrDesc;
 800af34:	4b02      	ldr	r3, [pc, #8]	@ (800af40 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800af36:	4618      	mov	r0, r3
 800af38:	3708      	adds	r7, #8
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}
 800af3e:	bf00      	nop
 800af40:	2400168c 	.word	0x2400168c
 800af44:	0800c718 	.word	0x0800c718

0800af48 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b082      	sub	sp, #8
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	4603      	mov	r3, r0
 800af50:	6039      	str	r1, [r7, #0]
 800af52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	4904      	ldr	r1, [pc, #16]	@ (800af68 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800af58:	4804      	ldr	r0, [pc, #16]	@ (800af6c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800af5a:	f7ff fdcf 	bl	800aafc <USBD_GetString>
  return USBD_StrDesc;
 800af5e:	4b02      	ldr	r3, [pc, #8]	@ (800af68 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800af60:	4618      	mov	r0, r3
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	2400168c 	.word	0x2400168c
 800af6c:	0800c730 	.word	0x0800c730

0800af70 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b082      	sub	sp, #8
 800af74:	af00      	add	r7, sp, #0
 800af76:	4603      	mov	r3, r0
 800af78:	6039      	str	r1, [r7, #0]
 800af7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	221a      	movs	r2, #26
 800af80:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800af82:	f000 f843 	bl	800b00c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800af86:	4b02      	ldr	r3, [pc, #8]	@ (800af90 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3708      	adds	r7, #8
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	240000e8 	.word	0x240000e8

0800af94 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b082      	sub	sp, #8
 800af98:	af00      	add	r7, sp, #0
 800af9a:	4603      	mov	r3, r0
 800af9c:	6039      	str	r1, [r7, #0]
 800af9e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800afa0:	79fb      	ldrb	r3, [r7, #7]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d105      	bne.n	800afb2 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800afa6:	683a      	ldr	r2, [r7, #0]
 800afa8:	4907      	ldr	r1, [pc, #28]	@ (800afc8 <USBD_HS_ConfigStrDescriptor+0x34>)
 800afaa:	4808      	ldr	r0, [pc, #32]	@ (800afcc <USBD_HS_ConfigStrDescriptor+0x38>)
 800afac:	f7ff fda6 	bl	800aafc <USBD_GetString>
 800afb0:	e004      	b.n	800afbc <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	4904      	ldr	r1, [pc, #16]	@ (800afc8 <USBD_HS_ConfigStrDescriptor+0x34>)
 800afb6:	4805      	ldr	r0, [pc, #20]	@ (800afcc <USBD_HS_ConfigStrDescriptor+0x38>)
 800afb8:	f7ff fda0 	bl	800aafc <USBD_GetString>
  }
  return USBD_StrDesc;
 800afbc:	4b02      	ldr	r3, [pc, #8]	@ (800afc8 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	bf00      	nop
 800afc8:	2400168c 	.word	0x2400168c
 800afcc:	0800c744 	.word	0x0800c744

0800afd0 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b082      	sub	sp, #8
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	4603      	mov	r3, r0
 800afd8:	6039      	str	r1, [r7, #0]
 800afda:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800afdc:	79fb      	ldrb	r3, [r7, #7]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d105      	bne.n	800afee <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800afe2:	683a      	ldr	r2, [r7, #0]
 800afe4:	4907      	ldr	r1, [pc, #28]	@ (800b004 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800afe6:	4808      	ldr	r0, [pc, #32]	@ (800b008 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800afe8:	f7ff fd88 	bl	800aafc <USBD_GetString>
 800afec:	e004      	b.n	800aff8 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800afee:	683a      	ldr	r2, [r7, #0]
 800aff0:	4904      	ldr	r1, [pc, #16]	@ (800b004 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800aff2:	4805      	ldr	r0, [pc, #20]	@ (800b008 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800aff4:	f7ff fd82 	bl	800aafc <USBD_GetString>
  }
  return USBD_StrDesc;
 800aff8:	4b02      	ldr	r3, [pc, #8]	@ (800b004 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800affa:	4618      	mov	r0, r3
 800affc:	3708      	adds	r7, #8
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop
 800b004:	2400168c 	.word	0x2400168c
 800b008:	0800c750 	.word	0x0800c750

0800b00c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b012:	4b0f      	ldr	r3, [pc, #60]	@ (800b050 <Get_SerialNum+0x44>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b018:	4b0e      	ldr	r3, [pc, #56]	@ (800b054 <Get_SerialNum+0x48>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b01e:	4b0e      	ldr	r3, [pc, #56]	@ (800b058 <Get_SerialNum+0x4c>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b024:	68fa      	ldr	r2, [r7, #12]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	4413      	add	r3, r2
 800b02a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d009      	beq.n	800b046 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b032:	2208      	movs	r2, #8
 800b034:	4909      	ldr	r1, [pc, #36]	@ (800b05c <Get_SerialNum+0x50>)
 800b036:	68f8      	ldr	r0, [r7, #12]
 800b038:	f000 f814 	bl	800b064 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b03c:	2204      	movs	r2, #4
 800b03e:	4908      	ldr	r1, [pc, #32]	@ (800b060 <Get_SerialNum+0x54>)
 800b040:	68b8      	ldr	r0, [r7, #8]
 800b042:	f000 f80f 	bl	800b064 <IntToUnicode>
  }
}
 800b046:	bf00      	nop
 800b048:	3710      	adds	r7, #16
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}
 800b04e:	bf00      	nop
 800b050:	08fff800 	.word	0x08fff800
 800b054:	08fff804 	.word	0x08fff804
 800b058:	08fff808 	.word	0x08fff808
 800b05c:	240000ea 	.word	0x240000ea
 800b060:	240000fa 	.word	0x240000fa

0800b064 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b064:	b480      	push	{r7}
 800b066:	b087      	sub	sp, #28
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	4613      	mov	r3, r2
 800b070:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b072:	2300      	movs	r3, #0
 800b074:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b076:	2300      	movs	r3, #0
 800b078:	75fb      	strb	r3, [r7, #23]
 800b07a:	e027      	b.n	800b0cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	0f1b      	lsrs	r3, r3, #28
 800b080:	2b09      	cmp	r3, #9
 800b082:	d80b      	bhi.n	800b09c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	0f1b      	lsrs	r3, r3, #28
 800b088:	b2da      	uxtb	r2, r3
 800b08a:	7dfb      	ldrb	r3, [r7, #23]
 800b08c:	005b      	lsls	r3, r3, #1
 800b08e:	4619      	mov	r1, r3
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	440b      	add	r3, r1
 800b094:	3230      	adds	r2, #48	@ 0x30
 800b096:	b2d2      	uxtb	r2, r2
 800b098:	701a      	strb	r2, [r3, #0]
 800b09a:	e00a      	b.n	800b0b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	0f1b      	lsrs	r3, r3, #28
 800b0a0:	b2da      	uxtb	r2, r3
 800b0a2:	7dfb      	ldrb	r3, [r7, #23]
 800b0a4:	005b      	lsls	r3, r3, #1
 800b0a6:	4619      	mov	r1, r3
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	440b      	add	r3, r1
 800b0ac:	3237      	adds	r2, #55	@ 0x37
 800b0ae:	b2d2      	uxtb	r2, r2
 800b0b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	011b      	lsls	r3, r3, #4
 800b0b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b0b8:	7dfb      	ldrb	r3, [r7, #23]
 800b0ba:	005b      	lsls	r3, r3, #1
 800b0bc:	3301      	adds	r3, #1
 800b0be:	68ba      	ldr	r2, [r7, #8]
 800b0c0:	4413      	add	r3, r2
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b0c6:	7dfb      	ldrb	r3, [r7, #23]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	75fb      	strb	r3, [r7, #23]
 800b0cc:	7dfa      	ldrb	r2, [r7, #23]
 800b0ce:	79fb      	ldrb	r3, [r7, #7]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d3d3      	bcc.n	800b07c <IntToUnicode+0x18>
  }
}
 800b0d4:	bf00      	nop
 800b0d6:	bf00      	nop
 800b0d8:	371c      	adds	r7, #28
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e0:	4770      	bx	lr
	...

0800b0e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b0ba      	sub	sp, #232	@ 0xe8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b0ec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	601a      	str	r2, [r3, #0]
 800b0f4:	605a      	str	r2, [r3, #4]
 800b0f6:	609a      	str	r2, [r3, #8]
 800b0f8:	60da      	str	r2, [r3, #12]
 800b0fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b0fc:	f107 0310 	add.w	r3, r7, #16
 800b100:	22c0      	movs	r2, #192	@ 0xc0
 800b102:	2100      	movs	r1, #0
 800b104:	4618      	mov	r0, r3
 800b106:	f000 fc78 	bl	800b9fa <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4a45      	ldr	r2, [pc, #276]	@ (800b224 <HAL_PCD_MspInit+0x140>)
 800b110:	4293      	cmp	r3, r2
 800b112:	f040 8082 	bne.w	800b21a <HAL_PCD_MspInit+0x136>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b116:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b11a:	f04f 0300 	mov.w	r3, #0
 800b11e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800b122:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800b126:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b12a:	f107 0310 	add.w	r3, r7, #16
 800b12e:	4618      	mov	r0, r3
 800b130:	f7f9 fc28 	bl	8004984 <HAL_RCCEx_PeriphCLKConfig>
 800b134:	4603      	mov	r3, r0
 800b136:	2b00      	cmp	r3, #0
 800b138:	d001      	beq.n	800b13e <HAL_PCD_MspInit+0x5a>
    {
      Error_Handler();
 800b13a:	f7f5 fff4 	bl	8001126 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800b13e:	f7f8 fc69 	bl	8003a14 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b142:	4b39      	ldr	r3, [pc, #228]	@ (800b228 <HAL_PCD_MspInit+0x144>)
 800b144:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800b148:	4a37      	ldr	r2, [pc, #220]	@ (800b228 <HAL_PCD_MspInit+0x144>)
 800b14a:	f043 0301 	orr.w	r3, r3, #1
 800b14e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800b152:	4b35      	ldr	r3, [pc, #212]	@ (800b228 <HAL_PCD_MspInit+0x144>)
 800b154:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800b158:	f003 0301 	and.w	r3, r3, #1
 800b15c:	60fb      	str	r3, [r7, #12]
 800b15e:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA9     ------> USB_OTG_HS_VBUS
    PA11     ------> USB_OTG_HS_DM
    PA12     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800b160:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b164:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b168:	2300      	movs	r3, #0
 800b16a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b16e:	2300      	movs	r3, #0
 800b170:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b174:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b178:	4619      	mov	r1, r3
 800b17a:	482c      	ldr	r0, [pc, #176]	@ (800b22c <HAL_PCD_MspInit+0x148>)
 800b17c:	f7f6 fcde 	bl	8001b3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800b180:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b184:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b188:	2302      	movs	r3, #2
 800b18a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b18e:	2300      	movs	r3, #0
 800b190:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b194:	2300      	movs	r3, #0
 800b196:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b19a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b19e:	4619      	mov	r1, r3
 800b1a0:	4822      	ldr	r0, [pc, #136]	@ (800b22c <HAL_PCD_MspInit+0x148>)
 800b1a2:	f7f6 fccb 	bl	8001b3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800b1a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b1aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1ae:	2302      	movs	r3, #2
 800b1b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	4819      	ldr	r0, [pc, #100]	@ (800b22c <HAL_PCD_MspInit+0x148>)
 800b1c8:	f7f6 fcb8 	bl	8001b3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800b1cc:	4b16      	ldr	r3, [pc, #88]	@ (800b228 <HAL_PCD_MspInit+0x144>)
 800b1ce:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800b1d2:	4a15      	ldr	r2, [pc, #84]	@ (800b228 <HAL_PCD_MspInit+0x144>)
 800b1d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b1d8:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 800b1dc:	4b12      	ldr	r3, [pc, #72]	@ (800b228 <HAL_PCD_MspInit+0x144>)
 800b1de:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800b1e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1e6:	60bb      	str	r3, [r7, #8]
 800b1e8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_EP1_OUT_IRQn, 0, 0);
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	2100      	movs	r1, #0
 800b1ee:	204a      	movs	r0, #74	@ 0x4a
 800b1f0:	f7f6 fbf7 	bl	80019e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_EP1_OUT_IRQn);
 800b1f4:	204a      	movs	r0, #74	@ 0x4a
 800b1f6:	f7f6 fc0e 	bl	8001a16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_HS_EP1_IN_IRQn, 0, 0);
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	2100      	movs	r1, #0
 800b1fe:	204b      	movs	r0, #75	@ 0x4b
 800b200:	f7f6 fbef 	bl	80019e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_EP1_IN_IRQn);
 800b204:	204b      	movs	r0, #75	@ 0x4b
 800b206:	f7f6 fc06 	bl	8001a16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800b20a:	2200      	movs	r2, #0
 800b20c:	2100      	movs	r1, #0
 800b20e:	204d      	movs	r0, #77	@ 0x4d
 800b210:	f7f6 fbe7 	bl	80019e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800b214:	204d      	movs	r0, #77	@ 0x4d
 800b216:	f7f6 fbfe 	bl	8001a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800b21a:	bf00      	nop
 800b21c:	37e8      	adds	r7, #232	@ 0xe8
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}
 800b222:	bf00      	nop
 800b224:	40040000 	.word	0x40040000
 800b228:	58024400 	.word	0x58024400
 800b22c:	58020000 	.word	0x58020000

0800b230 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b082      	sub	sp, #8
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b244:	4619      	mov	r1, r3
 800b246:	4610      	mov	r0, r2
 800b248:	f7fe facb 	bl	80097e2 <USBD_LL_SetupStage>
}
 800b24c:	bf00      	nop
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	460b      	mov	r3, r1
 800b25e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b266:	78fa      	ldrb	r2, [r7, #3]
 800b268:	6879      	ldr	r1, [r7, #4]
 800b26a:	4613      	mov	r3, r2
 800b26c:	00db      	lsls	r3, r3, #3
 800b26e:	4413      	add	r3, r2
 800b270:	009b      	lsls	r3, r3, #2
 800b272:	440b      	add	r3, r1
 800b274:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	78fb      	ldrb	r3, [r7, #3]
 800b27c:	4619      	mov	r1, r3
 800b27e:	f7fe fb05 	bl	800988c <USBD_LL_DataOutStage>
}
 800b282:	bf00      	nop
 800b284:	3708      	adds	r7, #8
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}

0800b28a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b28a:	b580      	push	{r7, lr}
 800b28c:	b082      	sub	sp, #8
 800b28e:	af00      	add	r7, sp, #0
 800b290:	6078      	str	r0, [r7, #4]
 800b292:	460b      	mov	r3, r1
 800b294:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b29c:	78fa      	ldrb	r2, [r7, #3]
 800b29e:	6879      	ldr	r1, [r7, #4]
 800b2a0:	4613      	mov	r3, r2
 800b2a2:	00db      	lsls	r3, r3, #3
 800b2a4:	4413      	add	r3, r2
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	440b      	add	r3, r1
 800b2aa:	3320      	adds	r3, #32
 800b2ac:	681a      	ldr	r2, [r3, #0]
 800b2ae:	78fb      	ldrb	r3, [r7, #3]
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	f7fe fb9e 	bl	80099f2 <USBD_LL_DataInStage>
}
 800b2b6:	bf00      	nop
 800b2b8:	3708      	adds	r7, #8
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}

0800b2be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2be:	b580      	push	{r7, lr}
 800b2c0:	b082      	sub	sp, #8
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f7fe fcd8 	bl	8009c82 <USBD_LL_SOF>
}
 800b2d2:	bf00      	nop
 800b2d4:	3708      	adds	r7, #8
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}

0800b2da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2da:	b580      	push	{r7, lr}
 800b2dc:	b084      	sub	sp, #16
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	79db      	ldrb	r3, [r3, #7]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d102      	bne.n	800b2f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	73fb      	strb	r3, [r7, #15]
 800b2f2:	e008      	b.n	800b306 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	79db      	ldrb	r3, [r3, #7]
 800b2f8:	2b02      	cmp	r3, #2
 800b2fa:	d102      	bne.n	800b302 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	73fb      	strb	r3, [r7, #15]
 800b300:	e001      	b.n	800b306 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b302:	f7f5 ff10 	bl	8001126 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b30c:	7bfa      	ldrb	r2, [r7, #15]
 800b30e:	4611      	mov	r1, r2
 800b310:	4618      	mov	r0, r3
 800b312:	f7fe fc72 	bl	8009bfa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b31c:	4618      	mov	r0, r3
 800b31e:	f7fe fc1a 	bl	8009b56 <USBD_LL_Reset>
}
 800b322:	bf00      	nop
 800b324:	3710      	adds	r7, #16
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
	...

0800b32c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b082      	sub	sp, #8
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7fe fc6d 	bl	8009c1a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	687a      	ldr	r2, [r7, #4]
 800b34c:	6812      	ldr	r2, [r2, #0]
 800b34e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b352:	f043 0301 	orr.w	r3, r3, #1
 800b356:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	7adb      	ldrb	r3, [r3, #11]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d005      	beq.n	800b36c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b360:	4b04      	ldr	r3, [pc, #16]	@ (800b374 <HAL_PCD_SuspendCallback+0x48>)
 800b362:	691b      	ldr	r3, [r3, #16]
 800b364:	4a03      	ldr	r2, [pc, #12]	@ (800b374 <HAL_PCD_SuspendCallback+0x48>)
 800b366:	f043 0306 	orr.w	r3, r3, #6
 800b36a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b36c:	bf00      	nop
 800b36e:	3708      	adds	r7, #8
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}
 800b374:	e000ed00 	.word	0xe000ed00

0800b378 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b082      	sub	sp, #8
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b386:	4618      	mov	r0, r3
 800b388:	f7fe fc63 	bl	8009c52 <USBD_LL_Resume>
}
 800b38c:	bf00      	nop
 800b38e:	3708      	adds	r7, #8
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b082      	sub	sp, #8
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	460b      	mov	r3, r1
 800b39e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3a6:	78fa      	ldrb	r2, [r7, #3]
 800b3a8:	4611      	mov	r1, r2
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f7fe fcbb 	bl	8009d26 <USBD_LL_IsoOUTIncomplete>
}
 800b3b0:	bf00      	nop
 800b3b2:	3708      	adds	r7, #8
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b082      	sub	sp, #8
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3ca:	78fa      	ldrb	r2, [r7, #3]
 800b3cc:	4611      	mov	r1, r2
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7fe fc77 	bl	8009cc2 <USBD_LL_IsoINIncomplete>
}
 800b3d4:	bf00      	nop
 800b3d6:	3708      	adds	r7, #8
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7fe fccd 	bl	8009d8a <USBD_LL_DevConnected>
}
 800b3f0:	bf00      	nop
 800b3f2:	3708      	adds	r7, #8
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b406:	4618      	mov	r0, r3
 800b408:	f7fe fcca 	bl	8009da0 <USBD_LL_DevDisconnected>
}
 800b40c:	bf00      	nop
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	781b      	ldrb	r3, [r3, #0]
 800b420:	2b01      	cmp	r3, #1
 800b422:	d140      	bne.n	800b4a6 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800b424:	4a22      	ldr	r2, [pc, #136]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	4a20      	ldr	r2, [pc, #128]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b430:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800b434:	4b1e      	ldr	r3, [pc, #120]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b436:	4a1f      	ldr	r2, [pc, #124]	@ (800b4b4 <USBD_LL_Init+0xa0>)
 800b438:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800b43a:	4b1d      	ldr	r3, [pc, #116]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b43c:	2209      	movs	r2, #9
 800b43e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800b440:	4b1b      	ldr	r3, [pc, #108]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b442:	2202      	movs	r2, #2
 800b444:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800b446:	4b1a      	ldr	r3, [pc, #104]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b448:	2200      	movs	r2, #0
 800b44a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800b44c:	4b18      	ldr	r3, [pc, #96]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b44e:	2202      	movs	r2, #2
 800b450:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800b452:	4b17      	ldr	r3, [pc, #92]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b454:	2200      	movs	r2, #0
 800b456:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800b458:	4b15      	ldr	r3, [pc, #84]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b45a:	2200      	movs	r2, #0
 800b45c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800b45e:	4b14      	ldr	r3, [pc, #80]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b460:	2200      	movs	r2, #0
 800b462:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 800b464:	4b12      	ldr	r3, [pc, #72]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b466:	2201      	movs	r2, #1
 800b468:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800b46a:	4b11      	ldr	r3, [pc, #68]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b46c:	2200      	movs	r2, #0
 800b46e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800b470:	4b0f      	ldr	r3, [pc, #60]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b472:	2200      	movs	r2, #0
 800b474:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800b476:	480e      	ldr	r0, [pc, #56]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b478:	f7f6 fff2 	bl	8002460 <HAL_PCD_Init>
 800b47c:	4603      	mov	r3, r0
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d001      	beq.n	800b486 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800b482:	f7f5 fe50 	bl	8001126 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800b486:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b48a:	4809      	ldr	r0, [pc, #36]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b48c:	f7f8 fa47 	bl	800391e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800b490:	2280      	movs	r2, #128	@ 0x80
 800b492:	2100      	movs	r1, #0
 800b494:	4806      	ldr	r0, [pc, #24]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b496:	f7f8 f9fb 	bl	8003890 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800b49a:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800b49e:	2101      	movs	r1, #1
 800b4a0:	4803      	ldr	r0, [pc, #12]	@ (800b4b0 <USBD_LL_Init+0x9c>)
 800b4a2:	f7f8 f9f5 	bl	8003890 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 800b4a6:	2300      	movs	r3, #0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3708      	adds	r7, #8
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	2400188c 	.word	0x2400188c
 800b4b4:	40040000 	.word	0x40040000

0800b4b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b084      	sub	sp, #16
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7f7 f8d2 	bl	8002678 <HAL_PCD_Start>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4d8:	7bfb      	ldrb	r3, [r7, #15]
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f000 f942 	bl	800b764 <USBD_Get_USB_Status>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3710      	adds	r7, #16
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}

0800b4ee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b4ee:	b580      	push	{r7, lr}
 800b4f0:	b084      	sub	sp, #16
 800b4f2:	af00      	add	r7, sp, #0
 800b4f4:	6078      	str	r0, [r7, #4]
 800b4f6:	4608      	mov	r0, r1
 800b4f8:	4611      	mov	r1, r2
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	70fb      	strb	r3, [r7, #3]
 800b500:	460b      	mov	r3, r1
 800b502:	70bb      	strb	r3, [r7, #2]
 800b504:	4613      	mov	r3, r2
 800b506:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b508:	2300      	movs	r3, #0
 800b50a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b50c:	2300      	movs	r3, #0
 800b50e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b516:	78bb      	ldrb	r3, [r7, #2]
 800b518:	883a      	ldrh	r2, [r7, #0]
 800b51a:	78f9      	ldrb	r1, [r7, #3]
 800b51c:	f7f7 fdd3 	bl	80030c6 <HAL_PCD_EP_Open>
 800b520:	4603      	mov	r3, r0
 800b522:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b524:	7bfb      	ldrb	r3, [r7, #15]
 800b526:	4618      	mov	r0, r3
 800b528:	f000 f91c 	bl	800b764 <USBD_Get_USB_Status>
 800b52c:	4603      	mov	r3, r0
 800b52e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b530:	7bbb      	ldrb	r3, [r7, #14]
}
 800b532:	4618      	mov	r0, r3
 800b534:	3710      	adds	r7, #16
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}

0800b53a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b53a:	b580      	push	{r7, lr}
 800b53c:	b084      	sub	sp, #16
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
 800b542:	460b      	mov	r3, r1
 800b544:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b546:	2300      	movs	r3, #0
 800b548:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b54a:	2300      	movs	r3, #0
 800b54c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b554:	78fa      	ldrb	r2, [r7, #3]
 800b556:	4611      	mov	r1, r2
 800b558:	4618      	mov	r0, r3
 800b55a:	f7f7 fe1e 	bl	800319a <HAL_PCD_EP_Close>
 800b55e:	4603      	mov	r3, r0
 800b560:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b562:	7bfb      	ldrb	r3, [r7, #15]
 800b564:	4618      	mov	r0, r3
 800b566:	f000 f8fd 	bl	800b764 <USBD_Get_USB_Status>
 800b56a:	4603      	mov	r3, r0
 800b56c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b56e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b570:	4618      	mov	r0, r3
 800b572:	3710      	adds	r7, #16
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}

0800b578 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	460b      	mov	r3, r1
 800b582:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b584:	2300      	movs	r3, #0
 800b586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b592:	78fa      	ldrb	r2, [r7, #3]
 800b594:	4611      	mov	r1, r2
 800b596:	4618      	mov	r0, r3
 800b598:	f7f7 fed6 	bl	8003348 <HAL_PCD_EP_SetStall>
 800b59c:	4603      	mov	r3, r0
 800b59e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5a0:	7bfb      	ldrb	r3, [r7, #15]
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f000 f8de 	bl	800b764 <USBD_Get_USB_Status>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b084      	sub	sp, #16
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]
 800b5be:	460b      	mov	r3, r1
 800b5c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b5d0:	78fa      	ldrb	r2, [r7, #3]
 800b5d2:	4611      	mov	r1, r2
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f7f7 ff1a 	bl	800340e <HAL_PCD_EP_ClrStall>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5de:	7bfb      	ldrb	r3, [r7, #15]
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f000 f8bf 	bl	800b764 <USBD_Get_USB_Status>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b085      	sub	sp, #20
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b606:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b608:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	da0b      	bge.n	800b628 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b610:	78fb      	ldrb	r3, [r7, #3]
 800b612:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b616:	68f9      	ldr	r1, [r7, #12]
 800b618:	4613      	mov	r3, r2
 800b61a:	00db      	lsls	r3, r3, #3
 800b61c:	4413      	add	r3, r2
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	440b      	add	r3, r1
 800b622:	3316      	adds	r3, #22
 800b624:	781b      	ldrb	r3, [r3, #0]
 800b626:	e00b      	b.n	800b640 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b628:	78fb      	ldrb	r3, [r7, #3]
 800b62a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b62e:	68f9      	ldr	r1, [r7, #12]
 800b630:	4613      	mov	r3, r2
 800b632:	00db      	lsls	r3, r3, #3
 800b634:	4413      	add	r3, r2
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	440b      	add	r3, r1
 800b63a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b63e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b640:	4618      	mov	r0, r3
 800b642:	3714      	adds	r7, #20
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr

0800b64c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b084      	sub	sp, #16
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
 800b654:	460b      	mov	r3, r1
 800b656:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b658:	2300      	movs	r3, #0
 800b65a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b65c:	2300      	movs	r3, #0
 800b65e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b666:	78fa      	ldrb	r2, [r7, #3]
 800b668:	4611      	mov	r1, r2
 800b66a:	4618      	mov	r0, r3
 800b66c:	f7f7 fd07 	bl	800307e <HAL_PCD_SetAddress>
 800b670:	4603      	mov	r3, r0
 800b672:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b674:	7bfb      	ldrb	r3, [r7, #15]
 800b676:	4618      	mov	r0, r3
 800b678:	f000 f874 	bl	800b764 <USBD_Get_USB_Status>
 800b67c:	4603      	mov	r3, r0
 800b67e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b680:	7bbb      	ldrb	r3, [r7, #14]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3710      	adds	r7, #16
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}

0800b68a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b68a:	b580      	push	{r7, lr}
 800b68c:	b086      	sub	sp, #24
 800b68e:	af00      	add	r7, sp, #0
 800b690:	60f8      	str	r0, [r7, #12]
 800b692:	607a      	str	r2, [r7, #4]
 800b694:	603b      	str	r3, [r7, #0]
 800b696:	460b      	mov	r3, r1
 800b698:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b69a:	2300      	movs	r3, #0
 800b69c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b69e:	2300      	movs	r3, #0
 800b6a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b6a8:	7af9      	ldrb	r1, [r7, #11]
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	687a      	ldr	r2, [r7, #4]
 800b6ae:	f7f7 fe11 	bl	80032d4 <HAL_PCD_EP_Transmit>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6b6:	7dfb      	ldrb	r3, [r7, #23]
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	f000 f853 	bl	800b764 <USBD_Get_USB_Status>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b6c2:	7dbb      	ldrb	r3, [r7, #22]
}
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	3718      	adds	r7, #24
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b086      	sub	sp, #24
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	60f8      	str	r0, [r7, #12]
 800b6d4:	607a      	str	r2, [r7, #4]
 800b6d6:	603b      	str	r3, [r7, #0]
 800b6d8:	460b      	mov	r3, r1
 800b6da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b6ea:	7af9      	ldrb	r1, [r7, #11]
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	687a      	ldr	r2, [r7, #4]
 800b6f0:	f7f7 fd9d 	bl	800322e <HAL_PCD_EP_Receive>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6f8:	7dfb      	ldrb	r3, [r7, #23]
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f000 f832 	bl	800b764 <USBD_Get_USB_Status>
 800b700:	4603      	mov	r3, r0
 800b702:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b704:	7dbb      	ldrb	r3, [r7, #22]
}
 800b706:	4618      	mov	r0, r3
 800b708:	3718      	adds	r7, #24
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b082      	sub	sp, #8
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
 800b716:	460b      	mov	r3, r1
 800b718:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b720:	78fa      	ldrb	r2, [r7, #3]
 800b722:	4611      	mov	r1, r2
 800b724:	4618      	mov	r0, r3
 800b726:	f7f7 fdbd 	bl	80032a4 <HAL_PCD_EP_GetRxCount>
 800b72a:	4603      	mov	r3, r0
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3708      	adds	r7, #8
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}

0800b734 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b734:	b480      	push	{r7}
 800b736:	b083      	sub	sp, #12
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b73c:	4b03      	ldr	r3, [pc, #12]	@ (800b74c <USBD_static_malloc+0x18>)
}
 800b73e:	4618      	mov	r0, r3
 800b740:	370c      	adds	r7, #12
 800b742:	46bd      	mov	sp, r7
 800b744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b748:	4770      	bx	lr
 800b74a:	bf00      	nop
 800b74c:	24001d70 	.word	0x24001d70

0800b750 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800b758:	bf00      	nop
 800b75a:	370c      	adds	r7, #12
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b764:	b480      	push	{r7}
 800b766:	b085      	sub	sp, #20
 800b768:	af00      	add	r7, sp, #0
 800b76a:	4603      	mov	r3, r0
 800b76c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b76e:	2300      	movs	r3, #0
 800b770:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b772:	79fb      	ldrb	r3, [r7, #7]
 800b774:	2b03      	cmp	r3, #3
 800b776:	d817      	bhi.n	800b7a8 <USBD_Get_USB_Status+0x44>
 800b778:	a201      	add	r2, pc, #4	@ (adr r2, 800b780 <USBD_Get_USB_Status+0x1c>)
 800b77a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b77e:	bf00      	nop
 800b780:	0800b791 	.word	0x0800b791
 800b784:	0800b797 	.word	0x0800b797
 800b788:	0800b79d 	.word	0x0800b79d
 800b78c:	0800b7a3 	.word	0x0800b7a3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b790:	2300      	movs	r3, #0
 800b792:	73fb      	strb	r3, [r7, #15]
    break;
 800b794:	e00b      	b.n	800b7ae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b796:	2303      	movs	r3, #3
 800b798:	73fb      	strb	r3, [r7, #15]
    break;
 800b79a:	e008      	b.n	800b7ae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b79c:	2301      	movs	r3, #1
 800b79e:	73fb      	strb	r3, [r7, #15]
    break;
 800b7a0:	e005      	b.n	800b7ae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b7a2:	2303      	movs	r3, #3
 800b7a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b7a6:	e002      	b.n	800b7ae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b7a8:	2303      	movs	r3, #3
 800b7aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b7ac:	bf00      	nop
  }
  return usb_status;
 800b7ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3714      	adds	r7, #20
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr

0800b7bc <std>:
 800b7bc:	2300      	movs	r3, #0
 800b7be:	b510      	push	{r4, lr}
 800b7c0:	4604      	mov	r4, r0
 800b7c2:	e9c0 3300 	strd	r3, r3, [r0]
 800b7c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7ca:	6083      	str	r3, [r0, #8]
 800b7cc:	8181      	strh	r1, [r0, #12]
 800b7ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800b7d0:	81c2      	strh	r2, [r0, #14]
 800b7d2:	6183      	str	r3, [r0, #24]
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	2208      	movs	r2, #8
 800b7d8:	305c      	adds	r0, #92	@ 0x5c
 800b7da:	f000 f90e 	bl	800b9fa <memset>
 800b7de:	4b0d      	ldr	r3, [pc, #52]	@ (800b814 <std+0x58>)
 800b7e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b818 <std+0x5c>)
 800b7e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b7e6:	4b0d      	ldr	r3, [pc, #52]	@ (800b81c <std+0x60>)
 800b7e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800b820 <std+0x64>)
 800b7ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800b7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800b824 <std+0x68>)
 800b7f0:	6224      	str	r4, [r4, #32]
 800b7f2:	429c      	cmp	r4, r3
 800b7f4:	d006      	beq.n	800b804 <std+0x48>
 800b7f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b7fa:	4294      	cmp	r4, r2
 800b7fc:	d002      	beq.n	800b804 <std+0x48>
 800b7fe:	33d0      	adds	r3, #208	@ 0xd0
 800b800:	429c      	cmp	r4, r3
 800b802:	d105      	bne.n	800b810 <std+0x54>
 800b804:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b80c:	f000 b96e 	b.w	800baec <__retarget_lock_init_recursive>
 800b810:	bd10      	pop	{r4, pc}
 800b812:	bf00      	nop
 800b814:	0800b975 	.word	0x0800b975
 800b818:	0800b997 	.word	0x0800b997
 800b81c:	0800b9cf 	.word	0x0800b9cf
 800b820:	0800b9f3 	.word	0x0800b9f3
 800b824:	24001f90 	.word	0x24001f90

0800b828 <stdio_exit_handler>:
 800b828:	4a02      	ldr	r2, [pc, #8]	@ (800b834 <stdio_exit_handler+0xc>)
 800b82a:	4903      	ldr	r1, [pc, #12]	@ (800b838 <stdio_exit_handler+0x10>)
 800b82c:	4803      	ldr	r0, [pc, #12]	@ (800b83c <stdio_exit_handler+0x14>)
 800b82e:	f000 b869 	b.w	800b904 <_fwalk_sglue>
 800b832:	bf00      	nop
 800b834:	24000104 	.word	0x24000104
 800b838:	0800c38d 	.word	0x0800c38d
 800b83c:	24000114 	.word	0x24000114

0800b840 <cleanup_stdio>:
 800b840:	6841      	ldr	r1, [r0, #4]
 800b842:	4b0c      	ldr	r3, [pc, #48]	@ (800b874 <cleanup_stdio+0x34>)
 800b844:	4299      	cmp	r1, r3
 800b846:	b510      	push	{r4, lr}
 800b848:	4604      	mov	r4, r0
 800b84a:	d001      	beq.n	800b850 <cleanup_stdio+0x10>
 800b84c:	f000 fd9e 	bl	800c38c <_fflush_r>
 800b850:	68a1      	ldr	r1, [r4, #8]
 800b852:	4b09      	ldr	r3, [pc, #36]	@ (800b878 <cleanup_stdio+0x38>)
 800b854:	4299      	cmp	r1, r3
 800b856:	d002      	beq.n	800b85e <cleanup_stdio+0x1e>
 800b858:	4620      	mov	r0, r4
 800b85a:	f000 fd97 	bl	800c38c <_fflush_r>
 800b85e:	68e1      	ldr	r1, [r4, #12]
 800b860:	4b06      	ldr	r3, [pc, #24]	@ (800b87c <cleanup_stdio+0x3c>)
 800b862:	4299      	cmp	r1, r3
 800b864:	d004      	beq.n	800b870 <cleanup_stdio+0x30>
 800b866:	4620      	mov	r0, r4
 800b868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b86c:	f000 bd8e 	b.w	800c38c <_fflush_r>
 800b870:	bd10      	pop	{r4, pc}
 800b872:	bf00      	nop
 800b874:	24001f90 	.word	0x24001f90
 800b878:	24001ff8 	.word	0x24001ff8
 800b87c:	24002060 	.word	0x24002060

0800b880 <global_stdio_init.part.0>:
 800b880:	b510      	push	{r4, lr}
 800b882:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b0 <global_stdio_init.part.0+0x30>)
 800b884:	4c0b      	ldr	r4, [pc, #44]	@ (800b8b4 <global_stdio_init.part.0+0x34>)
 800b886:	4a0c      	ldr	r2, [pc, #48]	@ (800b8b8 <global_stdio_init.part.0+0x38>)
 800b888:	601a      	str	r2, [r3, #0]
 800b88a:	4620      	mov	r0, r4
 800b88c:	2200      	movs	r2, #0
 800b88e:	2104      	movs	r1, #4
 800b890:	f7ff ff94 	bl	800b7bc <std>
 800b894:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b898:	2201      	movs	r2, #1
 800b89a:	2109      	movs	r1, #9
 800b89c:	f7ff ff8e 	bl	800b7bc <std>
 800b8a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b8a4:	2202      	movs	r2, #2
 800b8a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8aa:	2112      	movs	r1, #18
 800b8ac:	f7ff bf86 	b.w	800b7bc <std>
 800b8b0:	240020c8 	.word	0x240020c8
 800b8b4:	24001f90 	.word	0x24001f90
 800b8b8:	0800b829 	.word	0x0800b829

0800b8bc <__sfp_lock_acquire>:
 800b8bc:	4801      	ldr	r0, [pc, #4]	@ (800b8c4 <__sfp_lock_acquire+0x8>)
 800b8be:	f000 b916 	b.w	800baee <__retarget_lock_acquire_recursive>
 800b8c2:	bf00      	nop
 800b8c4:	240020d1 	.word	0x240020d1

0800b8c8 <__sfp_lock_release>:
 800b8c8:	4801      	ldr	r0, [pc, #4]	@ (800b8d0 <__sfp_lock_release+0x8>)
 800b8ca:	f000 b911 	b.w	800baf0 <__retarget_lock_release_recursive>
 800b8ce:	bf00      	nop
 800b8d0:	240020d1 	.word	0x240020d1

0800b8d4 <__sinit>:
 800b8d4:	b510      	push	{r4, lr}
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	f7ff fff0 	bl	800b8bc <__sfp_lock_acquire>
 800b8dc:	6a23      	ldr	r3, [r4, #32]
 800b8de:	b11b      	cbz	r3, 800b8e8 <__sinit+0x14>
 800b8e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8e4:	f7ff bff0 	b.w	800b8c8 <__sfp_lock_release>
 800b8e8:	4b04      	ldr	r3, [pc, #16]	@ (800b8fc <__sinit+0x28>)
 800b8ea:	6223      	str	r3, [r4, #32]
 800b8ec:	4b04      	ldr	r3, [pc, #16]	@ (800b900 <__sinit+0x2c>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d1f5      	bne.n	800b8e0 <__sinit+0xc>
 800b8f4:	f7ff ffc4 	bl	800b880 <global_stdio_init.part.0>
 800b8f8:	e7f2      	b.n	800b8e0 <__sinit+0xc>
 800b8fa:	bf00      	nop
 800b8fc:	0800b841 	.word	0x0800b841
 800b900:	240020c8 	.word	0x240020c8

0800b904 <_fwalk_sglue>:
 800b904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b908:	4607      	mov	r7, r0
 800b90a:	4688      	mov	r8, r1
 800b90c:	4614      	mov	r4, r2
 800b90e:	2600      	movs	r6, #0
 800b910:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b914:	f1b9 0901 	subs.w	r9, r9, #1
 800b918:	d505      	bpl.n	800b926 <_fwalk_sglue+0x22>
 800b91a:	6824      	ldr	r4, [r4, #0]
 800b91c:	2c00      	cmp	r4, #0
 800b91e:	d1f7      	bne.n	800b910 <_fwalk_sglue+0xc>
 800b920:	4630      	mov	r0, r6
 800b922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b926:	89ab      	ldrh	r3, [r5, #12]
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d907      	bls.n	800b93c <_fwalk_sglue+0x38>
 800b92c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b930:	3301      	adds	r3, #1
 800b932:	d003      	beq.n	800b93c <_fwalk_sglue+0x38>
 800b934:	4629      	mov	r1, r5
 800b936:	4638      	mov	r0, r7
 800b938:	47c0      	blx	r8
 800b93a:	4306      	orrs	r6, r0
 800b93c:	3568      	adds	r5, #104	@ 0x68
 800b93e:	e7e9      	b.n	800b914 <_fwalk_sglue+0x10>

0800b940 <iprintf>:
 800b940:	b40f      	push	{r0, r1, r2, r3}
 800b942:	b507      	push	{r0, r1, r2, lr}
 800b944:	4906      	ldr	r1, [pc, #24]	@ (800b960 <iprintf+0x20>)
 800b946:	ab04      	add	r3, sp, #16
 800b948:	6808      	ldr	r0, [r1, #0]
 800b94a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b94e:	6881      	ldr	r1, [r0, #8]
 800b950:	9301      	str	r3, [sp, #4]
 800b952:	f000 f9f1 	bl	800bd38 <_vfiprintf_r>
 800b956:	b003      	add	sp, #12
 800b958:	f85d eb04 	ldr.w	lr, [sp], #4
 800b95c:	b004      	add	sp, #16
 800b95e:	4770      	bx	lr
 800b960:	24000110 	.word	0x24000110

0800b964 <putchar>:
 800b964:	4b02      	ldr	r3, [pc, #8]	@ (800b970 <putchar+0xc>)
 800b966:	4601      	mov	r1, r0
 800b968:	6818      	ldr	r0, [r3, #0]
 800b96a:	6882      	ldr	r2, [r0, #8]
 800b96c:	f000 bd36 	b.w	800c3dc <_putc_r>
 800b970:	24000110 	.word	0x24000110

0800b974 <__sread>:
 800b974:	b510      	push	{r4, lr}
 800b976:	460c      	mov	r4, r1
 800b978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b97c:	f000 f868 	bl	800ba50 <_read_r>
 800b980:	2800      	cmp	r0, #0
 800b982:	bfab      	itete	ge
 800b984:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b986:	89a3      	ldrhlt	r3, [r4, #12]
 800b988:	181b      	addge	r3, r3, r0
 800b98a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b98e:	bfac      	ite	ge
 800b990:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b992:	81a3      	strhlt	r3, [r4, #12]
 800b994:	bd10      	pop	{r4, pc}

0800b996 <__swrite>:
 800b996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b99a:	461f      	mov	r7, r3
 800b99c:	898b      	ldrh	r3, [r1, #12]
 800b99e:	05db      	lsls	r3, r3, #23
 800b9a0:	4605      	mov	r5, r0
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	4616      	mov	r6, r2
 800b9a6:	d505      	bpl.n	800b9b4 <__swrite+0x1e>
 800b9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9ac:	2302      	movs	r3, #2
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	f000 f83c 	bl	800ba2c <_lseek_r>
 800b9b4:	89a3      	ldrh	r3, [r4, #12]
 800b9b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b9be:	81a3      	strh	r3, [r4, #12]
 800b9c0:	4632      	mov	r2, r6
 800b9c2:	463b      	mov	r3, r7
 800b9c4:	4628      	mov	r0, r5
 800b9c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ca:	f000 b853 	b.w	800ba74 <_write_r>

0800b9ce <__sseek>:
 800b9ce:	b510      	push	{r4, lr}
 800b9d0:	460c      	mov	r4, r1
 800b9d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9d6:	f000 f829 	bl	800ba2c <_lseek_r>
 800b9da:	1c43      	adds	r3, r0, #1
 800b9dc:	89a3      	ldrh	r3, [r4, #12]
 800b9de:	bf15      	itete	ne
 800b9e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b9e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b9e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b9ea:	81a3      	strheq	r3, [r4, #12]
 800b9ec:	bf18      	it	ne
 800b9ee:	81a3      	strhne	r3, [r4, #12]
 800b9f0:	bd10      	pop	{r4, pc}

0800b9f2 <__sclose>:
 800b9f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9f6:	f000 b809 	b.w	800ba0c <_close_r>

0800b9fa <memset>:
 800b9fa:	4402      	add	r2, r0
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d100      	bne.n	800ba04 <memset+0xa>
 800ba02:	4770      	bx	lr
 800ba04:	f803 1b01 	strb.w	r1, [r3], #1
 800ba08:	e7f9      	b.n	800b9fe <memset+0x4>
	...

0800ba0c <_close_r>:
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	4d06      	ldr	r5, [pc, #24]	@ (800ba28 <_close_r+0x1c>)
 800ba10:	2300      	movs	r3, #0
 800ba12:	4604      	mov	r4, r0
 800ba14:	4608      	mov	r0, r1
 800ba16:	602b      	str	r3, [r5, #0]
 800ba18:	f7f5 fd45 	bl	80014a6 <_close>
 800ba1c:	1c43      	adds	r3, r0, #1
 800ba1e:	d102      	bne.n	800ba26 <_close_r+0x1a>
 800ba20:	682b      	ldr	r3, [r5, #0]
 800ba22:	b103      	cbz	r3, 800ba26 <_close_r+0x1a>
 800ba24:	6023      	str	r3, [r4, #0]
 800ba26:	bd38      	pop	{r3, r4, r5, pc}
 800ba28:	240020cc 	.word	0x240020cc

0800ba2c <_lseek_r>:
 800ba2c:	b538      	push	{r3, r4, r5, lr}
 800ba2e:	4d07      	ldr	r5, [pc, #28]	@ (800ba4c <_lseek_r+0x20>)
 800ba30:	4604      	mov	r4, r0
 800ba32:	4608      	mov	r0, r1
 800ba34:	4611      	mov	r1, r2
 800ba36:	2200      	movs	r2, #0
 800ba38:	602a      	str	r2, [r5, #0]
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	f7f5 fd5a 	bl	80014f4 <_lseek>
 800ba40:	1c43      	adds	r3, r0, #1
 800ba42:	d102      	bne.n	800ba4a <_lseek_r+0x1e>
 800ba44:	682b      	ldr	r3, [r5, #0]
 800ba46:	b103      	cbz	r3, 800ba4a <_lseek_r+0x1e>
 800ba48:	6023      	str	r3, [r4, #0]
 800ba4a:	bd38      	pop	{r3, r4, r5, pc}
 800ba4c:	240020cc 	.word	0x240020cc

0800ba50 <_read_r>:
 800ba50:	b538      	push	{r3, r4, r5, lr}
 800ba52:	4d07      	ldr	r5, [pc, #28]	@ (800ba70 <_read_r+0x20>)
 800ba54:	4604      	mov	r4, r0
 800ba56:	4608      	mov	r0, r1
 800ba58:	4611      	mov	r1, r2
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	602a      	str	r2, [r5, #0]
 800ba5e:	461a      	mov	r2, r3
 800ba60:	f7f5 fce8 	bl	8001434 <_read>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	d102      	bne.n	800ba6e <_read_r+0x1e>
 800ba68:	682b      	ldr	r3, [r5, #0]
 800ba6a:	b103      	cbz	r3, 800ba6e <_read_r+0x1e>
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	bd38      	pop	{r3, r4, r5, pc}
 800ba70:	240020cc 	.word	0x240020cc

0800ba74 <_write_r>:
 800ba74:	b538      	push	{r3, r4, r5, lr}
 800ba76:	4d07      	ldr	r5, [pc, #28]	@ (800ba94 <_write_r+0x20>)
 800ba78:	4604      	mov	r4, r0
 800ba7a:	4608      	mov	r0, r1
 800ba7c:	4611      	mov	r1, r2
 800ba7e:	2200      	movs	r2, #0
 800ba80:	602a      	str	r2, [r5, #0]
 800ba82:	461a      	mov	r2, r3
 800ba84:	f7f5 fcf3 	bl	800146e <_write>
 800ba88:	1c43      	adds	r3, r0, #1
 800ba8a:	d102      	bne.n	800ba92 <_write_r+0x1e>
 800ba8c:	682b      	ldr	r3, [r5, #0]
 800ba8e:	b103      	cbz	r3, 800ba92 <_write_r+0x1e>
 800ba90:	6023      	str	r3, [r4, #0]
 800ba92:	bd38      	pop	{r3, r4, r5, pc}
 800ba94:	240020cc 	.word	0x240020cc

0800ba98 <__errno>:
 800ba98:	4b01      	ldr	r3, [pc, #4]	@ (800baa0 <__errno+0x8>)
 800ba9a:	6818      	ldr	r0, [r3, #0]
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	24000110 	.word	0x24000110

0800baa4 <__libc_init_array>:
 800baa4:	b570      	push	{r4, r5, r6, lr}
 800baa6:	4d0d      	ldr	r5, [pc, #52]	@ (800badc <__libc_init_array+0x38>)
 800baa8:	4c0d      	ldr	r4, [pc, #52]	@ (800bae0 <__libc_init_array+0x3c>)
 800baaa:	1b64      	subs	r4, r4, r5
 800baac:	10a4      	asrs	r4, r4, #2
 800baae:	2600      	movs	r6, #0
 800bab0:	42a6      	cmp	r6, r4
 800bab2:	d109      	bne.n	800bac8 <__libc_init_array+0x24>
 800bab4:	4d0b      	ldr	r5, [pc, #44]	@ (800bae4 <__libc_init_array+0x40>)
 800bab6:	4c0c      	ldr	r4, [pc, #48]	@ (800bae8 <__libc_init_array+0x44>)
 800bab8:	f000 fdec 	bl	800c694 <_init>
 800babc:	1b64      	subs	r4, r4, r5
 800babe:	10a4      	asrs	r4, r4, #2
 800bac0:	2600      	movs	r6, #0
 800bac2:	42a6      	cmp	r6, r4
 800bac4:	d105      	bne.n	800bad2 <__libc_init_array+0x2e>
 800bac6:	bd70      	pop	{r4, r5, r6, pc}
 800bac8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bacc:	4798      	blx	r3
 800bace:	3601      	adds	r6, #1
 800bad0:	e7ee      	b.n	800bab0 <__libc_init_array+0xc>
 800bad2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bad6:	4798      	blx	r3
 800bad8:	3601      	adds	r6, #1
 800bada:	e7f2      	b.n	800bac2 <__libc_init_array+0x1e>
 800badc:	0800c7ac 	.word	0x0800c7ac
 800bae0:	0800c7ac 	.word	0x0800c7ac
 800bae4:	0800c7ac 	.word	0x0800c7ac
 800bae8:	0800c7b0 	.word	0x0800c7b0

0800baec <__retarget_lock_init_recursive>:
 800baec:	4770      	bx	lr

0800baee <__retarget_lock_acquire_recursive>:
 800baee:	4770      	bx	lr

0800baf0 <__retarget_lock_release_recursive>:
 800baf0:	4770      	bx	lr
	...

0800baf4 <_free_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	4605      	mov	r5, r0
 800baf8:	2900      	cmp	r1, #0
 800bafa:	d041      	beq.n	800bb80 <_free_r+0x8c>
 800bafc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb00:	1f0c      	subs	r4, r1, #4
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	bfb8      	it	lt
 800bb06:	18e4      	addlt	r4, r4, r3
 800bb08:	f000 f8e0 	bl	800bccc <__malloc_lock>
 800bb0c:	4a1d      	ldr	r2, [pc, #116]	@ (800bb84 <_free_r+0x90>)
 800bb0e:	6813      	ldr	r3, [r2, #0]
 800bb10:	b933      	cbnz	r3, 800bb20 <_free_r+0x2c>
 800bb12:	6063      	str	r3, [r4, #4]
 800bb14:	6014      	str	r4, [r2, #0]
 800bb16:	4628      	mov	r0, r5
 800bb18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb1c:	f000 b8dc 	b.w	800bcd8 <__malloc_unlock>
 800bb20:	42a3      	cmp	r3, r4
 800bb22:	d908      	bls.n	800bb36 <_free_r+0x42>
 800bb24:	6820      	ldr	r0, [r4, #0]
 800bb26:	1821      	adds	r1, r4, r0
 800bb28:	428b      	cmp	r3, r1
 800bb2a:	bf01      	itttt	eq
 800bb2c:	6819      	ldreq	r1, [r3, #0]
 800bb2e:	685b      	ldreq	r3, [r3, #4]
 800bb30:	1809      	addeq	r1, r1, r0
 800bb32:	6021      	streq	r1, [r4, #0]
 800bb34:	e7ed      	b.n	800bb12 <_free_r+0x1e>
 800bb36:	461a      	mov	r2, r3
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	b10b      	cbz	r3, 800bb40 <_free_r+0x4c>
 800bb3c:	42a3      	cmp	r3, r4
 800bb3e:	d9fa      	bls.n	800bb36 <_free_r+0x42>
 800bb40:	6811      	ldr	r1, [r2, #0]
 800bb42:	1850      	adds	r0, r2, r1
 800bb44:	42a0      	cmp	r0, r4
 800bb46:	d10b      	bne.n	800bb60 <_free_r+0x6c>
 800bb48:	6820      	ldr	r0, [r4, #0]
 800bb4a:	4401      	add	r1, r0
 800bb4c:	1850      	adds	r0, r2, r1
 800bb4e:	4283      	cmp	r3, r0
 800bb50:	6011      	str	r1, [r2, #0]
 800bb52:	d1e0      	bne.n	800bb16 <_free_r+0x22>
 800bb54:	6818      	ldr	r0, [r3, #0]
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	6053      	str	r3, [r2, #4]
 800bb5a:	4408      	add	r0, r1
 800bb5c:	6010      	str	r0, [r2, #0]
 800bb5e:	e7da      	b.n	800bb16 <_free_r+0x22>
 800bb60:	d902      	bls.n	800bb68 <_free_r+0x74>
 800bb62:	230c      	movs	r3, #12
 800bb64:	602b      	str	r3, [r5, #0]
 800bb66:	e7d6      	b.n	800bb16 <_free_r+0x22>
 800bb68:	6820      	ldr	r0, [r4, #0]
 800bb6a:	1821      	adds	r1, r4, r0
 800bb6c:	428b      	cmp	r3, r1
 800bb6e:	bf04      	itt	eq
 800bb70:	6819      	ldreq	r1, [r3, #0]
 800bb72:	685b      	ldreq	r3, [r3, #4]
 800bb74:	6063      	str	r3, [r4, #4]
 800bb76:	bf04      	itt	eq
 800bb78:	1809      	addeq	r1, r1, r0
 800bb7a:	6021      	streq	r1, [r4, #0]
 800bb7c:	6054      	str	r4, [r2, #4]
 800bb7e:	e7ca      	b.n	800bb16 <_free_r+0x22>
 800bb80:	bd38      	pop	{r3, r4, r5, pc}
 800bb82:	bf00      	nop
 800bb84:	240020d8 	.word	0x240020d8

0800bb88 <sbrk_aligned>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	4e0f      	ldr	r6, [pc, #60]	@ (800bbc8 <sbrk_aligned+0x40>)
 800bb8c:	460c      	mov	r4, r1
 800bb8e:	6831      	ldr	r1, [r6, #0]
 800bb90:	4605      	mov	r5, r0
 800bb92:	b911      	cbnz	r1, 800bb9a <sbrk_aligned+0x12>
 800bb94:	f000 fcea 	bl	800c56c <_sbrk_r>
 800bb98:	6030      	str	r0, [r6, #0]
 800bb9a:	4621      	mov	r1, r4
 800bb9c:	4628      	mov	r0, r5
 800bb9e:	f000 fce5 	bl	800c56c <_sbrk_r>
 800bba2:	1c43      	adds	r3, r0, #1
 800bba4:	d103      	bne.n	800bbae <sbrk_aligned+0x26>
 800bba6:	f04f 34ff 	mov.w	r4, #4294967295
 800bbaa:	4620      	mov	r0, r4
 800bbac:	bd70      	pop	{r4, r5, r6, pc}
 800bbae:	1cc4      	adds	r4, r0, #3
 800bbb0:	f024 0403 	bic.w	r4, r4, #3
 800bbb4:	42a0      	cmp	r0, r4
 800bbb6:	d0f8      	beq.n	800bbaa <sbrk_aligned+0x22>
 800bbb8:	1a21      	subs	r1, r4, r0
 800bbba:	4628      	mov	r0, r5
 800bbbc:	f000 fcd6 	bl	800c56c <_sbrk_r>
 800bbc0:	3001      	adds	r0, #1
 800bbc2:	d1f2      	bne.n	800bbaa <sbrk_aligned+0x22>
 800bbc4:	e7ef      	b.n	800bba6 <sbrk_aligned+0x1e>
 800bbc6:	bf00      	nop
 800bbc8:	240020d4 	.word	0x240020d4

0800bbcc <_malloc_r>:
 800bbcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbd0:	1ccd      	adds	r5, r1, #3
 800bbd2:	f025 0503 	bic.w	r5, r5, #3
 800bbd6:	3508      	adds	r5, #8
 800bbd8:	2d0c      	cmp	r5, #12
 800bbda:	bf38      	it	cc
 800bbdc:	250c      	movcc	r5, #12
 800bbde:	2d00      	cmp	r5, #0
 800bbe0:	4606      	mov	r6, r0
 800bbe2:	db01      	blt.n	800bbe8 <_malloc_r+0x1c>
 800bbe4:	42a9      	cmp	r1, r5
 800bbe6:	d904      	bls.n	800bbf2 <_malloc_r+0x26>
 800bbe8:	230c      	movs	r3, #12
 800bbea:	6033      	str	r3, [r6, #0]
 800bbec:	2000      	movs	r0, #0
 800bbee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bcc8 <_malloc_r+0xfc>
 800bbf6:	f000 f869 	bl	800bccc <__malloc_lock>
 800bbfa:	f8d8 3000 	ldr.w	r3, [r8]
 800bbfe:	461c      	mov	r4, r3
 800bc00:	bb44      	cbnz	r4, 800bc54 <_malloc_r+0x88>
 800bc02:	4629      	mov	r1, r5
 800bc04:	4630      	mov	r0, r6
 800bc06:	f7ff ffbf 	bl	800bb88 <sbrk_aligned>
 800bc0a:	1c43      	adds	r3, r0, #1
 800bc0c:	4604      	mov	r4, r0
 800bc0e:	d158      	bne.n	800bcc2 <_malloc_r+0xf6>
 800bc10:	f8d8 4000 	ldr.w	r4, [r8]
 800bc14:	4627      	mov	r7, r4
 800bc16:	2f00      	cmp	r7, #0
 800bc18:	d143      	bne.n	800bca2 <_malloc_r+0xd6>
 800bc1a:	2c00      	cmp	r4, #0
 800bc1c:	d04b      	beq.n	800bcb6 <_malloc_r+0xea>
 800bc1e:	6823      	ldr	r3, [r4, #0]
 800bc20:	4639      	mov	r1, r7
 800bc22:	4630      	mov	r0, r6
 800bc24:	eb04 0903 	add.w	r9, r4, r3
 800bc28:	f000 fca0 	bl	800c56c <_sbrk_r>
 800bc2c:	4581      	cmp	r9, r0
 800bc2e:	d142      	bne.n	800bcb6 <_malloc_r+0xea>
 800bc30:	6821      	ldr	r1, [r4, #0]
 800bc32:	1a6d      	subs	r5, r5, r1
 800bc34:	4629      	mov	r1, r5
 800bc36:	4630      	mov	r0, r6
 800bc38:	f7ff ffa6 	bl	800bb88 <sbrk_aligned>
 800bc3c:	3001      	adds	r0, #1
 800bc3e:	d03a      	beq.n	800bcb6 <_malloc_r+0xea>
 800bc40:	6823      	ldr	r3, [r4, #0]
 800bc42:	442b      	add	r3, r5
 800bc44:	6023      	str	r3, [r4, #0]
 800bc46:	f8d8 3000 	ldr.w	r3, [r8]
 800bc4a:	685a      	ldr	r2, [r3, #4]
 800bc4c:	bb62      	cbnz	r2, 800bca8 <_malloc_r+0xdc>
 800bc4e:	f8c8 7000 	str.w	r7, [r8]
 800bc52:	e00f      	b.n	800bc74 <_malloc_r+0xa8>
 800bc54:	6822      	ldr	r2, [r4, #0]
 800bc56:	1b52      	subs	r2, r2, r5
 800bc58:	d420      	bmi.n	800bc9c <_malloc_r+0xd0>
 800bc5a:	2a0b      	cmp	r2, #11
 800bc5c:	d917      	bls.n	800bc8e <_malloc_r+0xc2>
 800bc5e:	1961      	adds	r1, r4, r5
 800bc60:	42a3      	cmp	r3, r4
 800bc62:	6025      	str	r5, [r4, #0]
 800bc64:	bf18      	it	ne
 800bc66:	6059      	strne	r1, [r3, #4]
 800bc68:	6863      	ldr	r3, [r4, #4]
 800bc6a:	bf08      	it	eq
 800bc6c:	f8c8 1000 	streq.w	r1, [r8]
 800bc70:	5162      	str	r2, [r4, r5]
 800bc72:	604b      	str	r3, [r1, #4]
 800bc74:	4630      	mov	r0, r6
 800bc76:	f000 f82f 	bl	800bcd8 <__malloc_unlock>
 800bc7a:	f104 000b 	add.w	r0, r4, #11
 800bc7e:	1d23      	adds	r3, r4, #4
 800bc80:	f020 0007 	bic.w	r0, r0, #7
 800bc84:	1ac2      	subs	r2, r0, r3
 800bc86:	bf1c      	itt	ne
 800bc88:	1a1b      	subne	r3, r3, r0
 800bc8a:	50a3      	strne	r3, [r4, r2]
 800bc8c:	e7af      	b.n	800bbee <_malloc_r+0x22>
 800bc8e:	6862      	ldr	r2, [r4, #4]
 800bc90:	42a3      	cmp	r3, r4
 800bc92:	bf0c      	ite	eq
 800bc94:	f8c8 2000 	streq.w	r2, [r8]
 800bc98:	605a      	strne	r2, [r3, #4]
 800bc9a:	e7eb      	b.n	800bc74 <_malloc_r+0xa8>
 800bc9c:	4623      	mov	r3, r4
 800bc9e:	6864      	ldr	r4, [r4, #4]
 800bca0:	e7ae      	b.n	800bc00 <_malloc_r+0x34>
 800bca2:	463c      	mov	r4, r7
 800bca4:	687f      	ldr	r7, [r7, #4]
 800bca6:	e7b6      	b.n	800bc16 <_malloc_r+0x4a>
 800bca8:	461a      	mov	r2, r3
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	42a3      	cmp	r3, r4
 800bcae:	d1fb      	bne.n	800bca8 <_malloc_r+0xdc>
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	6053      	str	r3, [r2, #4]
 800bcb4:	e7de      	b.n	800bc74 <_malloc_r+0xa8>
 800bcb6:	230c      	movs	r3, #12
 800bcb8:	6033      	str	r3, [r6, #0]
 800bcba:	4630      	mov	r0, r6
 800bcbc:	f000 f80c 	bl	800bcd8 <__malloc_unlock>
 800bcc0:	e794      	b.n	800bbec <_malloc_r+0x20>
 800bcc2:	6005      	str	r5, [r0, #0]
 800bcc4:	e7d6      	b.n	800bc74 <_malloc_r+0xa8>
 800bcc6:	bf00      	nop
 800bcc8:	240020d8 	.word	0x240020d8

0800bccc <__malloc_lock>:
 800bccc:	4801      	ldr	r0, [pc, #4]	@ (800bcd4 <__malloc_lock+0x8>)
 800bcce:	f7ff bf0e 	b.w	800baee <__retarget_lock_acquire_recursive>
 800bcd2:	bf00      	nop
 800bcd4:	240020d0 	.word	0x240020d0

0800bcd8 <__malloc_unlock>:
 800bcd8:	4801      	ldr	r0, [pc, #4]	@ (800bce0 <__malloc_unlock+0x8>)
 800bcda:	f7ff bf09 	b.w	800baf0 <__retarget_lock_release_recursive>
 800bcde:	bf00      	nop
 800bce0:	240020d0 	.word	0x240020d0

0800bce4 <__sfputc_r>:
 800bce4:	6893      	ldr	r3, [r2, #8]
 800bce6:	3b01      	subs	r3, #1
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	b410      	push	{r4}
 800bcec:	6093      	str	r3, [r2, #8]
 800bcee:	da08      	bge.n	800bd02 <__sfputc_r+0x1e>
 800bcf0:	6994      	ldr	r4, [r2, #24]
 800bcf2:	42a3      	cmp	r3, r4
 800bcf4:	db01      	blt.n	800bcfa <__sfputc_r+0x16>
 800bcf6:	290a      	cmp	r1, #10
 800bcf8:	d103      	bne.n	800bd02 <__sfputc_r+0x1e>
 800bcfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcfe:	f000 bba1 	b.w	800c444 <__swbuf_r>
 800bd02:	6813      	ldr	r3, [r2, #0]
 800bd04:	1c58      	adds	r0, r3, #1
 800bd06:	6010      	str	r0, [r2, #0]
 800bd08:	7019      	strb	r1, [r3, #0]
 800bd0a:	4608      	mov	r0, r1
 800bd0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd10:	4770      	bx	lr

0800bd12 <__sfputs_r>:
 800bd12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd14:	4606      	mov	r6, r0
 800bd16:	460f      	mov	r7, r1
 800bd18:	4614      	mov	r4, r2
 800bd1a:	18d5      	adds	r5, r2, r3
 800bd1c:	42ac      	cmp	r4, r5
 800bd1e:	d101      	bne.n	800bd24 <__sfputs_r+0x12>
 800bd20:	2000      	movs	r0, #0
 800bd22:	e007      	b.n	800bd34 <__sfputs_r+0x22>
 800bd24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd28:	463a      	mov	r2, r7
 800bd2a:	4630      	mov	r0, r6
 800bd2c:	f7ff ffda 	bl	800bce4 <__sfputc_r>
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	d1f3      	bne.n	800bd1c <__sfputs_r+0xa>
 800bd34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd38 <_vfiprintf_r>:
 800bd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd3c:	460d      	mov	r5, r1
 800bd3e:	b09d      	sub	sp, #116	@ 0x74
 800bd40:	4614      	mov	r4, r2
 800bd42:	4698      	mov	r8, r3
 800bd44:	4606      	mov	r6, r0
 800bd46:	b118      	cbz	r0, 800bd50 <_vfiprintf_r+0x18>
 800bd48:	6a03      	ldr	r3, [r0, #32]
 800bd4a:	b90b      	cbnz	r3, 800bd50 <_vfiprintf_r+0x18>
 800bd4c:	f7ff fdc2 	bl	800b8d4 <__sinit>
 800bd50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd52:	07d9      	lsls	r1, r3, #31
 800bd54:	d405      	bmi.n	800bd62 <_vfiprintf_r+0x2a>
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	059a      	lsls	r2, r3, #22
 800bd5a:	d402      	bmi.n	800bd62 <_vfiprintf_r+0x2a>
 800bd5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd5e:	f7ff fec6 	bl	800baee <__retarget_lock_acquire_recursive>
 800bd62:	89ab      	ldrh	r3, [r5, #12]
 800bd64:	071b      	lsls	r3, r3, #28
 800bd66:	d501      	bpl.n	800bd6c <_vfiprintf_r+0x34>
 800bd68:	692b      	ldr	r3, [r5, #16]
 800bd6a:	b99b      	cbnz	r3, 800bd94 <_vfiprintf_r+0x5c>
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f000 fba6 	bl	800c4c0 <__swsetup_r>
 800bd74:	b170      	cbz	r0, 800bd94 <_vfiprintf_r+0x5c>
 800bd76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd78:	07dc      	lsls	r4, r3, #31
 800bd7a:	d504      	bpl.n	800bd86 <_vfiprintf_r+0x4e>
 800bd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd80:	b01d      	add	sp, #116	@ 0x74
 800bd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd86:	89ab      	ldrh	r3, [r5, #12]
 800bd88:	0598      	lsls	r0, r3, #22
 800bd8a:	d4f7      	bmi.n	800bd7c <_vfiprintf_r+0x44>
 800bd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd8e:	f7ff feaf 	bl	800baf0 <__retarget_lock_release_recursive>
 800bd92:	e7f3      	b.n	800bd7c <_vfiprintf_r+0x44>
 800bd94:	2300      	movs	r3, #0
 800bd96:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd98:	2320      	movs	r3, #32
 800bd9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bda2:	2330      	movs	r3, #48	@ 0x30
 800bda4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf54 <_vfiprintf_r+0x21c>
 800bda8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdac:	f04f 0901 	mov.w	r9, #1
 800bdb0:	4623      	mov	r3, r4
 800bdb2:	469a      	mov	sl, r3
 800bdb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdb8:	b10a      	cbz	r2, 800bdbe <_vfiprintf_r+0x86>
 800bdba:	2a25      	cmp	r2, #37	@ 0x25
 800bdbc:	d1f9      	bne.n	800bdb2 <_vfiprintf_r+0x7a>
 800bdbe:	ebba 0b04 	subs.w	fp, sl, r4
 800bdc2:	d00b      	beq.n	800bddc <_vfiprintf_r+0xa4>
 800bdc4:	465b      	mov	r3, fp
 800bdc6:	4622      	mov	r2, r4
 800bdc8:	4629      	mov	r1, r5
 800bdca:	4630      	mov	r0, r6
 800bdcc:	f7ff ffa1 	bl	800bd12 <__sfputs_r>
 800bdd0:	3001      	adds	r0, #1
 800bdd2:	f000 80a7 	beq.w	800bf24 <_vfiprintf_r+0x1ec>
 800bdd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdd8:	445a      	add	r2, fp
 800bdda:	9209      	str	r2, [sp, #36]	@ 0x24
 800bddc:	f89a 3000 	ldrb.w	r3, [sl]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f000 809f 	beq.w	800bf24 <_vfiprintf_r+0x1ec>
 800bde6:	2300      	movs	r3, #0
 800bde8:	f04f 32ff 	mov.w	r2, #4294967295
 800bdec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdf0:	f10a 0a01 	add.w	sl, sl, #1
 800bdf4:	9304      	str	r3, [sp, #16]
 800bdf6:	9307      	str	r3, [sp, #28]
 800bdf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bdfc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdfe:	4654      	mov	r4, sl
 800be00:	2205      	movs	r2, #5
 800be02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be06:	4853      	ldr	r0, [pc, #332]	@ (800bf54 <_vfiprintf_r+0x21c>)
 800be08:	f7f4 fa72 	bl	80002f0 <memchr>
 800be0c:	9a04      	ldr	r2, [sp, #16]
 800be0e:	b9d8      	cbnz	r0, 800be48 <_vfiprintf_r+0x110>
 800be10:	06d1      	lsls	r1, r2, #27
 800be12:	bf44      	itt	mi
 800be14:	2320      	movmi	r3, #32
 800be16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be1a:	0713      	lsls	r3, r2, #28
 800be1c:	bf44      	itt	mi
 800be1e:	232b      	movmi	r3, #43	@ 0x2b
 800be20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be24:	f89a 3000 	ldrb.w	r3, [sl]
 800be28:	2b2a      	cmp	r3, #42	@ 0x2a
 800be2a:	d015      	beq.n	800be58 <_vfiprintf_r+0x120>
 800be2c:	9a07      	ldr	r2, [sp, #28]
 800be2e:	4654      	mov	r4, sl
 800be30:	2000      	movs	r0, #0
 800be32:	f04f 0c0a 	mov.w	ip, #10
 800be36:	4621      	mov	r1, r4
 800be38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be3c:	3b30      	subs	r3, #48	@ 0x30
 800be3e:	2b09      	cmp	r3, #9
 800be40:	d94b      	bls.n	800beda <_vfiprintf_r+0x1a2>
 800be42:	b1b0      	cbz	r0, 800be72 <_vfiprintf_r+0x13a>
 800be44:	9207      	str	r2, [sp, #28]
 800be46:	e014      	b.n	800be72 <_vfiprintf_r+0x13a>
 800be48:	eba0 0308 	sub.w	r3, r0, r8
 800be4c:	fa09 f303 	lsl.w	r3, r9, r3
 800be50:	4313      	orrs	r3, r2
 800be52:	9304      	str	r3, [sp, #16]
 800be54:	46a2      	mov	sl, r4
 800be56:	e7d2      	b.n	800bdfe <_vfiprintf_r+0xc6>
 800be58:	9b03      	ldr	r3, [sp, #12]
 800be5a:	1d19      	adds	r1, r3, #4
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	9103      	str	r1, [sp, #12]
 800be60:	2b00      	cmp	r3, #0
 800be62:	bfbb      	ittet	lt
 800be64:	425b      	neglt	r3, r3
 800be66:	f042 0202 	orrlt.w	r2, r2, #2
 800be6a:	9307      	strge	r3, [sp, #28]
 800be6c:	9307      	strlt	r3, [sp, #28]
 800be6e:	bfb8      	it	lt
 800be70:	9204      	strlt	r2, [sp, #16]
 800be72:	7823      	ldrb	r3, [r4, #0]
 800be74:	2b2e      	cmp	r3, #46	@ 0x2e
 800be76:	d10a      	bne.n	800be8e <_vfiprintf_r+0x156>
 800be78:	7863      	ldrb	r3, [r4, #1]
 800be7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800be7c:	d132      	bne.n	800bee4 <_vfiprintf_r+0x1ac>
 800be7e:	9b03      	ldr	r3, [sp, #12]
 800be80:	1d1a      	adds	r2, r3, #4
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	9203      	str	r2, [sp, #12]
 800be86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be8a:	3402      	adds	r4, #2
 800be8c:	9305      	str	r3, [sp, #20]
 800be8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf64 <_vfiprintf_r+0x22c>
 800be92:	7821      	ldrb	r1, [r4, #0]
 800be94:	2203      	movs	r2, #3
 800be96:	4650      	mov	r0, sl
 800be98:	f7f4 fa2a 	bl	80002f0 <memchr>
 800be9c:	b138      	cbz	r0, 800beae <_vfiprintf_r+0x176>
 800be9e:	9b04      	ldr	r3, [sp, #16]
 800bea0:	eba0 000a 	sub.w	r0, r0, sl
 800bea4:	2240      	movs	r2, #64	@ 0x40
 800bea6:	4082      	lsls	r2, r0
 800bea8:	4313      	orrs	r3, r2
 800beaa:	3401      	adds	r4, #1
 800beac:	9304      	str	r3, [sp, #16]
 800beae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb2:	4829      	ldr	r0, [pc, #164]	@ (800bf58 <_vfiprintf_r+0x220>)
 800beb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800beb8:	2206      	movs	r2, #6
 800beba:	f7f4 fa19 	bl	80002f0 <memchr>
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d03f      	beq.n	800bf42 <_vfiprintf_r+0x20a>
 800bec2:	4b26      	ldr	r3, [pc, #152]	@ (800bf5c <_vfiprintf_r+0x224>)
 800bec4:	bb1b      	cbnz	r3, 800bf0e <_vfiprintf_r+0x1d6>
 800bec6:	9b03      	ldr	r3, [sp, #12]
 800bec8:	3307      	adds	r3, #7
 800beca:	f023 0307 	bic.w	r3, r3, #7
 800bece:	3308      	adds	r3, #8
 800bed0:	9303      	str	r3, [sp, #12]
 800bed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed4:	443b      	add	r3, r7
 800bed6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bed8:	e76a      	b.n	800bdb0 <_vfiprintf_r+0x78>
 800beda:	fb0c 3202 	mla	r2, ip, r2, r3
 800bede:	460c      	mov	r4, r1
 800bee0:	2001      	movs	r0, #1
 800bee2:	e7a8      	b.n	800be36 <_vfiprintf_r+0xfe>
 800bee4:	2300      	movs	r3, #0
 800bee6:	3401      	adds	r4, #1
 800bee8:	9305      	str	r3, [sp, #20]
 800beea:	4619      	mov	r1, r3
 800beec:	f04f 0c0a 	mov.w	ip, #10
 800bef0:	4620      	mov	r0, r4
 800bef2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bef6:	3a30      	subs	r2, #48	@ 0x30
 800bef8:	2a09      	cmp	r2, #9
 800befa:	d903      	bls.n	800bf04 <_vfiprintf_r+0x1cc>
 800befc:	2b00      	cmp	r3, #0
 800befe:	d0c6      	beq.n	800be8e <_vfiprintf_r+0x156>
 800bf00:	9105      	str	r1, [sp, #20]
 800bf02:	e7c4      	b.n	800be8e <_vfiprintf_r+0x156>
 800bf04:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf08:	4604      	mov	r4, r0
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e7f0      	b.n	800bef0 <_vfiprintf_r+0x1b8>
 800bf0e:	ab03      	add	r3, sp, #12
 800bf10:	9300      	str	r3, [sp, #0]
 800bf12:	462a      	mov	r2, r5
 800bf14:	4b12      	ldr	r3, [pc, #72]	@ (800bf60 <_vfiprintf_r+0x228>)
 800bf16:	a904      	add	r1, sp, #16
 800bf18:	4630      	mov	r0, r6
 800bf1a:	f3af 8000 	nop.w
 800bf1e:	4607      	mov	r7, r0
 800bf20:	1c78      	adds	r0, r7, #1
 800bf22:	d1d6      	bne.n	800bed2 <_vfiprintf_r+0x19a>
 800bf24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf26:	07d9      	lsls	r1, r3, #31
 800bf28:	d405      	bmi.n	800bf36 <_vfiprintf_r+0x1fe>
 800bf2a:	89ab      	ldrh	r3, [r5, #12]
 800bf2c:	059a      	lsls	r2, r3, #22
 800bf2e:	d402      	bmi.n	800bf36 <_vfiprintf_r+0x1fe>
 800bf30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf32:	f7ff fddd 	bl	800baf0 <__retarget_lock_release_recursive>
 800bf36:	89ab      	ldrh	r3, [r5, #12]
 800bf38:	065b      	lsls	r3, r3, #25
 800bf3a:	f53f af1f 	bmi.w	800bd7c <_vfiprintf_r+0x44>
 800bf3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf40:	e71e      	b.n	800bd80 <_vfiprintf_r+0x48>
 800bf42:	ab03      	add	r3, sp, #12
 800bf44:	9300      	str	r3, [sp, #0]
 800bf46:	462a      	mov	r2, r5
 800bf48:	4b05      	ldr	r3, [pc, #20]	@ (800bf60 <_vfiprintf_r+0x228>)
 800bf4a:	a904      	add	r1, sp, #16
 800bf4c:	4630      	mov	r0, r6
 800bf4e:	f000 f879 	bl	800c044 <_printf_i>
 800bf52:	e7e4      	b.n	800bf1e <_vfiprintf_r+0x1e6>
 800bf54:	0800c770 	.word	0x0800c770
 800bf58:	0800c77a 	.word	0x0800c77a
 800bf5c:	00000000 	.word	0x00000000
 800bf60:	0800bd13 	.word	0x0800bd13
 800bf64:	0800c776 	.word	0x0800c776

0800bf68 <_printf_common>:
 800bf68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf6c:	4616      	mov	r6, r2
 800bf6e:	4698      	mov	r8, r3
 800bf70:	688a      	ldr	r2, [r1, #8]
 800bf72:	690b      	ldr	r3, [r1, #16]
 800bf74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	bfb8      	it	lt
 800bf7c:	4613      	movlt	r3, r2
 800bf7e:	6033      	str	r3, [r6, #0]
 800bf80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf84:	4607      	mov	r7, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	b10a      	cbz	r2, 800bf8e <_printf_common+0x26>
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	6033      	str	r3, [r6, #0]
 800bf8e:	6823      	ldr	r3, [r4, #0]
 800bf90:	0699      	lsls	r1, r3, #26
 800bf92:	bf42      	ittt	mi
 800bf94:	6833      	ldrmi	r3, [r6, #0]
 800bf96:	3302      	addmi	r3, #2
 800bf98:	6033      	strmi	r3, [r6, #0]
 800bf9a:	6825      	ldr	r5, [r4, #0]
 800bf9c:	f015 0506 	ands.w	r5, r5, #6
 800bfa0:	d106      	bne.n	800bfb0 <_printf_common+0x48>
 800bfa2:	f104 0a19 	add.w	sl, r4, #25
 800bfa6:	68e3      	ldr	r3, [r4, #12]
 800bfa8:	6832      	ldr	r2, [r6, #0]
 800bfaa:	1a9b      	subs	r3, r3, r2
 800bfac:	42ab      	cmp	r3, r5
 800bfae:	dc26      	bgt.n	800bffe <_printf_common+0x96>
 800bfb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bfb4:	6822      	ldr	r2, [r4, #0]
 800bfb6:	3b00      	subs	r3, #0
 800bfb8:	bf18      	it	ne
 800bfba:	2301      	movne	r3, #1
 800bfbc:	0692      	lsls	r2, r2, #26
 800bfbe:	d42b      	bmi.n	800c018 <_printf_common+0xb0>
 800bfc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bfc4:	4641      	mov	r1, r8
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	47c8      	blx	r9
 800bfca:	3001      	adds	r0, #1
 800bfcc:	d01e      	beq.n	800c00c <_printf_common+0xa4>
 800bfce:	6823      	ldr	r3, [r4, #0]
 800bfd0:	6922      	ldr	r2, [r4, #16]
 800bfd2:	f003 0306 	and.w	r3, r3, #6
 800bfd6:	2b04      	cmp	r3, #4
 800bfd8:	bf02      	ittt	eq
 800bfda:	68e5      	ldreq	r5, [r4, #12]
 800bfdc:	6833      	ldreq	r3, [r6, #0]
 800bfde:	1aed      	subeq	r5, r5, r3
 800bfe0:	68a3      	ldr	r3, [r4, #8]
 800bfe2:	bf0c      	ite	eq
 800bfe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfe8:	2500      	movne	r5, #0
 800bfea:	4293      	cmp	r3, r2
 800bfec:	bfc4      	itt	gt
 800bfee:	1a9b      	subgt	r3, r3, r2
 800bff0:	18ed      	addgt	r5, r5, r3
 800bff2:	2600      	movs	r6, #0
 800bff4:	341a      	adds	r4, #26
 800bff6:	42b5      	cmp	r5, r6
 800bff8:	d11a      	bne.n	800c030 <_printf_common+0xc8>
 800bffa:	2000      	movs	r0, #0
 800bffc:	e008      	b.n	800c010 <_printf_common+0xa8>
 800bffe:	2301      	movs	r3, #1
 800c000:	4652      	mov	r2, sl
 800c002:	4641      	mov	r1, r8
 800c004:	4638      	mov	r0, r7
 800c006:	47c8      	blx	r9
 800c008:	3001      	adds	r0, #1
 800c00a:	d103      	bne.n	800c014 <_printf_common+0xac>
 800c00c:	f04f 30ff 	mov.w	r0, #4294967295
 800c010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c014:	3501      	adds	r5, #1
 800c016:	e7c6      	b.n	800bfa6 <_printf_common+0x3e>
 800c018:	18e1      	adds	r1, r4, r3
 800c01a:	1c5a      	adds	r2, r3, #1
 800c01c:	2030      	movs	r0, #48	@ 0x30
 800c01e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c022:	4422      	add	r2, r4
 800c024:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c028:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c02c:	3302      	adds	r3, #2
 800c02e:	e7c7      	b.n	800bfc0 <_printf_common+0x58>
 800c030:	2301      	movs	r3, #1
 800c032:	4622      	mov	r2, r4
 800c034:	4641      	mov	r1, r8
 800c036:	4638      	mov	r0, r7
 800c038:	47c8      	blx	r9
 800c03a:	3001      	adds	r0, #1
 800c03c:	d0e6      	beq.n	800c00c <_printf_common+0xa4>
 800c03e:	3601      	adds	r6, #1
 800c040:	e7d9      	b.n	800bff6 <_printf_common+0x8e>
	...

0800c044 <_printf_i>:
 800c044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c048:	7e0f      	ldrb	r7, [r1, #24]
 800c04a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c04c:	2f78      	cmp	r7, #120	@ 0x78
 800c04e:	4691      	mov	r9, r2
 800c050:	4680      	mov	r8, r0
 800c052:	460c      	mov	r4, r1
 800c054:	469a      	mov	sl, r3
 800c056:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c05a:	d807      	bhi.n	800c06c <_printf_i+0x28>
 800c05c:	2f62      	cmp	r7, #98	@ 0x62
 800c05e:	d80a      	bhi.n	800c076 <_printf_i+0x32>
 800c060:	2f00      	cmp	r7, #0
 800c062:	f000 80d2 	beq.w	800c20a <_printf_i+0x1c6>
 800c066:	2f58      	cmp	r7, #88	@ 0x58
 800c068:	f000 80b9 	beq.w	800c1de <_printf_i+0x19a>
 800c06c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c070:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c074:	e03a      	b.n	800c0ec <_printf_i+0xa8>
 800c076:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c07a:	2b15      	cmp	r3, #21
 800c07c:	d8f6      	bhi.n	800c06c <_printf_i+0x28>
 800c07e:	a101      	add	r1, pc, #4	@ (adr r1, 800c084 <_printf_i+0x40>)
 800c080:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c084:	0800c0dd 	.word	0x0800c0dd
 800c088:	0800c0f1 	.word	0x0800c0f1
 800c08c:	0800c06d 	.word	0x0800c06d
 800c090:	0800c06d 	.word	0x0800c06d
 800c094:	0800c06d 	.word	0x0800c06d
 800c098:	0800c06d 	.word	0x0800c06d
 800c09c:	0800c0f1 	.word	0x0800c0f1
 800c0a0:	0800c06d 	.word	0x0800c06d
 800c0a4:	0800c06d 	.word	0x0800c06d
 800c0a8:	0800c06d 	.word	0x0800c06d
 800c0ac:	0800c06d 	.word	0x0800c06d
 800c0b0:	0800c1f1 	.word	0x0800c1f1
 800c0b4:	0800c11b 	.word	0x0800c11b
 800c0b8:	0800c1ab 	.word	0x0800c1ab
 800c0bc:	0800c06d 	.word	0x0800c06d
 800c0c0:	0800c06d 	.word	0x0800c06d
 800c0c4:	0800c213 	.word	0x0800c213
 800c0c8:	0800c06d 	.word	0x0800c06d
 800c0cc:	0800c11b 	.word	0x0800c11b
 800c0d0:	0800c06d 	.word	0x0800c06d
 800c0d4:	0800c06d 	.word	0x0800c06d
 800c0d8:	0800c1b3 	.word	0x0800c1b3
 800c0dc:	6833      	ldr	r3, [r6, #0]
 800c0de:	1d1a      	adds	r2, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	6032      	str	r2, [r6, #0]
 800c0e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	e09d      	b.n	800c22c <_printf_i+0x1e8>
 800c0f0:	6833      	ldr	r3, [r6, #0]
 800c0f2:	6820      	ldr	r0, [r4, #0]
 800c0f4:	1d19      	adds	r1, r3, #4
 800c0f6:	6031      	str	r1, [r6, #0]
 800c0f8:	0606      	lsls	r6, r0, #24
 800c0fa:	d501      	bpl.n	800c100 <_printf_i+0xbc>
 800c0fc:	681d      	ldr	r5, [r3, #0]
 800c0fe:	e003      	b.n	800c108 <_printf_i+0xc4>
 800c100:	0645      	lsls	r5, r0, #25
 800c102:	d5fb      	bpl.n	800c0fc <_printf_i+0xb8>
 800c104:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c108:	2d00      	cmp	r5, #0
 800c10a:	da03      	bge.n	800c114 <_printf_i+0xd0>
 800c10c:	232d      	movs	r3, #45	@ 0x2d
 800c10e:	426d      	negs	r5, r5
 800c110:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c114:	4859      	ldr	r0, [pc, #356]	@ (800c27c <_printf_i+0x238>)
 800c116:	230a      	movs	r3, #10
 800c118:	e011      	b.n	800c13e <_printf_i+0xfa>
 800c11a:	6821      	ldr	r1, [r4, #0]
 800c11c:	6833      	ldr	r3, [r6, #0]
 800c11e:	0608      	lsls	r0, r1, #24
 800c120:	f853 5b04 	ldr.w	r5, [r3], #4
 800c124:	d402      	bmi.n	800c12c <_printf_i+0xe8>
 800c126:	0649      	lsls	r1, r1, #25
 800c128:	bf48      	it	mi
 800c12a:	b2ad      	uxthmi	r5, r5
 800c12c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c12e:	4853      	ldr	r0, [pc, #332]	@ (800c27c <_printf_i+0x238>)
 800c130:	6033      	str	r3, [r6, #0]
 800c132:	bf14      	ite	ne
 800c134:	230a      	movne	r3, #10
 800c136:	2308      	moveq	r3, #8
 800c138:	2100      	movs	r1, #0
 800c13a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c13e:	6866      	ldr	r6, [r4, #4]
 800c140:	60a6      	str	r6, [r4, #8]
 800c142:	2e00      	cmp	r6, #0
 800c144:	bfa2      	ittt	ge
 800c146:	6821      	ldrge	r1, [r4, #0]
 800c148:	f021 0104 	bicge.w	r1, r1, #4
 800c14c:	6021      	strge	r1, [r4, #0]
 800c14e:	b90d      	cbnz	r5, 800c154 <_printf_i+0x110>
 800c150:	2e00      	cmp	r6, #0
 800c152:	d04b      	beq.n	800c1ec <_printf_i+0x1a8>
 800c154:	4616      	mov	r6, r2
 800c156:	fbb5 f1f3 	udiv	r1, r5, r3
 800c15a:	fb03 5711 	mls	r7, r3, r1, r5
 800c15e:	5dc7      	ldrb	r7, [r0, r7]
 800c160:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c164:	462f      	mov	r7, r5
 800c166:	42bb      	cmp	r3, r7
 800c168:	460d      	mov	r5, r1
 800c16a:	d9f4      	bls.n	800c156 <_printf_i+0x112>
 800c16c:	2b08      	cmp	r3, #8
 800c16e:	d10b      	bne.n	800c188 <_printf_i+0x144>
 800c170:	6823      	ldr	r3, [r4, #0]
 800c172:	07df      	lsls	r7, r3, #31
 800c174:	d508      	bpl.n	800c188 <_printf_i+0x144>
 800c176:	6923      	ldr	r3, [r4, #16]
 800c178:	6861      	ldr	r1, [r4, #4]
 800c17a:	4299      	cmp	r1, r3
 800c17c:	bfde      	ittt	le
 800c17e:	2330      	movle	r3, #48	@ 0x30
 800c180:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c184:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c188:	1b92      	subs	r2, r2, r6
 800c18a:	6122      	str	r2, [r4, #16]
 800c18c:	f8cd a000 	str.w	sl, [sp]
 800c190:	464b      	mov	r3, r9
 800c192:	aa03      	add	r2, sp, #12
 800c194:	4621      	mov	r1, r4
 800c196:	4640      	mov	r0, r8
 800c198:	f7ff fee6 	bl	800bf68 <_printf_common>
 800c19c:	3001      	adds	r0, #1
 800c19e:	d14a      	bne.n	800c236 <_printf_i+0x1f2>
 800c1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a4:	b004      	add	sp, #16
 800c1a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1aa:	6823      	ldr	r3, [r4, #0]
 800c1ac:	f043 0320 	orr.w	r3, r3, #32
 800c1b0:	6023      	str	r3, [r4, #0]
 800c1b2:	4833      	ldr	r0, [pc, #204]	@ (800c280 <_printf_i+0x23c>)
 800c1b4:	2778      	movs	r7, #120	@ 0x78
 800c1b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	6831      	ldr	r1, [r6, #0]
 800c1be:	061f      	lsls	r7, r3, #24
 800c1c0:	f851 5b04 	ldr.w	r5, [r1], #4
 800c1c4:	d402      	bmi.n	800c1cc <_printf_i+0x188>
 800c1c6:	065f      	lsls	r7, r3, #25
 800c1c8:	bf48      	it	mi
 800c1ca:	b2ad      	uxthmi	r5, r5
 800c1cc:	6031      	str	r1, [r6, #0]
 800c1ce:	07d9      	lsls	r1, r3, #31
 800c1d0:	bf44      	itt	mi
 800c1d2:	f043 0320 	orrmi.w	r3, r3, #32
 800c1d6:	6023      	strmi	r3, [r4, #0]
 800c1d8:	b11d      	cbz	r5, 800c1e2 <_printf_i+0x19e>
 800c1da:	2310      	movs	r3, #16
 800c1dc:	e7ac      	b.n	800c138 <_printf_i+0xf4>
 800c1de:	4827      	ldr	r0, [pc, #156]	@ (800c27c <_printf_i+0x238>)
 800c1e0:	e7e9      	b.n	800c1b6 <_printf_i+0x172>
 800c1e2:	6823      	ldr	r3, [r4, #0]
 800c1e4:	f023 0320 	bic.w	r3, r3, #32
 800c1e8:	6023      	str	r3, [r4, #0]
 800c1ea:	e7f6      	b.n	800c1da <_printf_i+0x196>
 800c1ec:	4616      	mov	r6, r2
 800c1ee:	e7bd      	b.n	800c16c <_printf_i+0x128>
 800c1f0:	6833      	ldr	r3, [r6, #0]
 800c1f2:	6825      	ldr	r5, [r4, #0]
 800c1f4:	6961      	ldr	r1, [r4, #20]
 800c1f6:	1d18      	adds	r0, r3, #4
 800c1f8:	6030      	str	r0, [r6, #0]
 800c1fa:	062e      	lsls	r6, r5, #24
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	d501      	bpl.n	800c204 <_printf_i+0x1c0>
 800c200:	6019      	str	r1, [r3, #0]
 800c202:	e002      	b.n	800c20a <_printf_i+0x1c6>
 800c204:	0668      	lsls	r0, r5, #25
 800c206:	d5fb      	bpl.n	800c200 <_printf_i+0x1bc>
 800c208:	8019      	strh	r1, [r3, #0]
 800c20a:	2300      	movs	r3, #0
 800c20c:	6123      	str	r3, [r4, #16]
 800c20e:	4616      	mov	r6, r2
 800c210:	e7bc      	b.n	800c18c <_printf_i+0x148>
 800c212:	6833      	ldr	r3, [r6, #0]
 800c214:	1d1a      	adds	r2, r3, #4
 800c216:	6032      	str	r2, [r6, #0]
 800c218:	681e      	ldr	r6, [r3, #0]
 800c21a:	6862      	ldr	r2, [r4, #4]
 800c21c:	2100      	movs	r1, #0
 800c21e:	4630      	mov	r0, r6
 800c220:	f7f4 f866 	bl	80002f0 <memchr>
 800c224:	b108      	cbz	r0, 800c22a <_printf_i+0x1e6>
 800c226:	1b80      	subs	r0, r0, r6
 800c228:	6060      	str	r0, [r4, #4]
 800c22a:	6863      	ldr	r3, [r4, #4]
 800c22c:	6123      	str	r3, [r4, #16]
 800c22e:	2300      	movs	r3, #0
 800c230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c234:	e7aa      	b.n	800c18c <_printf_i+0x148>
 800c236:	6923      	ldr	r3, [r4, #16]
 800c238:	4632      	mov	r2, r6
 800c23a:	4649      	mov	r1, r9
 800c23c:	4640      	mov	r0, r8
 800c23e:	47d0      	blx	sl
 800c240:	3001      	adds	r0, #1
 800c242:	d0ad      	beq.n	800c1a0 <_printf_i+0x15c>
 800c244:	6823      	ldr	r3, [r4, #0]
 800c246:	079b      	lsls	r3, r3, #30
 800c248:	d413      	bmi.n	800c272 <_printf_i+0x22e>
 800c24a:	68e0      	ldr	r0, [r4, #12]
 800c24c:	9b03      	ldr	r3, [sp, #12]
 800c24e:	4298      	cmp	r0, r3
 800c250:	bfb8      	it	lt
 800c252:	4618      	movlt	r0, r3
 800c254:	e7a6      	b.n	800c1a4 <_printf_i+0x160>
 800c256:	2301      	movs	r3, #1
 800c258:	4632      	mov	r2, r6
 800c25a:	4649      	mov	r1, r9
 800c25c:	4640      	mov	r0, r8
 800c25e:	47d0      	blx	sl
 800c260:	3001      	adds	r0, #1
 800c262:	d09d      	beq.n	800c1a0 <_printf_i+0x15c>
 800c264:	3501      	adds	r5, #1
 800c266:	68e3      	ldr	r3, [r4, #12]
 800c268:	9903      	ldr	r1, [sp, #12]
 800c26a:	1a5b      	subs	r3, r3, r1
 800c26c:	42ab      	cmp	r3, r5
 800c26e:	dcf2      	bgt.n	800c256 <_printf_i+0x212>
 800c270:	e7eb      	b.n	800c24a <_printf_i+0x206>
 800c272:	2500      	movs	r5, #0
 800c274:	f104 0619 	add.w	r6, r4, #25
 800c278:	e7f5      	b.n	800c266 <_printf_i+0x222>
 800c27a:	bf00      	nop
 800c27c:	0800c781 	.word	0x0800c781
 800c280:	0800c792 	.word	0x0800c792

0800c284 <__sflush_r>:
 800c284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c28c:	0716      	lsls	r6, r2, #28
 800c28e:	4605      	mov	r5, r0
 800c290:	460c      	mov	r4, r1
 800c292:	d454      	bmi.n	800c33e <__sflush_r+0xba>
 800c294:	684b      	ldr	r3, [r1, #4]
 800c296:	2b00      	cmp	r3, #0
 800c298:	dc02      	bgt.n	800c2a0 <__sflush_r+0x1c>
 800c29a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	dd48      	ble.n	800c332 <__sflush_r+0xae>
 800c2a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2a2:	2e00      	cmp	r6, #0
 800c2a4:	d045      	beq.n	800c332 <__sflush_r+0xae>
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c2ac:	682f      	ldr	r7, [r5, #0]
 800c2ae:	6a21      	ldr	r1, [r4, #32]
 800c2b0:	602b      	str	r3, [r5, #0]
 800c2b2:	d030      	beq.n	800c316 <__sflush_r+0x92>
 800c2b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c2b6:	89a3      	ldrh	r3, [r4, #12]
 800c2b8:	0759      	lsls	r1, r3, #29
 800c2ba:	d505      	bpl.n	800c2c8 <__sflush_r+0x44>
 800c2bc:	6863      	ldr	r3, [r4, #4]
 800c2be:	1ad2      	subs	r2, r2, r3
 800c2c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c2c2:	b10b      	cbz	r3, 800c2c8 <__sflush_r+0x44>
 800c2c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2c6:	1ad2      	subs	r2, r2, r3
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2cc:	6a21      	ldr	r1, [r4, #32]
 800c2ce:	4628      	mov	r0, r5
 800c2d0:	47b0      	blx	r6
 800c2d2:	1c43      	adds	r3, r0, #1
 800c2d4:	89a3      	ldrh	r3, [r4, #12]
 800c2d6:	d106      	bne.n	800c2e6 <__sflush_r+0x62>
 800c2d8:	6829      	ldr	r1, [r5, #0]
 800c2da:	291d      	cmp	r1, #29
 800c2dc:	d82b      	bhi.n	800c336 <__sflush_r+0xb2>
 800c2de:	4a2a      	ldr	r2, [pc, #168]	@ (800c388 <__sflush_r+0x104>)
 800c2e0:	410a      	asrs	r2, r1
 800c2e2:	07d6      	lsls	r6, r2, #31
 800c2e4:	d427      	bmi.n	800c336 <__sflush_r+0xb2>
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	6062      	str	r2, [r4, #4]
 800c2ea:	04d9      	lsls	r1, r3, #19
 800c2ec:	6922      	ldr	r2, [r4, #16]
 800c2ee:	6022      	str	r2, [r4, #0]
 800c2f0:	d504      	bpl.n	800c2fc <__sflush_r+0x78>
 800c2f2:	1c42      	adds	r2, r0, #1
 800c2f4:	d101      	bne.n	800c2fa <__sflush_r+0x76>
 800c2f6:	682b      	ldr	r3, [r5, #0]
 800c2f8:	b903      	cbnz	r3, 800c2fc <__sflush_r+0x78>
 800c2fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c2fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2fe:	602f      	str	r7, [r5, #0]
 800c300:	b1b9      	cbz	r1, 800c332 <__sflush_r+0xae>
 800c302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c306:	4299      	cmp	r1, r3
 800c308:	d002      	beq.n	800c310 <__sflush_r+0x8c>
 800c30a:	4628      	mov	r0, r5
 800c30c:	f7ff fbf2 	bl	800baf4 <_free_r>
 800c310:	2300      	movs	r3, #0
 800c312:	6363      	str	r3, [r4, #52]	@ 0x34
 800c314:	e00d      	b.n	800c332 <__sflush_r+0xae>
 800c316:	2301      	movs	r3, #1
 800c318:	4628      	mov	r0, r5
 800c31a:	47b0      	blx	r6
 800c31c:	4602      	mov	r2, r0
 800c31e:	1c50      	adds	r0, r2, #1
 800c320:	d1c9      	bne.n	800c2b6 <__sflush_r+0x32>
 800c322:	682b      	ldr	r3, [r5, #0]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d0c6      	beq.n	800c2b6 <__sflush_r+0x32>
 800c328:	2b1d      	cmp	r3, #29
 800c32a:	d001      	beq.n	800c330 <__sflush_r+0xac>
 800c32c:	2b16      	cmp	r3, #22
 800c32e:	d11e      	bne.n	800c36e <__sflush_r+0xea>
 800c330:	602f      	str	r7, [r5, #0]
 800c332:	2000      	movs	r0, #0
 800c334:	e022      	b.n	800c37c <__sflush_r+0xf8>
 800c336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c33a:	b21b      	sxth	r3, r3
 800c33c:	e01b      	b.n	800c376 <__sflush_r+0xf2>
 800c33e:	690f      	ldr	r7, [r1, #16]
 800c340:	2f00      	cmp	r7, #0
 800c342:	d0f6      	beq.n	800c332 <__sflush_r+0xae>
 800c344:	0793      	lsls	r3, r2, #30
 800c346:	680e      	ldr	r6, [r1, #0]
 800c348:	bf08      	it	eq
 800c34a:	694b      	ldreq	r3, [r1, #20]
 800c34c:	600f      	str	r7, [r1, #0]
 800c34e:	bf18      	it	ne
 800c350:	2300      	movne	r3, #0
 800c352:	eba6 0807 	sub.w	r8, r6, r7
 800c356:	608b      	str	r3, [r1, #8]
 800c358:	f1b8 0f00 	cmp.w	r8, #0
 800c35c:	dde9      	ble.n	800c332 <__sflush_r+0xae>
 800c35e:	6a21      	ldr	r1, [r4, #32]
 800c360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c362:	4643      	mov	r3, r8
 800c364:	463a      	mov	r2, r7
 800c366:	4628      	mov	r0, r5
 800c368:	47b0      	blx	r6
 800c36a:	2800      	cmp	r0, #0
 800c36c:	dc08      	bgt.n	800c380 <__sflush_r+0xfc>
 800c36e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c376:	81a3      	strh	r3, [r4, #12]
 800c378:	f04f 30ff 	mov.w	r0, #4294967295
 800c37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c380:	4407      	add	r7, r0
 800c382:	eba8 0800 	sub.w	r8, r8, r0
 800c386:	e7e7      	b.n	800c358 <__sflush_r+0xd4>
 800c388:	dfbffffe 	.word	0xdfbffffe

0800c38c <_fflush_r>:
 800c38c:	b538      	push	{r3, r4, r5, lr}
 800c38e:	690b      	ldr	r3, [r1, #16]
 800c390:	4605      	mov	r5, r0
 800c392:	460c      	mov	r4, r1
 800c394:	b913      	cbnz	r3, 800c39c <_fflush_r+0x10>
 800c396:	2500      	movs	r5, #0
 800c398:	4628      	mov	r0, r5
 800c39a:	bd38      	pop	{r3, r4, r5, pc}
 800c39c:	b118      	cbz	r0, 800c3a6 <_fflush_r+0x1a>
 800c39e:	6a03      	ldr	r3, [r0, #32]
 800c3a0:	b90b      	cbnz	r3, 800c3a6 <_fflush_r+0x1a>
 800c3a2:	f7ff fa97 	bl	800b8d4 <__sinit>
 800c3a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d0f3      	beq.n	800c396 <_fflush_r+0xa>
 800c3ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c3b0:	07d0      	lsls	r0, r2, #31
 800c3b2:	d404      	bmi.n	800c3be <_fflush_r+0x32>
 800c3b4:	0599      	lsls	r1, r3, #22
 800c3b6:	d402      	bmi.n	800c3be <_fflush_r+0x32>
 800c3b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3ba:	f7ff fb98 	bl	800baee <__retarget_lock_acquire_recursive>
 800c3be:	4628      	mov	r0, r5
 800c3c0:	4621      	mov	r1, r4
 800c3c2:	f7ff ff5f 	bl	800c284 <__sflush_r>
 800c3c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3c8:	07da      	lsls	r2, r3, #31
 800c3ca:	4605      	mov	r5, r0
 800c3cc:	d4e4      	bmi.n	800c398 <_fflush_r+0xc>
 800c3ce:	89a3      	ldrh	r3, [r4, #12]
 800c3d0:	059b      	lsls	r3, r3, #22
 800c3d2:	d4e1      	bmi.n	800c398 <_fflush_r+0xc>
 800c3d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3d6:	f7ff fb8b 	bl	800baf0 <__retarget_lock_release_recursive>
 800c3da:	e7dd      	b.n	800c398 <_fflush_r+0xc>

0800c3dc <_putc_r>:
 800c3dc:	b570      	push	{r4, r5, r6, lr}
 800c3de:	460d      	mov	r5, r1
 800c3e0:	4614      	mov	r4, r2
 800c3e2:	4606      	mov	r6, r0
 800c3e4:	b118      	cbz	r0, 800c3ee <_putc_r+0x12>
 800c3e6:	6a03      	ldr	r3, [r0, #32]
 800c3e8:	b90b      	cbnz	r3, 800c3ee <_putc_r+0x12>
 800c3ea:	f7ff fa73 	bl	800b8d4 <__sinit>
 800c3ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3f0:	07d8      	lsls	r0, r3, #31
 800c3f2:	d405      	bmi.n	800c400 <_putc_r+0x24>
 800c3f4:	89a3      	ldrh	r3, [r4, #12]
 800c3f6:	0599      	lsls	r1, r3, #22
 800c3f8:	d402      	bmi.n	800c400 <_putc_r+0x24>
 800c3fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3fc:	f7ff fb77 	bl	800baee <__retarget_lock_acquire_recursive>
 800c400:	68a3      	ldr	r3, [r4, #8]
 800c402:	3b01      	subs	r3, #1
 800c404:	2b00      	cmp	r3, #0
 800c406:	60a3      	str	r3, [r4, #8]
 800c408:	da05      	bge.n	800c416 <_putc_r+0x3a>
 800c40a:	69a2      	ldr	r2, [r4, #24]
 800c40c:	4293      	cmp	r3, r2
 800c40e:	db12      	blt.n	800c436 <_putc_r+0x5a>
 800c410:	b2eb      	uxtb	r3, r5
 800c412:	2b0a      	cmp	r3, #10
 800c414:	d00f      	beq.n	800c436 <_putc_r+0x5a>
 800c416:	6823      	ldr	r3, [r4, #0]
 800c418:	1c5a      	adds	r2, r3, #1
 800c41a:	6022      	str	r2, [r4, #0]
 800c41c:	701d      	strb	r5, [r3, #0]
 800c41e:	b2ed      	uxtb	r5, r5
 800c420:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c422:	07da      	lsls	r2, r3, #31
 800c424:	d405      	bmi.n	800c432 <_putc_r+0x56>
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	059b      	lsls	r3, r3, #22
 800c42a:	d402      	bmi.n	800c432 <_putc_r+0x56>
 800c42c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c42e:	f7ff fb5f 	bl	800baf0 <__retarget_lock_release_recursive>
 800c432:	4628      	mov	r0, r5
 800c434:	bd70      	pop	{r4, r5, r6, pc}
 800c436:	4629      	mov	r1, r5
 800c438:	4622      	mov	r2, r4
 800c43a:	4630      	mov	r0, r6
 800c43c:	f000 f802 	bl	800c444 <__swbuf_r>
 800c440:	4605      	mov	r5, r0
 800c442:	e7ed      	b.n	800c420 <_putc_r+0x44>

0800c444 <__swbuf_r>:
 800c444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c446:	460e      	mov	r6, r1
 800c448:	4614      	mov	r4, r2
 800c44a:	4605      	mov	r5, r0
 800c44c:	b118      	cbz	r0, 800c456 <__swbuf_r+0x12>
 800c44e:	6a03      	ldr	r3, [r0, #32]
 800c450:	b90b      	cbnz	r3, 800c456 <__swbuf_r+0x12>
 800c452:	f7ff fa3f 	bl	800b8d4 <__sinit>
 800c456:	69a3      	ldr	r3, [r4, #24]
 800c458:	60a3      	str	r3, [r4, #8]
 800c45a:	89a3      	ldrh	r3, [r4, #12]
 800c45c:	071a      	lsls	r2, r3, #28
 800c45e:	d501      	bpl.n	800c464 <__swbuf_r+0x20>
 800c460:	6923      	ldr	r3, [r4, #16]
 800c462:	b943      	cbnz	r3, 800c476 <__swbuf_r+0x32>
 800c464:	4621      	mov	r1, r4
 800c466:	4628      	mov	r0, r5
 800c468:	f000 f82a 	bl	800c4c0 <__swsetup_r>
 800c46c:	b118      	cbz	r0, 800c476 <__swbuf_r+0x32>
 800c46e:	f04f 37ff 	mov.w	r7, #4294967295
 800c472:	4638      	mov	r0, r7
 800c474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c476:	6823      	ldr	r3, [r4, #0]
 800c478:	6922      	ldr	r2, [r4, #16]
 800c47a:	1a98      	subs	r0, r3, r2
 800c47c:	6963      	ldr	r3, [r4, #20]
 800c47e:	b2f6      	uxtb	r6, r6
 800c480:	4283      	cmp	r3, r0
 800c482:	4637      	mov	r7, r6
 800c484:	dc05      	bgt.n	800c492 <__swbuf_r+0x4e>
 800c486:	4621      	mov	r1, r4
 800c488:	4628      	mov	r0, r5
 800c48a:	f7ff ff7f 	bl	800c38c <_fflush_r>
 800c48e:	2800      	cmp	r0, #0
 800c490:	d1ed      	bne.n	800c46e <__swbuf_r+0x2a>
 800c492:	68a3      	ldr	r3, [r4, #8]
 800c494:	3b01      	subs	r3, #1
 800c496:	60a3      	str	r3, [r4, #8]
 800c498:	6823      	ldr	r3, [r4, #0]
 800c49a:	1c5a      	adds	r2, r3, #1
 800c49c:	6022      	str	r2, [r4, #0]
 800c49e:	701e      	strb	r6, [r3, #0]
 800c4a0:	6962      	ldr	r2, [r4, #20]
 800c4a2:	1c43      	adds	r3, r0, #1
 800c4a4:	429a      	cmp	r2, r3
 800c4a6:	d004      	beq.n	800c4b2 <__swbuf_r+0x6e>
 800c4a8:	89a3      	ldrh	r3, [r4, #12]
 800c4aa:	07db      	lsls	r3, r3, #31
 800c4ac:	d5e1      	bpl.n	800c472 <__swbuf_r+0x2e>
 800c4ae:	2e0a      	cmp	r6, #10
 800c4b0:	d1df      	bne.n	800c472 <__swbuf_r+0x2e>
 800c4b2:	4621      	mov	r1, r4
 800c4b4:	4628      	mov	r0, r5
 800c4b6:	f7ff ff69 	bl	800c38c <_fflush_r>
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	d0d9      	beq.n	800c472 <__swbuf_r+0x2e>
 800c4be:	e7d6      	b.n	800c46e <__swbuf_r+0x2a>

0800c4c0 <__swsetup_r>:
 800c4c0:	b538      	push	{r3, r4, r5, lr}
 800c4c2:	4b29      	ldr	r3, [pc, #164]	@ (800c568 <__swsetup_r+0xa8>)
 800c4c4:	4605      	mov	r5, r0
 800c4c6:	6818      	ldr	r0, [r3, #0]
 800c4c8:	460c      	mov	r4, r1
 800c4ca:	b118      	cbz	r0, 800c4d4 <__swsetup_r+0x14>
 800c4cc:	6a03      	ldr	r3, [r0, #32]
 800c4ce:	b90b      	cbnz	r3, 800c4d4 <__swsetup_r+0x14>
 800c4d0:	f7ff fa00 	bl	800b8d4 <__sinit>
 800c4d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4d8:	0719      	lsls	r1, r3, #28
 800c4da:	d422      	bmi.n	800c522 <__swsetup_r+0x62>
 800c4dc:	06da      	lsls	r2, r3, #27
 800c4de:	d407      	bmi.n	800c4f0 <__swsetup_r+0x30>
 800c4e0:	2209      	movs	r2, #9
 800c4e2:	602a      	str	r2, [r5, #0]
 800c4e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4e8:	81a3      	strh	r3, [r4, #12]
 800c4ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ee:	e033      	b.n	800c558 <__swsetup_r+0x98>
 800c4f0:	0758      	lsls	r0, r3, #29
 800c4f2:	d512      	bpl.n	800c51a <__swsetup_r+0x5a>
 800c4f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c4f6:	b141      	cbz	r1, 800c50a <__swsetup_r+0x4a>
 800c4f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c4fc:	4299      	cmp	r1, r3
 800c4fe:	d002      	beq.n	800c506 <__swsetup_r+0x46>
 800c500:	4628      	mov	r0, r5
 800c502:	f7ff faf7 	bl	800baf4 <_free_r>
 800c506:	2300      	movs	r3, #0
 800c508:	6363      	str	r3, [r4, #52]	@ 0x34
 800c50a:	89a3      	ldrh	r3, [r4, #12]
 800c50c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c510:	81a3      	strh	r3, [r4, #12]
 800c512:	2300      	movs	r3, #0
 800c514:	6063      	str	r3, [r4, #4]
 800c516:	6923      	ldr	r3, [r4, #16]
 800c518:	6023      	str	r3, [r4, #0]
 800c51a:	89a3      	ldrh	r3, [r4, #12]
 800c51c:	f043 0308 	orr.w	r3, r3, #8
 800c520:	81a3      	strh	r3, [r4, #12]
 800c522:	6923      	ldr	r3, [r4, #16]
 800c524:	b94b      	cbnz	r3, 800c53a <__swsetup_r+0x7a>
 800c526:	89a3      	ldrh	r3, [r4, #12]
 800c528:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c52c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c530:	d003      	beq.n	800c53a <__swsetup_r+0x7a>
 800c532:	4621      	mov	r1, r4
 800c534:	4628      	mov	r0, r5
 800c536:	f000 f84f 	bl	800c5d8 <__smakebuf_r>
 800c53a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c53e:	f013 0201 	ands.w	r2, r3, #1
 800c542:	d00a      	beq.n	800c55a <__swsetup_r+0x9a>
 800c544:	2200      	movs	r2, #0
 800c546:	60a2      	str	r2, [r4, #8]
 800c548:	6962      	ldr	r2, [r4, #20]
 800c54a:	4252      	negs	r2, r2
 800c54c:	61a2      	str	r2, [r4, #24]
 800c54e:	6922      	ldr	r2, [r4, #16]
 800c550:	b942      	cbnz	r2, 800c564 <__swsetup_r+0xa4>
 800c552:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c556:	d1c5      	bne.n	800c4e4 <__swsetup_r+0x24>
 800c558:	bd38      	pop	{r3, r4, r5, pc}
 800c55a:	0799      	lsls	r1, r3, #30
 800c55c:	bf58      	it	pl
 800c55e:	6962      	ldrpl	r2, [r4, #20]
 800c560:	60a2      	str	r2, [r4, #8]
 800c562:	e7f4      	b.n	800c54e <__swsetup_r+0x8e>
 800c564:	2000      	movs	r0, #0
 800c566:	e7f7      	b.n	800c558 <__swsetup_r+0x98>
 800c568:	24000110 	.word	0x24000110

0800c56c <_sbrk_r>:
 800c56c:	b538      	push	{r3, r4, r5, lr}
 800c56e:	4d06      	ldr	r5, [pc, #24]	@ (800c588 <_sbrk_r+0x1c>)
 800c570:	2300      	movs	r3, #0
 800c572:	4604      	mov	r4, r0
 800c574:	4608      	mov	r0, r1
 800c576:	602b      	str	r3, [r5, #0]
 800c578:	f7f4 ffca 	bl	8001510 <_sbrk>
 800c57c:	1c43      	adds	r3, r0, #1
 800c57e:	d102      	bne.n	800c586 <_sbrk_r+0x1a>
 800c580:	682b      	ldr	r3, [r5, #0]
 800c582:	b103      	cbz	r3, 800c586 <_sbrk_r+0x1a>
 800c584:	6023      	str	r3, [r4, #0]
 800c586:	bd38      	pop	{r3, r4, r5, pc}
 800c588:	240020cc 	.word	0x240020cc

0800c58c <__swhatbuf_r>:
 800c58c:	b570      	push	{r4, r5, r6, lr}
 800c58e:	460c      	mov	r4, r1
 800c590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c594:	2900      	cmp	r1, #0
 800c596:	b096      	sub	sp, #88	@ 0x58
 800c598:	4615      	mov	r5, r2
 800c59a:	461e      	mov	r6, r3
 800c59c:	da0d      	bge.n	800c5ba <__swhatbuf_r+0x2e>
 800c59e:	89a3      	ldrh	r3, [r4, #12]
 800c5a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c5a4:	f04f 0100 	mov.w	r1, #0
 800c5a8:	bf14      	ite	ne
 800c5aa:	2340      	movne	r3, #64	@ 0x40
 800c5ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	6031      	str	r1, [r6, #0]
 800c5b4:	602b      	str	r3, [r5, #0]
 800c5b6:	b016      	add	sp, #88	@ 0x58
 800c5b8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ba:	466a      	mov	r2, sp
 800c5bc:	f000 f848 	bl	800c650 <_fstat_r>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	dbec      	blt.n	800c59e <__swhatbuf_r+0x12>
 800c5c4:	9901      	ldr	r1, [sp, #4]
 800c5c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c5ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c5ce:	4259      	negs	r1, r3
 800c5d0:	4159      	adcs	r1, r3
 800c5d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5d6:	e7eb      	b.n	800c5b0 <__swhatbuf_r+0x24>

0800c5d8 <__smakebuf_r>:
 800c5d8:	898b      	ldrh	r3, [r1, #12]
 800c5da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5dc:	079d      	lsls	r5, r3, #30
 800c5de:	4606      	mov	r6, r0
 800c5e0:	460c      	mov	r4, r1
 800c5e2:	d507      	bpl.n	800c5f4 <__smakebuf_r+0x1c>
 800c5e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c5e8:	6023      	str	r3, [r4, #0]
 800c5ea:	6123      	str	r3, [r4, #16]
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	6163      	str	r3, [r4, #20]
 800c5f0:	b003      	add	sp, #12
 800c5f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5f4:	ab01      	add	r3, sp, #4
 800c5f6:	466a      	mov	r2, sp
 800c5f8:	f7ff ffc8 	bl	800c58c <__swhatbuf_r>
 800c5fc:	9f00      	ldr	r7, [sp, #0]
 800c5fe:	4605      	mov	r5, r0
 800c600:	4639      	mov	r1, r7
 800c602:	4630      	mov	r0, r6
 800c604:	f7ff fae2 	bl	800bbcc <_malloc_r>
 800c608:	b948      	cbnz	r0, 800c61e <__smakebuf_r+0x46>
 800c60a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c60e:	059a      	lsls	r2, r3, #22
 800c610:	d4ee      	bmi.n	800c5f0 <__smakebuf_r+0x18>
 800c612:	f023 0303 	bic.w	r3, r3, #3
 800c616:	f043 0302 	orr.w	r3, r3, #2
 800c61a:	81a3      	strh	r3, [r4, #12]
 800c61c:	e7e2      	b.n	800c5e4 <__smakebuf_r+0xc>
 800c61e:	89a3      	ldrh	r3, [r4, #12]
 800c620:	6020      	str	r0, [r4, #0]
 800c622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c626:	81a3      	strh	r3, [r4, #12]
 800c628:	9b01      	ldr	r3, [sp, #4]
 800c62a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c62e:	b15b      	cbz	r3, 800c648 <__smakebuf_r+0x70>
 800c630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c634:	4630      	mov	r0, r6
 800c636:	f000 f81d 	bl	800c674 <_isatty_r>
 800c63a:	b128      	cbz	r0, 800c648 <__smakebuf_r+0x70>
 800c63c:	89a3      	ldrh	r3, [r4, #12]
 800c63e:	f023 0303 	bic.w	r3, r3, #3
 800c642:	f043 0301 	orr.w	r3, r3, #1
 800c646:	81a3      	strh	r3, [r4, #12]
 800c648:	89a3      	ldrh	r3, [r4, #12]
 800c64a:	431d      	orrs	r5, r3
 800c64c:	81a5      	strh	r5, [r4, #12]
 800c64e:	e7cf      	b.n	800c5f0 <__smakebuf_r+0x18>

0800c650 <_fstat_r>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4d07      	ldr	r5, [pc, #28]	@ (800c670 <_fstat_r+0x20>)
 800c654:	2300      	movs	r3, #0
 800c656:	4604      	mov	r4, r0
 800c658:	4608      	mov	r0, r1
 800c65a:	4611      	mov	r1, r2
 800c65c:	602b      	str	r3, [r5, #0]
 800c65e:	f7f4 ff2e 	bl	80014be <_fstat>
 800c662:	1c43      	adds	r3, r0, #1
 800c664:	d102      	bne.n	800c66c <_fstat_r+0x1c>
 800c666:	682b      	ldr	r3, [r5, #0]
 800c668:	b103      	cbz	r3, 800c66c <_fstat_r+0x1c>
 800c66a:	6023      	str	r3, [r4, #0]
 800c66c:	bd38      	pop	{r3, r4, r5, pc}
 800c66e:	bf00      	nop
 800c670:	240020cc 	.word	0x240020cc

0800c674 <_isatty_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4d06      	ldr	r5, [pc, #24]	@ (800c690 <_isatty_r+0x1c>)
 800c678:	2300      	movs	r3, #0
 800c67a:	4604      	mov	r4, r0
 800c67c:	4608      	mov	r0, r1
 800c67e:	602b      	str	r3, [r5, #0]
 800c680:	f7f4 ff2d 	bl	80014de <_isatty>
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d102      	bne.n	800c68e <_isatty_r+0x1a>
 800c688:	682b      	ldr	r3, [r5, #0]
 800c68a:	b103      	cbz	r3, 800c68e <_isatty_r+0x1a>
 800c68c:	6023      	str	r3, [r4, #0]
 800c68e:	bd38      	pop	{r3, r4, r5, pc}
 800c690:	240020cc 	.word	0x240020cc

0800c694 <_init>:
 800c694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c696:	bf00      	nop
 800c698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c69a:	bc08      	pop	{r3}
 800c69c:	469e      	mov	lr, r3
 800c69e:	4770      	bx	lr

0800c6a0 <_fini>:
 800c6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6a2:	bf00      	nop
 800c6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6a6:	bc08      	pop	{r3}
 800c6a8:	469e      	mov	lr, r3
 800c6aa:	4770      	bx	lr
