

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1'
================================================================
* Date:           Wed May 15 18:45:59 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    32771|  20.000 ns|  0.328 ms|    2|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_511_1  |        0|    32769|         6|          4|          4|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp43_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp43_1"   --->   Operation 10 'read' 'cmp43_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub40_cast56_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub40_cast56"   --->   Operation 11 'read' 'sub40_cast56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cmp43_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp43_2"   --->   Operation 12 'read' 'cmp43_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln501_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln501"   --->   Operation 13 'read' 'icmp_ln501_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln496_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln496_1"   --->   Operation 14 'read' 'trunc_ln496_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub40_cast56_cast = sext i13 %sub40_cast56_read"   --->   Operation 15 'sext' 'sub40_cast56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane0, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %x"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_4 = load i13 %x" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 21 'load' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 8191"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%icmp_ln511 = icmp_eq  i13 %x_4, i13 %trunc_ln496_1_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 23 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.67ns)   --->   "%x_5 = add i13 %x_4, i13 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 24 'add' 'x_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.body39.split, void %for.inc77.loopexit.exitStub" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 25 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i13 %x_4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 26 'zext' 'zext_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%cmp41 = icmp_slt  i14 %zext_ln511, i14 %sub40_cast56_cast" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 27 'icmp' 'cmp41' <Predicate = (!icmp_ln511)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln511 = store i13 %x_5, i13 %x" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 28 'store' 'store_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln512 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_26" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:512]   --->   Operation 29 'specpipeline' 'specpipeline_ln512' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln511 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 30 'specloopname' 'specloopname_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 31 'read' 'img_read' <Predicate = (!icmp_ln511)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln517_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 32 'partselect' 'trunc_ln517_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%or_ln516 = or i1 %cmp41, i1 %cmp43_1_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 33 'or' 'or_ln516' <Predicate = (!icmp_ln511)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln516 = br i1 %or_ln516, void %for.inc.1, void %if.then44.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 34 'br' 'br_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln516_1 = or i1 %cmp41, i1 %cmp43_2_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 35 'or' 'or_ln516_1' <Predicate = (!icmp_ln511)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln516_2 = or i1 %cmp41, i1 %icmp_ln501_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 36 'or' 'or_ln516_2' <Predicate = (!icmp_ln511)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln511)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%img_read_11 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 37 'read' 'img_read_11' <Predicate = (!icmp_ln511 & or_ln516)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln517_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_11, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 38 'partselect' 'trunc_ln517_3' <Predicate = (!icmp_ln511 & or_ln516)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln517 = br void %for.inc.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 39 'br' 'br_ln517' <Predicate = (!icmp_ln511 & or_ln516)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_140 = phi i8 %trunc_ln517_3, void %if.then44.1, i8 %trunc_ln517_1, void %for.body39.split" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 40 'phi' 'empty_140' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_in = phi i24 %img_read_11, void %if.then44.1, i24 %img_read, void %for.body39.split" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 41 'phi' 'p_in' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln517 = trunc i24 %p_in" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 42 'trunc' 'trunc_ln517' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln516 = br i1 %or_ln516_1, void %for.inc.2, void %if.then44.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 43 'br' 'br_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_4 : Operation 44 [1/1] (3.63ns)   --->   "%img_read_12 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 44 'read' 'img_read_12' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln517_2 = trunc i24 %img_read_12" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 45 'trunc' 'trunc_ln517_2' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln517_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_12, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 46 'partselect' 'trunc_ln517_5' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln517 = br void %for.inc.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 47 'br' 'br_ln517' <Predicate = (!icmp_ln511 & or_ln516_1)> <Delay = 1.58>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln526 = trunc i24 %img_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:526]   --->   Operation 48 'trunc' 'trunc_ln526' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_138 = phi i8 %trunc_ln517_5, void %if.then44.2, i8 %empty_140, void %for.inc.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 49 'phi' 'empty_138' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_139 = phi i8 %trunc_ln517_2, void %if.then44.2, i8 %trunc_ln517, void %for.inc.1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 50 'phi' 'empty_139' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln516 = br i1 %or_ln516_2, void %for.inc.3, void %if.then44.3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:516]   --->   Operation 51 'br' 'br_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_5 : Operation 52 [1/1] (3.63ns)   --->   "%img_read_13 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 52 'read' 'img_read_13' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln517_4 = trunc i24 %img_read_13" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 53 'trunc' 'trunc_ln517_4' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln517_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_13, i32 8, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 54 'partselect' 'trunc_ln517_7' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln517 = br void %for.inc.3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 55 'br' 'br_ln517' <Predicate = (!icmp_ln511 & or_ln516_2)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty = phi i8 %trunc_ln517_7, void %if.then44.3, i8 %empty_138, void %for.inc.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 56 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_137 = phi i8 %trunc_ln517_4, void %if.then44.3, i8 %empty_139, void %for.inc.2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517]   --->   Operation 57 'phi' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%out_pix = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i16, i8 %empty, i8 %empty_137, i8 %empty_138, i8 %empty_139, i8 %empty_140, i8 %trunc_ln517, i16 %trunc_ln526" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:526]   --->   Operation 58 'bitconcatenate' 'out_pix' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.65ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane0, i64 %out_pix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:528]   --->   Operation 59 'write' 'write_ln528' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln511 = br void %for.body39" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511]   --->   Operation 60 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('x') [8]  (0.000 ns)
	'load' operation ('x', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511) on local variable 'x' [21]  (0.000 ns)
	'add' operation ('x', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511) [24]  (1.679 ns)
	'store' operation ('store_ln511', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511) of variable 'x', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:511 on local variable 'x' [66]  (1.588 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('img_read', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) on port 'img' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) [31]  (3.634 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	fifo read operation ('img_read_11', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) on port 'img' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) [36]  (3.634 ns)

 <State 4>: 3.634ns
The critical path consists of the following:
	fifo read operation ('img_read_12', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) on port 'img' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) [46]  (3.634 ns)

 <State 5>: 3.634ns
The critical path consists of the following:
	fifo read operation ('img_read_13', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) on port 'img' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) [56]  (3.634 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	'phi' operation ('empty', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) with incoming values : ('trunc_ln517_1', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) ('trunc_ln517_3', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) ('trunc_ln517_5', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) ('trunc_ln517_7', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:517) [61]  (0.000 ns)
	fifo write operation ('write_ln528', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:528) on port 'bytePlanes_plane0' (/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:528) [65]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
