$date
	Fri Feb 13 15:51:10 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 9 ! i_mem_addr_o [8:0] $end
$var wire 1 " d_mem_wen_o $end
$var wire 64 # d_mem_data_o [63:0] $end
$var wire 8 $ d_mem_addr_o [7:0] $end
$var wire 1 % cpu_done $end
$var parameter 32 & CLK_PERIOD $end
$var parameter 32 ' D_MEM_DEPTH $end
$var parameter 32 ( I_MEM_DEPTH $end
$var parameter 32 ) NOP $end
$var parameter 5 * R0 $end
$var parameter 5 + R1 $end
$var parameter 5 , R2 $end
$var parameter 5 - R3 $end
$var reg 1 . clk $end
$var reg 64 / d_mem_data_i [63:0] $end
$var reg 32 0 i_mem_data_i [31:0] $end
$var reg 1 1 rst_n $end
$var integer 32 2 error_cnt [31:0] $end
$var integer 32 3 i [31:0] $end
$var integer 32 4 k [31:0] $end
$scope function build_instr $end
$var reg 1 5 mw $end
$var reg 5 6 r0 [4:0] $end
$var reg 5 7 r1 [4:0] $end
$var reg 5 8 rd [4:0] $end
$var reg 1 9 rw $end
$var reg 32 : tmp [31:0] $end
$upscope $end
$scope module u_cpu $end
$var wire 1 . clk $end
$var wire 64 ; d_mem_data_i [63:0] $end
$var wire 64 < d_mem_data_o [63:0] $end
$var wire 1 " d_mem_wen_o $end
$var wire 9 = i_mem_addr_o [8:0] $end
$var wire 32 > i_mem_data_i [31:0] $end
$var wire 32 ? instr_if [31:0] $end
$var wire 1 @ pc_en $end
$var wire 5 A reg_write_addr [4:0] $end
$var wire 64 B reg_write_data [63:0] $end
$var wire 1 C reg_write_en $end
$var wire 1 1 rst_n $end
$var wire 1 D reg_write_wb $end
$var wire 1 E reg_write_mem $end
$var wire 1 F reg_write_id $end
$var wire 1 G reg_write_ex $end
$var wire 5 H rdaddr_wb [4:0] $end
$var wire 5 I rdaddr_mem [4:0] $end
$var wire 5 J rdaddr_id [4:0] $end
$var wire 5 K rdaddr_ex [4:0] $end
$var wire 5 L r1addr_id [4:0] $end
$var wire 64 M r1_out_mem [63:0] $end
$var wire 64 N r1_out_id [63:0] $end
$var wire 64 O r1_out_ex [63:0] $end
$var wire 5 P r0addr_id [4:0] $end
$var wire 64 Q r0_out_mem [63:0] $end
$var wire 64 R r0_out_id [63:0] $end
$var wire 64 S r0_out_ex [63:0] $end
$var wire 9 T pc_if [8:0] $end
$var wire 1 U mem_write_mem $end
$var wire 1 V mem_write_id $end
$var wire 1 W mem_write_ex $end
$var wire 32 X instr_id [31:0] $end
$var wire 8 Y d_mem_addr_o [7:0] $end
$var wire 1 % cpu_done $end
$scope module ex_mem_reg $end
$var wire 135 Z D [134:0] $end
$var wire 1 . clk $end
$var wire 1 [ en $end
$var wire 1 1 rst_n $end
$var parameter 36 \ NUM_REG $end
$var reg 135 ] Q [134:0] $end
$upscope $end
$scope module id_ex_reg $end
$var wire 135 ^ D [134:0] $end
$var wire 1 . clk $end
$var wire 1 _ en $end
$var wire 1 1 rst_n $end
$var parameter 36 ` NUM_REG $end
$var reg 135 a Q [134:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 32 b D [31:0] $end
$var wire 1 . clk $end
$var wire 1 c en $end
$var wire 1 1 rst_n $end
$var parameter 32 d NUM_REG $end
$var reg 32 e Q [31:0] $end
$upscope $end
$scope module mem_wb_reg $end
$var wire 6 f D [5:0] $end
$var wire 1 . clk $end
$var wire 1 g en $end
$var wire 1 1 rst_n $end
$var parameter 33 h NUM_REG $end
$var reg 6 i Q [5:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 . clk $end
$var wire 1 @ en $end
$var wire 1 1 rst_n $end
$var reg 9 j pc_out [8:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 . clk $end
$var wire 5 k r0addr [4:0] $end
$var wire 5 l r1addr [4:0] $end
$var wire 5 m waddr [4:0] $end
$var wire 64 n wdata [63:0] $end
$var wire 1 C wena $end
$var reg 64 o r0data [63:0] $end
$var reg 64 p r1data [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 h
b100000 d
b10000111 `
b10000111 \
b11 -
b10 ,
b1 +
b0 *
b0 )
b1000000 (
b1000000 '
b1010 &
$end
#0
$dumpvars
b0 p
b0 o
b100 n
b0 m
b0 l
b0 k
b0 j
b0 i
1g
b0 f
b0 e
1c
b1000000010000000000000000000000 b
b0 a
1_
b0 ^
b0 ]
1[
b0 Z
b0 Y
b0 X
0W
0V
0U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
0G
0F
0E
0D
0C
b100 B
b0 A
1@
b1000000010000000000000000000000 ?
b1000000010000000000000000000000 >
b0 =
b0 <
b100 ;
b10010011000000000000000000000000 :
09
b0 8
b10 7
b11 6
15
b100000 4
b1000000 3
b0 2
01
b1000000010000000000000000000000 0
b100 /
0.
0%
b0 $
b0 #
0"
b0 !
$end
#5000
1.
#10000
0.
#15000
1.
#20000
0.
#25000
b10 J
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 ^
1F
b1000000011000000000000000000000 ?
b1000000011000000000000000000000 b
b1000000011000000000000000000000 0
b1000000011000000000000000000000 >
b1000000010000000000000000000000 X
b1000000010000000000000000000000 e
b1 !
b1 =
b1 T
b1 j
11
1.
#30000
0.
#35000
b0 ?
b0 b
b0 0
b0 >
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 ^
b11 J
b10 K
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 Z
1G
b10 !
b10 =
b10 T
b10 j
b1000000011000000000000000000000 X
b1000000011000000000000000000000 e
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 a
1.
#40000
0.
#45000
b10 I
b100010 f
1E
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 Z
b11 K
b0 J
b0 ^
0F
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 ]
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 a
b0 X
b0 e
b11 !
b11 =
b11 T
b11 j
1.
#50000
0.
#55000
b0 K
b0 Z
0G
b100011 f
b11 I
b10 A
b10 m
b10 H
1C
1D
b100 !
b100 =
b100 T
b100 j
b0 a
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 ]
b100010 i
1.
#60000
0.
#65000
b11 A
b11 m
b11 H
b0 I
b0 f
0E
b10010011000000000000000000000000 ?
b10010011000000000000000000000000 b
b10010011000000000000000000000000 0
b10010011000000000000000000000000 >
b100011 i
b0 ]
b101 !
b101 =
b101 T
b101 j
1.
#70000
0.
#75000
b100 N
b100 p
b100 R
b100 o
b0 ?
b0 b
b0 0
b0 >
b10 L
b10 l
b11 P
b11 k
b10000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000 ^
1V
b0 A
b0 m
b0 H
0C
0D
b110 !
b110 =
b110 T
b110 j
b10010011000000000000000000000000 X
b10010011000000000000000000000000 e
b0 i
1.
#80000
0.
#85000
b0 N
b0 p
b0 R
b0 o
b100 O
b100 S
b10000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000 Z
1W
b0 L
b0 l
b0 P
b0 k
b0 ^
0V
b10000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000 a
b0 X
b0 e
b111 !
b111 =
b111 T
b111 j
1.
#90000
0.
#95000
b1100100 B
b1100100 n
b1100100 /
b1100100 ;
b100 $
b100 Y
b0 O
b0 S
b0 Z
0W
b100 #
b100 <
b100 M
b100 Q
1"
1U
b1000 !
b1000 =
b1000 T
b1000 j
b0 a
b10000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000 ]
1.
#100000
0.
#105000
b0 $
b0 Y
b0 #
b0 <
b0 M
b0 Q
0"
0U
b100 B
b100 n
b100 /
b100 ;
b0 ]
b1001 !
b1001 =
b1001 T
b1001 j
1.
#110000
0.
#115000
b1010 !
b1010 =
b1010 T
b1010 j
1.
#120000
0.
#125000
b1011 !
b1011 =
b1011 T
b1011 j
1.
#130000
0.
#135000
b1100 !
b1100 =
b1100 T
b1100 j
1.
#140000
0.
#145000
b1101 !
b1101 =
b1101 T
b1101 j
1.
#150000
0.
#155000
b1110 !
b1110 =
b1110 T
b1110 j
1.
#160000
0.
#165000
b1111 !
b1111 =
b1111 T
b1111 j
1.
#170000
0.
#175000
b10000 !
b10000 =
b10000 T
b10000 j
1.
#180000
0.
#185000
b10001 !
b10001 =
b10001 T
b10001 j
1.
#190000
0.
#195000
b10010 !
b10010 =
b10010 T
b10010 j
1.
#200000
0.
#205000
b10011 !
b10011 =
b10011 T
b10011 j
1.
#210000
0.
#215000
b10100 !
b10100 =
b10100 T
b10100 j
1.
#220000
0.
#225000
b10101 !
b10101 =
b10101 T
b10101 j
1.
