

================================================================
== Vitis HLS Report for 'cyclicPrefixRemoval'
================================================================
* Date:           Thu May 11 14:29:48 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        cpr
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  81.940 us|  81.940 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      45|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_188_p2   |         +|   0|  0|  17|          14|           1|
    |add_ln11_fu_112_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln14_fu_143_p2     |         +|   0|  0|  24|          17|          12|
    |add_ln17_fu_159_p2     |         +|   0|  0|  24|          17|          13|
    |ap_condition_89        |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_106_p2    |      icmp|   0|  0|  12|          14|          15|
    |icmp_ln13_fu_121_p2    |      icmp|   0|  0|  12|          14|          13|
    |select_ln13_fu_175_p3  |    select|   0|  0|  14|           1|          14|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 124|          93|          72|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   14|         28|
    |ap_sig_allocacmp_z_load  |   9|          2|   14|         28|
    |i_fu_62                  |   9|          2|   14|         28|
    |z_fu_58                  |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_reg_222              |  14|   0|   14|          0|
    |i_fu_62                  |  14|   0|   14|          0|
    |z_fu_58                  |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|input_r_address0   |  out|   14|   ap_memory|              input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|              input_r|         array|
|input_r_q0         |   in|   46|   ap_memory|              input_r|         array|
|output_r_address0  |  out|   13|   ap_memory|             output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|             output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|             output_r|         array|
|output_r_d0        |  out|   46|   ap_memory|             output_r|         array|
+-------------------+-----+-----+------------+---------------------+--------------+

