{"prompt": "Please act as a professional verilog designer.\n\nImplement a module to achieve serial input data accumulation output, input is 8bit data. The valid_in will be set to 1 before the first data comes in. Whenever the module receives 4 input data, the data_out outputs 4 received data accumulation results and sets the valid_out to be 1 (will last only 1 cycle).\n\nModule name:  \n    accu               \nInput ports:\n\tclk: Clock input for synchronization.\n\trst_n: Active-low reset signal.\n\tdata_in[7:0]: 8-bit input data for addition.\n\tvalid_in: Input signal indicating readiness for new data.   \nOutput ports:\n    valid_out: Output signal indicating when 4 input data accumulation is reached.\n\tdata_out[9:0]: 10-bit output data representing the accumulated sum.\n\nImplementation:\nWhen valid_in is 1, data_in is a valid input. Accumulate four valid input data_in values and calculate the output data_out by adding these four values together. \nThere is no output when there are fewer than four data_in inputs in the interim. Along with the output data_out, a cycle of valid_out=1 will appear as a signal. \nThe valid_out signal is set to 1 when the data_out outputs 4 received data accumulation results. Otherwise, it is set to 0.", "module_header": "module accu(\n    input               clk         ,   \n    input               rst_n       ,\n    input       [7:0]   data_in     ,\n    input               valid_in     ,\n \n    output  reg         valid_out     ,\n    output  reg [9:0]   data_out\n);", "module_name": "accu", "testbench": "`timescale  1ns / 1ps\n\nmodule testbench;\n\nparameter PERIOD  = 10;\nreg   clk                                  = 0 ;\nreg   rst_n                                = 0 ;\nreg   [7:0]  data_in                       = 0 ;\nreg   valid_in                             = 0 ;\n\nwire  valid_out                              ;\nwire  [9:0]  data_out                       ;\n\n\ninitial\nbegin\n    forever #(PERIOD/2)  clk=~clk;\nend\n\ninitial\nbegin\n    #(PERIOD*2) rst_n  =  1;\nend\n\naccu  uut (\n    .clk                     ( clk             ),\n    .rst_n                   ( rst_n           ),\n    .data_in                 ( data_in   [7:0] ),\n    .valid_in                ( valid_in        ),\n\n    .valid_out               ( valid_out       ),\n    .data_out                ( data_out  [9:0] )\n);\n\ninitial\nbegin\n    #(PERIOD*1+0.01); \n    #(PERIOD)   data_in = 8'd1;valid_in = 1;\n    #(PERIOD)   data_in = 8'd2;\n    #(PERIOD)   data_in = 8'd3;\n    #(PERIOD)   data_in = 8'd14;\n\n    #(PERIOD)   data_in = 8'd5;\n    #(PERIOD)   data_in = 8'd2;\n    #(PERIOD)   data_in = 8'd103;\n    #(PERIOD)   data_in = 8'd4;\n\n    #(PERIOD)   data_in = 8'd5;\n    #(PERIOD)   data_in = 8'd6;\n    #(PERIOD)   data_in = 8'd3;\n    #(PERIOD)   data_in = 8'd54;\n    #(PERIOD*2);\n    $finish;\nend\n\nreg [9:0] result [0:2];\ninitial begin\n    result[0] = 9'd20;\n    result[1] = 9'd114;\n    result[2] = 9'd68;\nend\n\ninteger i;\ninteger casenum = 0;\ninteger error = 0;\n\ninitial\nbegin\n    for (i = 0; i < 15; i = i + 1) begin\n        #((PERIOD) * 1);         \n        if (valid_out) begin\n            error = (data_out == result[casenum]) ? error : error + 1;\n            casenum = casenum + 1;\n        end        \n    end\n    if(error==0 && casenum==3)\n\tbegin\n\t\t$display(\"===========Your Design Passed===========\");\n        end\n\telse\n\tbegin\n\t\t$display(\"===========Error===========\");\n\tend\n    $finish;\nend\n\n\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of a 16-bit full adder in combinational logic.\n\nModule name:  \n    adder_16bit               \nInput ports:\n    a[15:0]: 16-bit input operand A.\n    b[15:0]: 16-bit input operand B.\n    Cin: Carry-in input.\nOutput ports:\n    y[15:0]: 16-bit output representing the sum of A and B.\n    Co: Carry-out output.\n\nImplementation:\nIn the adder_16bit module, you need to design a small bit-width adder(8-bit adder), which will be instantiated multiple times.", "module_header": "module adder_16bit (\n    input wire [15:0] a,\n    input wire [15:0] b,\n    input wire Cin,\n    output wire [15:0] y,\n    output wire Co\n);", "module_name": "adder_16bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg [15:0] a;\n    reg [15:0] b;\n    reg Cin;\n\n    wire [15:0] y;\n    wire Co;\n\n    wire [16:0] tb_sum;\n    wire tb_co;\n\n    assign tb_sum = a + b;\n    assign tb_co = tb_sum[16];\n\n    integer i;\n    integer error = 0;\n\n    initial begin\n        for (i = 0; i < 100; i = i + 1) begin\n            a = {$random};\n            b = {$random};\n            Cin = 0;\n\n            #10;\n            error = (y !== tb_sum[15:0] || Co !== tb_co) ? error + 1 : error;\n        end\n\n        if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n            $display(\"===========Test completed with %d / 100 failures===========\", error);\n        end\n    end\n\n    adder_16bit uut (\n        .a(a),\n        .b(b),\n        .Cin(Cin),\n\n        .y(y),\n        .Co(Co)\n    );\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of a carry-lookahead 32-bit adder that uses the Carry-Lookahead Adder (CLA) architecture.\n\nModule name:  \n    adder_32bit               \nInput ports:\n    A[32:1]: 32-bit input operand A.\n    B[32:1]: 32-bit input operand B.\nOutput ports:\n    S[32:1]: 32-bit output representing the sum of A and B.\n    C32: Carry-out output.\n\nImplementation:\nThe top module adder_32bit consists of several instances of the 16 bit CLA block you design.", "module_header": "module adder_32bit(A,B,S,C32);\n     input [32:1] A;\n     input [32:1] B;\n     output [32:1] S;\n     output C32;", "module_name": "adder_32bit", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n  \n  reg [31:0] A;\n  reg [31:0] B;\n  wire [31:0] S;\n  wire C32;\n  \n  integer i; \n  integer error = 0; \n  reg [33:0] expected_sum; \n  \n  // Instantiate the module\n  adder_32bit uut (\n    .A(A), \n    .B(B), \n    .S(S), \n    .C32(C32)\n  );\n  \n  // Randomize inputs and check output\n  initial begin\n    for (i = 0; i < 100; i = i + 1) begin\n      A = $random;\n      B = $random;\n      #10; \n      // Calculate expected sum and carry out\n      expected_sum = A + B;\n      error = (S !== expected_sum[31:0] || C32 !== expected_sum[32]) ? error+1 : error; \n    end\n    if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Test completed with %d /100 failures===========\", error);\n    end\n  end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of an 8-bit adder with multiple bit-level adders in combinational logic. \n\nModule name:  \n    adder_8bit               \nInput ports:\n    a[7:0]: 8-bit input operand A.\n    b[7:0]: 8-bit input operand B.\n    cin: Carry-in input.\nOutput ports:\n    sum[7:0]: 8-bit output representing the sum of A and B.\n    cout: Carry-out output.\n\nImplementation:\nThe module utilizes a series of bit-level adders (full adders) to perform the addition operation.", "module_header": "module adder_8bit(\n    input [7:0] a, b, \n    input cin, \n    output [7:0] sum, \n    output cout);", "module_name": "adder_8bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  \n  reg [7:0] a;\n  reg [7:0] b;\n  reg cin;\n  wire [7:0] sum;\n  wire cout;\n  \n  integer i; // Declare the loop variable here\n  integer fail_count;\n  integer error = 0;\n  \n  // Instantiate the module\n  adder_8bit uut (\n    .a(a), \n    .b(b), \n    .cin(cin), \n    .sum(sum), \n    .cout(cout)\n  );\n  \n  // Randomize inputs and check output\n  initial begin\n    for (i = 0; i < 100; i = i + 1) begin\n        a = $random & 8'hff;\n        b = $random & 8'hff;\n        cin = $random & 1'b1;\n        #10;\n        error = (sum !== a + b + cin) ? error+1 : error; \n    end\n    if (error == 0) begin\n      $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n      $display(\"===========Test completed with %d /100 failures===========\", error);\n    end\n\n  end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of a 4-bit BCD adder for decimal arithmetic operations. \n\nModule name:  \n    adder_bcd               \nInput ports:\n    A [3:0]: First BCD input (4-bit, representing a decimal digit from 0 to 9).\n    B [3:0]: Second BCD input (4-bit, representing a decimal digit from 0 to 9).\n    Cin: Carry-in input (1-bit).\nOutput ports:\n    Sum [3:0]: 4-bit output representing the sum of the two BCD inputs, corrected to be a valid BCD digit (0\u20139).\n    Cout: Carry-out output (1-bit), used when the sum exceeds the decimal value of 9.\n\nImplementation:\nAddition: The module performs binary addition of A, B, and Cin.\nBCD Correction: If the sum exceeds 9 (binary 1001), a correction of 6 (binary 0110) is added to the sum. This correction ensures that the result is within the BCD range.\nCarry Generation: If the result of the addition exceeds 9, a carry-out (Cout) is generated, signaling that the BCD sum exceeds a single decimal digit.", "module_header": "module adder_bcd (\n    input  [3:0] A,   // First BCD number (0-9)\n    input  [3:0] B,   // Second BCD number (0-9)\n    input  Cin,       // Input carry\n    output [3:0] Sum, // BCD sum (0-9)\n    output Cout       // Output carry\n);", "module_name": "adder_bcd", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  reg [3:0] A;    // First BCD input (4 bits)\n  reg [3:0] B;    // Second BCD input (4 bits)\n  reg Cin;        // Carry-in input (1 bit)\n  wire [3:0] Sum; // BCD sum output (4 bits)\n  wire Cout;      // Carry-out output (1 bit)\n\n  integer i;      \n  integer error = 0; \n  reg [4:0] expected_sum; \n\n\n  adder_bcd uut (\n    .A(A),\n    .B(B),\n    .Cin(Cin),\n    .Sum(Sum),\n    .Cout(Cout)\n  );\n\n  initial begin\n    for (i = 0; i < 100; i = i + 1) begin\n        A = $random % 10; \n        B = $random % 10;\n        Cin = $random % 2;\n        if (A > 9) A = A % 10;\n        if (B > 9) B = B % 10;\n        // Wait for the operation to complete\n        #10;\n\n        expected_sum = A + B + Cin;\n\n        // Adjust for BCD overflow (sum greater than 9)\n        if (expected_sum > 9) begin\n            expected_sum = expected_sum + 6;  // Correct the sum for BCD\n        end\n\n        // Check the result of the BCD adder\n        if ({Cout, Sum} !== expected_sum) begin\n            error = error + 1;\n            $display(\"Test failed: A = %d, B = %d, Cin = %d | Expected = %d, Got = %d, Cout = %d\", \n                     A, B, Cin, expected_sum, Sum, Cout);\n        end\n    end\n    \n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"===========Error===========\", error);\n    end\n\n    $finish;\n  end\n\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of a 64-bit ripple carry adder, which includes several registers to enable the pipeline stages. The output result is available on the result port, and the o_en = 1 indicates the availability of the result.\n\nModule name:  \n    adder_pipe_64bit               \nInput ports:\n    clk: Clock input\n    rst_n: Active low reset signal\n    i_en: Enable signal for addition operation\n    adda: 64-bit input operand A\n    addb: 64-bit input operand B\n   \nOutput ports:\n    result: 65-bit output representing the sum of adda and addb.\n    o_en: Output enable signal.   \n\nImplementation:\nThe module includes several registers to enable the pipeline stages and synchronize the input enable signal (i_en). These registers are controlled by the clock (clk) and reset (rst_n) signals.\nThe sum values for each pipeline stage are calculated by adding the corresponding input operands and carry signals.\nThe output enable signal (o_en) is updated based on the pipeline stages and synchronized with the clock (clk) and reset (rst_n) signals.", "module_header": "module adder_pipe_64bit\n#(\n    parameter DATA_WIDTH = 64,\n    parameter STG_WIDTH = 16\n)\n(\n    input clk,\n    input rst_n,\n    input i_en,\n    input [DATA_WIDTH-1:0] adda,\n    input [DATA_WIDTH-1:0] addb,\n    output [DATA_WIDTH:0] result,\n    output reg o_en\n);", "module_name": "adder_pipe_64bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  parameter DATA_WIDTH = 64;\n  parameter STG_WIDTH = 16;\n\n  reg CLK;\n  reg RST;\n  reg i_en;\n  wire o_en;\n  reg [DATA_WIDTH-1:0] PLUS_A;\n  reg [DATA_WIDTH-1:0] PLUS_B;\n  wire [DATA_WIDTH:0] SUM_OUT;\n  wire [DATA_WIDTH:0] sum_out_golden;\n  reg [DATA_WIDTH:0] sum_out_golden_ff1;\n  reg [DATA_WIDTH:0] sum_out_golden_ff2;\n  reg [DATA_WIDTH:0] sum_out_golden_ff3;\n  reg [DATA_WIDTH:0] sum_out_golden_ff4;\n\n  assign {sum_out_golden} = PLUS_A + PLUS_B;\n\n  always #2 CLK = ~CLK;\n\n  integer error = 0;\n  initial begin\n    CLK = 0;\n    repeat (100) begin\n      RST = 0;\n      i_en = 0;\n      #8 RST = 1;\n      i_en = 1'b1;\n      PLUS_A = $random * $random;\n      PLUS_B = $random * $random;\n      while(o_en==0) begin\n        @(negedge CLK);\n      end\n        error = ((PLUS_A + PLUS_B) == SUM_OUT && o_en ==1 ) ? error : error + 1;\n      @(negedge CLK);\n    end\n\n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Test completed with %d / 100 failures ===========\", error);\n    end\n\n    $finish;\n  end\n\n  always @(posedge CLK, negedge RST) begin\n    if (!RST) begin\n      sum_out_golden_ff1 <= 'd0;\n      sum_out_golden_ff2 <= 'd0;\n      sum_out_golden_ff3 <= 'd0;\n      sum_out_golden_ff4 <= 'd0;\n    end\n    else begin\n      sum_out_golden_ff1 <= sum_out_golden;\n      sum_out_golden_ff2 <= sum_out_golden_ff1;\n      sum_out_golden_ff3 <= sum_out_golden_ff2;\n      sum_out_golden_ff4 <= sum_out_golden_ff3;\n    end\n  end\n\n  adder_pipe_64bit #(\n    .DATA_WIDTH(DATA_WIDTH),\n    .STG_WIDTH(STG_WIDTH)\n  )\n  u_pip_add64 (\n    .clk (CLK),\n    .rst_n (RST),\n    .i_en (i_en),\n    .adda (PLUS_A),\n    .addb (PLUS_B),\n    .result (SUM_OUT),\n    .o_en (o_en)\n  );\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement an ALU for a 32-bit MIPS-ISA CPU. The \u201ca\u201d and \u201cb\u201d are the two operands of the ALU, the \u201caluc\u201d is the opcode, and the \u201cr\u201d gives out the result. \u201czero\u201d means if the result is zero, \u201ccarry\u201d means if there is a carry bit, \u201cnegative\u201d means if the result is negative, \u201coverflow\u201d means if the computation is overflow, the \u201cflag\u201d is the result of \u201cslt\u201d and \u201csltu\u201d instructions. The supported operations and corresponding opcode are shown below:\n    parameter ADD = 6'b100000;\n    parameter ADDU = 6'b100001;\n    parameter SUB = 6'b100010;\n    parameter SUBU = 6'b100011;\n    parameter AND = 6'b100100;\n    parameter OR = 6'b100101;\n    parameter XOR = 6'b100110;\n    parameter NOR = 6'b100111;\n    parameter SLT = 6'b101010;\n    parameter SLTU = 6'b101011;\n    parameter SLL = 6'b000000;\n    parameter SRL = 6'b000010;\n    parameter SRA = 6'b000011;\n    parameter SLLV = 6'b000100;\n    parameter SRLV = 6'b000110;\n    parameter SRAV = 6'b000111;\n    parameter LUI = 6'b001111;\n\nModule name:  \n    alu               \nInput ports:\n    a: a 32-bit input operand\n    b: a 32-bit input operand\n    aluc: a 6-bit control signal for selecting the operation to be performed\nOutput ports:\n    r: a 32-bit output representing the result of the operation\n    zero: a 1-bit output indicating whether the result is zero\n    carry: a 1-bit output indicating whether a carry occurred during the operation\n    negative: a 1-bit output indicating whether the result is negative\n    overflow: a 1-bit output indicating whether an overflow occurred during the operation\n    flag: a 1-bit output representing a general flag, which is set based on specific operations (SLT and SLTU)\n\nImplementation:\nThe module uses parameters to define the control signals for various operations, such as ADD, SUB, AND, OR, etc. \nThe module assigns the input operands to the signed wires and the output result (r) to the lower 32 bits of the register (res[31:0]). The flag output is determined based on the control signal (aluc) and is set to '1' when the operation is SLT or SLTU, and 'z' (high-impedance) otherwise. The zero output is set to '1' when the result is all zeros, and '0' otherwise.\nInside the always block, a case statement is used to perform the appropriate operation based on the control signal (aluc). The result is assigned to the register (res) accordingly. For shift operations (SLL, SRL, SRA, SLLV, SRLV, SRAV), the shift amount is determined by the value of 'a' or 'a[4:0]'. For the LUI operation, the upper 16 bits of 'a' are concatenated with 16 zeros to form the result.\nIf the control signal (aluc) does not match any defined operation, the result is assigned as 'z' (high-impedance).", "module_header": "module alu(\n    input [31:0] a,\n    input [31:0] b,\n    input [5:0] aluc,\n    output [31:0] r,\n    output zero,\n    output carry,\n    output negative,\n    output overflow,\n    output flag\n    );", "module_name": "alu", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg [31:0] a;\n    reg [31:0] b;\n    reg [5:0] aluc;\n    wire [31:0] r;\n    wire zero;\n    wire carry;\n    wire negative;\n    wire overflow;\n    wire flag;\n    reg[4:0]cnt;\n    \n    alu uut(a,b,aluc,r,zero,carry,negative,overflow,flag);\n\n    parameter ADD = 6'b100000;\n    parameter ADDU = 6'b100001;\n    parameter SUB = 6'b100010;\n    parameter SUBU = 6'b100011;\n    parameter AND = 6'b100100;\n    parameter OR = 6'b100101;\n    parameter XOR = 6'b100110;\n    parameter NOR = 6'b100111;\n    parameter SLT = 6'b101010;\n    parameter SLTU = 6'b101011;\n    parameter SLL = 6'b000000;\n    parameter SRL = 6'b000010;\n    parameter SRA = 6'b000011;\n    parameter SLLV = 6'b000100;\n    parameter SRLV = 6'b000110;\n    parameter SRAV = 6'b000111;\n    parameter JR = 6'b001000;\n    parameter LUI = 6'b001111;\n\n    reg[5:0]opcodes[0:31];\n    reg[31:0]reference[0:31];\n    reg error=0;\n    integer file_open;\n    initial begin\n\n    $readmemh(test_file/\"reference.dat\",reference);\n\n    opcodes[0]=ADD;\n    opcodes[1]=ADDU;\n    opcodes[2]=SUB;\n    opcodes[3]=SUBU;\n    opcodes[4]=AND;\n    opcodes[5]=OR;\n    opcodes[6]=XOR;\n    opcodes[7]=NOR;\n    opcodes[8]=SLT;\n    opcodes[9]=SLTU;\n    opcodes[10]=SLL;\n    opcodes[11]=SRL;\n    opcodes[12]=SRA;\n    opcodes[13]=SLLV;\n    opcodes[14]=SRLV;\n    opcodes[15]=SRAV;\n    //opcodes[16]=JR;\n    opcodes[16]=LUI;\n    a=32'h0000001c;\n    b=32'h00000021;\n    #5;\n\n    cnt = 0;\n\n    \n    for(cnt=0;cnt<17;cnt=cnt+1)\n        begin\n        #5;\n        aluc=opcodes[cnt];\n        #5;\n        error=error|(reference[cnt]!=r);\n    end\n\n\tif(error==0)\n\tbegin\n\t\t$display(\"===========Your Design Passed===========\");\n        end\n\telse\n\tbegin\n\t\t$display(\"===========Error===========\");\n\tend\n    $finish;\n    end\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement an asynchronous FIFO, FIFO bit width and depth can be configured(parameter DEPTH = 16, parameter WIDTH = 8). The asynchronous FIFO structure is divided into several parts. The first part is dual-port RAM, which is used for data storage. Instantiate dual-port RAM as a submodule, The RAM ports are input wclk, input wenc, input [$clog2(DEPTH)-1:0] waddr, input [WIDTH-1:0] wdata, input rclk, input renc, input [$clog2(DEPTH)-1:0] raddr, output reg [WIDTH-1:0] rdata. The second part is the data write controller. The third part is the data read controller. The fourth part is the read pointer synchronizer. The read pointer is collected using the two-stage trigger of the write clock and output to the data write controller. The fifth part is the write pointer synchronizer, which uses the two-stage trigger of the read clock to collect the write pointer and output it to the data read controller.\nThe method of empty and full judgment is to generate empty and full signals by comparing the Gray code. Use 4-bit Gray code as a read/write pointer for a FIFO with depth 8. The gray code is converted to a four-digit binary number, using the lower three digits of the binary number as the address to access RAM. When the read and write Pointers are equal, the FIFO is null.\nWhen the write pointer has one more cycle RAM than the read pointer, the highest and second-highest bits of the read and write pointer are opposite, the remaining bits are the same, and the FIFO is full.\n\nModule name:  \n    asyn_fifo  \n\nInput ports:\n\twclk: Write clock signal used for synchronous write operations.\n\trclk: Read clock signal used for synchronous read operations.\n\twrstn: Write reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n\trrstn: Read reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n\twinc: Write increment signal. Used to trigger write operations.\n\trinc: Read increment signal. Used to trigger read operations.\n\twdata: Write data input. The width [WIDTH-1:0] is configurable and represents the data to be written into the FIFO.\n\nOutput ports:\n    wfull: Write full signal. Indicates if the FIFO is full and cannot accept further write operations.\n    rempty: Read empty signal. Indicates if the FIFO is empty and cannot provide any data for read operations.\n    rdata: Read data output. The width [WIDTH-1:0] is configurable and represents the data read from the FIFO.\n\nParameter:\n\tWIDTH = 8\n\tDEPTH = 16\n\nImplementation:\nThe module implements an asynchronous FIFO using a dual-port RAM module and additional logic for managing read and write pointers.\nDual-port RAM:\nThe module instantiates a dual-port RAM module named \"dual_port_RAM\" with configurable depth and width.\nThe RAM module has separate clock inputs for write (wclk) and read (rclk) operations.\nThe RAM module has separate address inputs for write (waddr) and read (raddr) operations.\nThe RAM module has a write enable input (wenc) and a write data input (wdata).\nThe RAM module has a read enable input (renc) and a read data output (rdata).\nThe RAM module stores data in a two-dimensional array, RAM_MEM, with a size of DEPTH by WIDTH.\nWrite and Read Pointers:\nThe module includes logic to manage write and read pointers for asynchronous operation.\nThe write and read pointers are represented by binary registers, waddr_bin and raddr_bin, respectively.\nThe write and read pointers are incremented based on the write and read increment signals (winc and rinc), respectively.\nThe write pointer is incremented on the positive edge of the write clock (posedge wclk) and reset to 0 on write reset (~wrstn).\nThe read pointer is incremented on the positive edge of the read clock (posedge rclk) and reset to 0 on read reset (~rrstn).\nGray Code Conversion:\nThe write and read pointers are converted to Gray code using XOR operations with right-shifted values.\nThe converted write and read pointers are stored in registers wptr and rptr, respectively.\nThe Gray code conversion reduces glitches and ensures proper synchronization of the write and read pointers.\nPointer Buffers:\nThe module includes buffer registers (wptr_buff and rptr_buff) to hold the previous values of the write and read pointers.\nThe buffer registers are updated on the positive edge of the respective clocks and reset to 0 on the respective resets (~wrstn and ~rrstn).\nThe buffer registers are used to synchronize the write and read pointers for determining the full and empty conditions.\nFull and Empty Signals:\nThe module compares the current write and read pointers (wptr and rptr_syn) to determine if the FIFO is full or empty.\nThe wfull output is set to 1 when the write pointer is equal to the bitwise negation of the most significant bit of the read pointer concatenated with the remaining bits of the read pointer.\nThe rempty output is set to 1 when the read pointer is equal to the write pointer.\nInput and Output Connections:\nThe module connects the input and output signals to the dual-port RAM module based on the control signals and pointer values.\nThe wen and ren signals control the write and read enable signals of the RAM module, respectively.\nThe wdata input is connected to the write data input (wdata) of the RAM module.\nThe rdata output is connected to the read data output (rdata) of the RAM module.", "module_header": "module asyn_fifo#(\n\tparameter\tWIDTH = 8,\n\tparameter \tDEPTH = 16\n)(\n\tinput \t\t\t\t\twclk\t, \n\tinput \t\t\t\t\trclk\t,   \n\tinput \t\t\t\t\twrstn\t,\n\tinput\t\t\t\t\trrstn\t,\n\tinput \t\t\t\t\twinc\t,\n\tinput \t\t\t \t\trinc\t,\n\tinput \t\t[WIDTH-1:0]\twdata\t,\n\n\toutput wire\t\t\t\twfull\t,\n\toutput wire\t\t\t\trempty\t,\n\toutput wire [WIDTH-1:0]\trdata\n);\n\nparameter ADDR_WIDTH = $clog2(DEPTH);", "module_name": "asyn_fifo", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  reg wclk, rclk, wrstn, rrstn, winc, rinc;\n  reg [7:0] wdata;\n  wire wfull, rempty;\n  wire [7:0] rdata;\n  \n  asyn_fifo #(.WIDTH(8), .DEPTH(16)) dut (\n    .wclk(wclk),\n    .rclk(rclk),\n    .wrstn(wrstn),\n    .rrstn(rrstn),\n    .winc(winc),\n    .rinc(rinc),\n    .wdata(wdata),\n    .wfull(wfull),\n    .rempty(rempty),\n    .rdata(rdata)\n  );\n  \n  always #5 wclk = ~wclk;\n  always #10 rclk = ~rclk;\n  \n  initial begin\n    wclk = 0;\n    rclk = 0;\n    wrstn = 0;\n    rrstn = 0;\n    winc = 0;\n    rinc = 0;\n    wdata = 0;\n  end\n\n  // Apply reset and initialize FIFO\n  initial begin\n    wrstn = 0;\n    rrstn = 0;\n    #20;\n    wrstn = 1;\n    rrstn = 1;\n    #10;\n    winc = 1; // Enable write\n    wdata = 8'hAA; // Write data\n    #10;\n    winc = 0; // Disable write\n    #500;\n    rinc = 1;\n    #500;\n    #10;\n    $finish;\n  end\n  integer outfile1;\n  integer outfile2;\n  integer outfile3;\n  reg[31:0]data1[0:50];\n  reg[31:0]data2[0:50];\n  reg[31:0]data3[0:50];\n  integer i = 0;\n  integer error =0;\n\n  initial begin\n    #550;\n    $readmemh(test_file/\"wfull.txt\",data1);\n    $readmemh(test_file/\"rempty.txt\",data2);\n    $readmemh(test_file/\"tdata.txt\",data3);\n    // outfile1 = $fopen(\"wfull.txt\", \"w\");\n    // outfile2 = $fopen(\"rempty.txt\", \"w\");\n    // outfile3 = $fopen(\"tdata.txt\", \"w\");\n    repeat(48) begin\n      #10;\n      // $fwrite(outfile1, \"%h\\n\", wfull);\n      // $fwrite(outfile2, \"%h\\n\", rempty);\n      // $fwrite(outfile3, \"%h\\n\", rdata);\n      error = (wfull==data1[i] && rempty == data2[i] && rdata ==data3[i]) ? error:error+1;\n      i = i + 1;\n    end\n    if(error==0)\n      begin\n        $display(\"===========Your Design Passed===========\");\n            end\n      else\n      begin\n        $display(\"===========Error===========\");\n      end\n\n    // $fclose(outfile1);\n    // $fclose(outfile2);\n    // $fclose(outfile3);\n  end\n  // Display FIFO status\n  // always @(posedge wclk) begin\n  //   $display(\"wfull=%d, rempty=%d, rdata=%h\", wfull, rempty, rdata);\n  // end\n\n  initial begin\n  repeat (17) begin\n    #20;\n    if (wfull) begin\n      // $display(\"FIFO is full (wfull=1) at depth %d\", $time);\n      break;\n    end\n    winc = 1; // Enable write\n    wdata = wdata + 1; // Write data\n    #10;\n    winc = 0; // Disable write\n  end\n  end\n  \nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nModule name: \n    barrel_shifter\n\nFunction:\n    A barrel shifter for rotating bits efficiently. This 8-bit barrel shifter takes an 8-bit input and shifts or rotates the bits based on a 3-bit control signal.\n\nInput ports:\n    in [7:0]: 8-bit input to be shifted.\n    ctrl [2:0]: 3-bit control signal that determines how many positions to shift. The control signal specifies the amount of shift, where each bit indicates a shift by 1, 2, or 4 positions.\n\nOutput ports:\n    out [7:0]: 8-bit shifted output.\n\nImplementation:\n    The barrel shifter shifts the input `in` based on the value of the `ctrl` signal. The shifting happens in stages, where each stage shifts by 4, 2, or 1 position, as controlled by `ctrl[2]`, `ctrl[1]`, and `ctrl[0]`, respectively.\n    The shifts are achieved using a series of 2-to-1 multiplexers (`mux2X1`) that select between the shifted input and the original input. Each stage of multiplexers performs the shift, and the result is passed to the next stage for further shifting if required.\n    - When `ctrl[2]` is high, the input is shifted by 4 positions.\n    - When `ctrl[1]` is high, the intermediate result is shifted by 2 positions.\n    - When `ctrl[0]` is high, the intermediate result is shifted by 1 position.\n    \n    The `mux2X1` submodule is used to select between two input values based on the `sel` signal, determining which bit is used in the shifted output at each stage.", "module_header": "module barrel_shifter (in, ctrl, out);\n  input  [7:0] in;\n  input [2:0] ctrl;\n  output [7:0] out;\n  wire [7:0] x,y;", "module_name": "barrel_shifter", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  reg [7:0] in;\n  reg [2:0] ctrl;\n  wire [7:0] out; \n  \nbarrel_shifter uut(.in(in), .ctrl(ctrl), .out(out));\n\ninteger error = 0;\n\ninitial \n    begin\n        in= 8'd0;  ctrl=3'd0; //no shift\n        #10 in=8'd128; ctrl= 3'd4; //shift 4 bit\n        #10 error = (out==8)?error : error+1;\n        #10 in=8'd128; ctrl= 3'd2; //shift 2 bit\n        #10 error = (out==32)?error : error+1;\n        #10 in=8'd128; ctrl= 3'd1; //shift by 1 bit\n        #10 error = (out==64)?error : error+1;\n        #10 in=8'd255; ctrl= 3'd7; //shift by 7bit\n        #10 error = (out==1)?error : error+1;\n    // end\n    // initial begin\n    //     $monitor(\"Input=%d, Control=%d, Output=%d\",in,ctrl,out);\n    // end\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n        else begin\n            $display(\"=========== Test completed with %d failures ===========\", error);\n        end\n        $finish;\n    end\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of perpetual calendar. The starting value of Secs, Mins, and Hours are all 0. Both Secs and Mins loop continuously from 0 to 59. When Secs=59, Min increases by 1 at the next cycle, and when Min=59 && Secs=59, Hours increases by 1 at the next cycle. Hours is counted from the 0-23 cycle.\n\nModule name:  \n    calendar  \n                 \nInput ports:\n    CLK: Clock input\n    RST: Active high reset signal\n\nOutput ports:\n    Hours: 6-bit output representing the current hours\n    Mins: 6-bit output representing the current minutes\n    Secs: 6-bit output representing the current seconds\n\nImplementation:\nThe calendar module uses three always blocks to update the values of seconds, minutes, and hours based on the clock signal and reset signal.\nThe first always block triggers on the positive edge of the clock signal (posedge CLK) or the positive edge of the reset signal (posedge RST). It checks if the reset signal is active (RST) and sets the seconds value (Secs) to 0. If the seconds value is 59, it wraps around and sets the seconds value to 0. Otherwise, it increments the seconds value by 1.\nThe second always block also triggers on the positive edge of the clock signal or the positive edge of the reset signal. It handles the minutes value (Mins). If the reset signal is active, it sets the minutes value to 0. If both the minutes and seconds values are 59, it wraps around and sets the minutes value to 0. If the seconds value is 59, it increments the minutes value by 1. Otherwise, it keeps the minutes value unchanged.\nThe third always block triggers on the positive edge of the clock signal or the positive edge of the reset signal. It handles the hours value (Hours). If the reset signal is active, it sets the hours value to 0. If the hours, minutes, and seconds values are all at their maximum (23, 59, and 59 respectively), it wraps around and sets the hours value to 0. If the minutes and seconds values are both 59, it increments the hours value by 1. Otherwise, it keeps the hours value unchanged.", "module_header": "module calendar(CLK,RST,Hours,Mins,Secs);\ninput CLK,RST;\noutput [5:0] Hours,Mins,Secs;\nreg [5:0] Hours,Mins,Secs;", "module_name": "calendar", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\nreg clk,rst;\n\nwire[5:0] out1,out2,out3;\n\ncalendar dut(.CLK(clk),.RST(rst),.Hours(out1),.Mins(out2),.Secs(out3));\n\ninitial begin\n\tclk=0;\n\tforever #5 clk=~clk;\nend\n\ninteger outfile;\nreg [17:0] clocktime;\nalways @(posedge clk) begin\n    clocktime[17:12] <= out1;\n    clocktime[11:6] <= out2;\n    clocktime[5:0] <= out3;\nend\n\nreg [17:0] reference_data [0:4000];\ninteger i=0;\ninteger error = 0;\ninitial begin\n\t#10;\n\trst = 1;\n\t#25;\n\trst = 0;\n\t// outfile = $fopen(\"reference.txt\", \"w\");\n\t$readmemh(test_file/\"reference.txt\",reference_data);\n\trepeat(4000) begin\t\n\t\t// $fwrite(outfile, \"%h\\n\", clocktime);\n\t\terror = (reference_data[i] == clocktime) ? error :error +1;\n\t\ti = i + 1;\n\n\t\t#10;\n\tend\n\tif(error==0)\n\tbegin\n\t\t$display(\"===========Your Design Passed===========\");\n        end\n\telse\n\tbegin\n\t\t$display(\"===========Error===========\");\n\tend\n\t// $fclose(outfile);\n\t$finish;\nend\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nA clock generator module that produces a periodic clock signal, toggling its output state at regular intervals defined by the PERIOD parameter.\n\nModule name:\n    clkgenerator\n\nParameter:\n    PERIOD = 10\n\nOutput ports:\n    clk: The output clock signal generated by the module.\n\nImplementation:\nThis module uses an initial block to set the initial state of the clock signal to 0. The clock toggles every half of the specified PERIOD, creating a square wave clock signal with the desired frequency.", "module_header": "module clkgenerator (\n    output reg clk\n);\n\n    parameter PERIOD = 10; // Clock period in time units", "module_name": "clkgenerator", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg clk_tb; // Clock signal from the testbench\n    reg res = 1'b0;\n    integer error = 0;\n    // Instantiate the clkgenerator module\n    clkgenerator clkgenerator_inst (\n        .clk(clk_tb)\n    );\n\n    initial begin\n        // Monitor the clock signal\n        // $monitor(\"Time=%0t, clk=%b\", $time, clk_tb);\n\n        // Simulate for a certain number of clock cycles\n        repeat (20) begin // Simulate 20 clock cycles\n            #5; // Time delay between clock cycles\n            error = (res == clk_tb) ? error :error+1;\n            res = res + 1;\n            // $display(clk_tb);\n        end\n        if (error == 0) begin\n        $display(\"=========== Your Design Passed ===========\");\n        end\n        else begin\n        $display(\"=========== Test completed with %d failures ===========\", error);\n        end\n        // Finish simulation\n        $finish;\n    end\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a 3-bit comparator for comparing binary numbers.\n\nModule name:  \n    comparator_3bit               \nInput ports:\n    A [2:0]: First 3-bit input operand (the first binary number to compare).\n    B [2:0]: Second 3-bit input operand (the second binary number to compare).\nOutput ports:\n    A_greater: 1-bit output indicating if A is greater than B.\n    A_equal: 1-bit output indicating if A is equal to B.\n    A_less: 1-bit output indicating if A is less than B.\n\nImplementation:\nComparison Logic: The module compares the two 3-bit binary numbers A and B using combinational logic.\n- The outputs A_greater, A_equal, and A_less are determined based on the comparison of A and B.\n- A_greater is set to 1 if A > B, A_equal is set to 1 if A == B, and A_less is set to 1 if A < B.\n\nOutput Encoding: The outputs are mutually exclusive, meaning only one of the three outputs will be high (1) at any given time, based on the comparison results.", "module_header": "module comparator_3bit (\n    input [2:0] A,\n    input [2:0] B,\n    output A_greater,\n    output A_equal,\n    output A_less\n);", "module_name": "comparator_3bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  reg [2:0] A;          // Input A (3 bits)\n  reg [2:0] B;          // Input B (3 bits)\n  wire A_greater;       \n  wire A_equal;         \n  wire A_less;          \n  integer i;            \n  integer error = 0;    \n\n  comparator_3bit uut (\n    .A(A),\n    .B(B),\n    .A_greater(A_greater),\n    .A_equal(A_equal),\n    .A_less(A_less)\n  );\n\n\n  initial begin\n\n    for (i = 0; i < 100; i = i + 1) begin\n      // Generate random 3-bit inputs\n      A = $random % 8;\n      B = $random % 8;\n\n      // Wait for the operation to complete\n      #10;\n\n      // Calculate expected results\n      if ((A > B && !A_greater) || (A == B && !A_equal) || (A < B && !A_less)) begin\n        error = error + 1;\n        $display(\"Test failed: A = %b, B = %b, A_greater = %b, A_equal = %b, A_less = %b\",\n                  A, B, A_greater, A_equal, A_less);\n      end\n    end\n\n    // Final test result summary\n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Test completed with %d /100 failures ===========\", error);\n    end\n\n    $finish;\n  end\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a 4-bit comparator with multiple bit-level comparators in combinational logic.\n\nModule name:  \n    comparator_4bit               \nInput ports:\n    A [3:0]: First 4-bit input operand (binary number to compare).\n    B [3:0]: Second 4-bit input operand (binary number to compare).\nOutput ports:\n    A_greater: 1-bit output indicating if A is greater than B.\n    A_equal: 1-bit output indicating if A is equal to B.\n    A_less: 1-bit output indicating if A is less than B.\n\nImplementation:\nComparison Logic: The module compares the two 4-bit binary numbers A and B using combinational logic.\n- A subtraction operation is performed: A - B. The result of this subtraction helps determine whether A is greater than, equal to, or less than B.\n- Carry Generation: If a borrow occurs during the subtraction, A is less than B (A_less).\n- If no borrow occurs and the result of subtraction is non-zero, A is greater than B (A_greater).\n- If A and B are equal, the result of subtraction is zero (A_equal).\n\nOutput Encoding: The outputs (A_greater, A_equal, A_less) are mutually exclusive, ensuring only one of the three outputs is high (1) at any given time.", "module_header": "module comparator_4bit(\n    input [3:0] A,   // First 4-bit input operand\n    input [3:0] B,   // Second 4-bit input operand\n    output A_greater, \n    output A_equal,   \n    output A_less     \n);", "module_name": "comparator_4bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  reg [3:0] A;          // Input A (4 bits)\n  reg [3:0] B;          // Input B (4 bits)\n  wire A_greater;       \n  wire A_equal;         \n  wire A_less;          \n  integer i;            \n  integer error = 0;    \n\n  comparator_4bit uut (\n    .A(A),\n    .B(B),\n    .A_greater(A_greater),\n    .A_equal(A_equal),\n    .A_less(A_less)\n  );\n\n\n  initial begin\n\n    for (i = 0; i < 100; i = i + 1) begin\n      // Generate random 4-bit inputs\n      A = $random % 16;\n      B = $random % 16;\n\n      // Wait for the operation to complete\n      #10;\n\n      // Calculate expected results\n      if ((A > B && !A_greater) || (A == B && !A_equal) || (A < B && !A_less)) begin\n        error = error + 1;\n        $display(\"Test failed: A = %b, B = %b, A_greater = %b, A_equal = %b, A_less = %b\",\n                  A, B, A_greater, A_equal, A_less);\n      end\n    end\n\n    // Final test result summary\n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Test completed with %d /100 failures ===========\", error);\n    end\n\n    $finish;\n  end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module of a counter design that requires counting from 4 'b0000 to 4' d11. The counting can be controlled by the input signal valid_count. That is, the count is paused if valid_count is 0. The counter increments on each clock cycle when the valid_count signal is active and resets to 0 when the reset signal (rst_n) is active.\n\nModule name:  \n    counter_12               \nInput ports:\n    rst_n: Reset signal (active low)\n    clk: Clock signal\n    valid_count: Signal to enable counting\nOutput ports:\n    out: 4-bit output representing the current count value\n\nImplementation:\nIf the reset signal is active (!rst_n), the counter is reset to 0 by assigning the value 4'b0000 to the output register (out). If the valid_count signal is 1, the counter increments. It checks if the current count value (out) is equal to 4'd11 (maximum count value). If it is, the counter wraps around and resets to 0 by assigning the value 4'b0000 to the output register (out). Otherwise, it increments the output register by 1. If the valid_count = 0, the counter will stop, and the output register (out) remains unchanged.", "module_header": "module counter_12 \n(\n  input rst_n,\n  input clk,\n  input valid_count,\n\n  output reg [3:0] out\n);", "module_name": "counter_12", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n\n  reg clk, rst_n, valid_count;\n  wire [3:0] out;\n\n  counter_12 dut (\n    .rst_n(rst_n),\n    .clk(clk),\n    .valid_count(valid_count),\n    .out(out)\n  );\n\n\n  always #5 clk = ~clk;\n  integer i = 0;\n  integer error = 0;\n  initial begin\n    clk = 0;\n    rst_n = 0;\n    valid_count = 0;\n\n    #20 rst_n = 1;\n    // testcase1: validation of valid_count\n    repeat(15) begin\t\n      error = (out == 0) ?error:error+1;\n      #10;\n    end\n    // testcase2: counter\n    #100 valid_count = 1;\n    repeat(11) begin\t\n      error = (out == i) ?error:error+1;\n      i = i+1;\n      #10;\n    end\n    // testcase3: the count is paused if valid_count is invalid\n    valid_count = 0;\n    repeat(5) begin\t\n      error = (out == 11) ?error:error+1;\n      #10;\n    end\n\n    if (error == 0) begin\n              $display(\"===========Your Design Passed===========\");\n          end\n          else begin\n          $display(\"===========Failed===========\", error);\n          end\n    $finish;\n  end\n\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a 16-bit divider module, the dividend is 16-bit and the divider is 8-bit in combinational logic. Extract the higher bits of the dividend, matching the bit width of the divisor. Compare these bits with the divisor: if the dividend bits are greater, set the quotient to 1, otherwise set it to 0, and use the difference as the remainder. Concatenate the remainder with the highest remaining 1-bit of the dividend, and repeat the process until all dividend bits are processed.\n\nModule name:\n    div_16bit\n\nInput ports:\n    A: 16-bit dividend.\n    B: 8-bit divisor.\n\nOutput ports:\n    result: 16-bit quotient.\n    odd: 16-bit remainder.\n\nImplementation:\nThe module uses two always blocks to perform the division operation.\nThe first always block is a combinational block triggered by any change in the input values A and B. It updates the values of two registers, a_reg and b_reg, with the values of A and B, respectively.\nThe second always block is also a combinational block triggered by any change in the input values A and B.", "module_header": "module div_16bit(\n    input wire [15:0] A,\n    input wire [7:0] B,\n    output wire [15:0] result,\n    output wire [15:0] odd\n    );", "module_name": "div_16bit", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n\nreg [15:0] A;\nreg [7:0] B;\nwire [15:0] result;\nwire [15:0] odd;\n\ninteger i; \ninteger error = 0; \nreg [15:0] expected_result;\nreg [15:0] expected_odd;\ninitial begin\n   for (i = 0; i < 100; i = i + 1) begin\n      A = $urandom_range(1'b0, 16'b1111_1111_1111_1111);\n      B = $urandom_range(1'b1, 8'b1111_1111);\n      expected_result = A/B;\n      expected_odd = A%B;\n      #10; \n      error = (expected_odd != odd || expected_result != result) ? error+1 : error;\n      // $display(\"A = %d, B = %d, Result = %d, odd = %d\", A, B, result, odd);\n   end\n   \n   if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Test completed with %d /100 failures===========\", error);\n    end\n    \n    $finish;\nend\n\ndiv_16bit uut (.A(A), .B(B), .result(result), .odd(odd));\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module for edge detection. There is a slowly changing 1-bit signal a. When \"a\" changes from 0 to 1, the indicating signal rise is 1. When \"a\" changes from 1 to 0, the falling edge of signal a is shown, the indicating signal down is 1. rise or down will be set to 1 on the next clock when the corresponding edge appears, and then return to 0 until the corresponding edge appears again.\n\nModule name:  \n    edge_detect      \n\nInput ports:\n    clk: Clock signal.\n    rst_n: Reset signal (active low).\n    a: Input signal.\n\nOutput ports:\n    rise: Output signal indicating a rising edge.\n    down: Output signal indicating a falling edge.\n\nImplementation:\nThe edge_detect module detects rising and falling edges in the input signal a and generates corresponding output signals rise and down. The rising and falling edges are detected on the positive edge of the clock signal clk. If a rising edge is detected, the rise output signal is set to 1. If a falling edge is detected, the down output signal is set to 1. Otherwise, both output signals are set to 0. These output signals are synchronized with the clock and remain set to 1 until the corresponding edge appears again.", "module_header": "module edge_detect(\n\tinput clk,\n\tinput rst_n,\n\tinput a,\n\t\n\toutput reg rise,\n\toutput reg down\n);", "module_name": "edge_detect", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n    reg clk;\n    reg rst_n;\n    reg a;\n    wire rise;\n    wire down;\n\n    edge_detect dut (\n        .clk(clk),\n        .rst_n(rst_n),\n        .a(a),\n        .rise(rise),\n        .down(down)\n    );\n\n    integer error=0;\n    initial begin\n        // Initialize inputs\n        clk = 0;\n        rst_n = 1;\n        a = 0;\n\n        // Wait for a few clock cycles to ensure the module stabilizes\n        #5;\n\n        // Test scenario 1: No edge\n        a = 0;\n        #10;\n        a = 0;\n        #10;\n        // $display(\"rise: %b, down: %b\", rise, down);\n        error = (rise != 0 && down != 0) ? error+1 : error;\n        // Test scenario 2: Rising edge\n        a = 0;\n        #10;\n        a = 1;\n        #10;\n        a = 1;\n        // $display(\"rise: %b, down: %b\", rise, down);\n        error = (rise != 1 && down != 0) ? error+1 : error;\n        // Test scenario 3: Falling edge\n        a = 1;\n        #10;\n        a = 0;\n        #10;\n        a = 0;\n        // $display(\"rise: %b, down: %b\", rise, down);\n        error = (rise != 0 && down != 1) ? error+1 : error;\n       // Test scenario 4: Reset\n        rst_n = 0;\n        #10;\n        rst_n = 1;\n        #10;\n        // $display(\"rise: %b, down: %b\", rise, down);\n        error = (rise != 0 && down != 0) ? error+1 : error;\n        \n        if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n        $display(\"===========Error===========\", error);\n        end\n\n        // Finish simulation\n        $finish;\n    end\n\n    always #5 clk = ~clk;\n    \nendmodule\n"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a parameterized fixed-point adder for arithmetic operations with fixed precision.\n\nModule name:  \n    fixed_point_adder               \nInput parameters:\n    Q: Number of fractional bits (precision).\n    N: Total number of bits, including integer and fractional parts.\nInput ports:\n    a [N-1:0]: First N-bit fixed-point input operand.\n    b [N-1:0]: Second N-bit fixed-point input operand.\nOutput ports:\n    c [N-1:0]: N-bit output representing the result of the fixed-point addition.\n\nInternal Registers:\n    res [N-1:0]: N-bit register used to store the result of the addition or subtraction.\n\nImplementation:\n1. Absolute Value Addition:\n    - If the most significant bits (MSBs) of `a` and `b` are the same (both positive or both negative), their absolute values are added.\n    - The MSB of the result is set to match the MSBs of `a` and `b` (sign bit remains consistent).\n\n2. Absolute Value Subtraction:\n    - If the MSBs of `a` and `b` are different (one is positive, the other negative), the larger absolute value is determined.\n    - If `a` is greater than `b`, the result is `a - b` and the MSB of the result is set to 0 (positive).\n    - If `b` is greater than `a`, the result is `b - a`. The MSB of the result is set according to whether the result is zero or negative.\n\n3. Precision:\n    - The operands `a` and `b` consist of integer and fractional parts, with the fractional part determined by parameter `Q`.\n    - The precision is consistent across both inputs and the output to ensure accurate fixed-point arithmetic.\n\n4. Overflow Handling:\n    - Overflow is managed internally by observing the MSB to ensure the result fits within the N-bit range.", "module_header": "module fixed_point_adder #(\n\t//Parameterized values\n\tparameter Q = 15,\n\tparameter N = 32\n\t)\n\t(\n    input [N-1:0] a,\n    input [N-1:0] b,\n    output [N-1:0] c\n    );", "module_name": "fixed_point_adder", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n    // Parameters\n    parameter Q = 15;\n    parameter N = 32;\n\n    // Inputs\n    reg [N-1:0] a;\n    reg [N-1:0] b;\n\n    // Output\n    wire [N-1:0] c;\n    reg [N-1:0] expected_result;\n    integer error = 0;\n\n    fixed_point_adder #(.Q(Q), .N(N)) fp_adder (\n        .a(a),\n        .b(b),\n        .c(c)\n    );\n\n    initial begin    \n        for (integer i = 0; i < 100; i = i + 1) begin\n            a = $random % (1 << N);\n            b = $random % (1 << N);\n\n            #10;\n\n            if ((a[N-1] == b[N-1]) || (a[N-1] == 0 && b[N-1] == 1 && a[N-2:0] >= b[N-2:0]) || (a[N-1] == 1 && b[N-1] == 0 && a[N-2:0] < b[N-2:0])) begin\n                expected_result = a + b;\n            end\n            else if (a[N-1] == 0 && b[N-1] == 1 && a[N-2:0] < b[N-2:0]) begin\n                expected_result = b - a;\n            end\n            else begin\n                expected_result = a - b;\n            end\n\n            if (c !== expected_result) begin\n                error = error + 1;\n                $display(\"Test failed: a = %b, b = %b, c = %b, expected_result = %b\", a, b, c, expected_result);\n            end\n        end\n\n        // Final test result summary\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n        end\n        else begin\n            $display(\"=========== Test completed with %d /100 failures ===========\", error);\n        end\n\n        // End simulation\n        $finish;\n    end\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a fixed-point subtractor for precise arithmetic operations with fixed precision.\n\nModule name:\n    fixed_point_subtractor\n\nParameterized values:\n    Q: Represents the number of fractional bits in the fixed-point representation.\n    N: Represents the total number of bits (both integer and fractional) used for inputs and outputs.\n\nInput ports:\n    a [N-1:0]: First N-bit fixed-point input operand.\n    b [N-1:0]: Second N-bit fixed-point input operand.\n\nOutput ports:\n\n    c [N-1:0]: N-bit output representing the result of the fixed-point subtraction.\nInternal registers:\n    res [N-1:0]: N-bit register used to store the result of the subtraction operation.\n\nImplementation:\n    Same Sign Subtraction: When the signs of a and b are the same, their fractional and integer parts are subtracted. The sign of the result will be the same as the inputs.\n\nDifferent Sign Subtraction:\n    If a is positive and b is negative, the absolute values of a and b are added. The result will have a positive sign if a is greater than b, and a negative sign otherwise.\n    If a is negative and b is positive, the same logic applies, with the result's sign depending on the relative sizes of a and b.\n\nHandling Zero: \n    When the result is zero, the sign bit is explicitly set to 0 to handle this edge case.\n\nPrecision: \n    The fixed-point precision is defined by the parameters Q (fractional bits) and N (total bits). This ensures that the subtraction is performed accurately while maintaining the necessary precision for both integer and fractional parts.", "module_header": "module fixed_point_subtractor #(\n\tparameter Q = 15,\n\tparameter N = 32\n\t)\n\t(\n    input [N-1:0] a,\n    input [N-1:0] b,\n    output [N-1:0] c\n    );", "module_name": "fixed_point_subtractor", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    // Parameters\n    parameter Q = 15;\n    parameter N = 32;\n\n    // Inputs\n    reg [N-1:0] a;\n    reg [N-1:0] b;\n\n    // Output\n    wire [N-1:0] c;\n    integer error = 0;\n    reg [N-1:0] expected_result;\n\n    // Instantiate the fixed point subtractor module\n    fixed_point_subtractor #(.Q(Q), .N(N)) uut (\n        .a(a),\n        .b(b),\n        .c(c)\n    );\n\n    // Initial values for inputs\n    initial begin\n\n\n        for (integer i = 0; i < 100; i = i + 1) begin\n            // Generate random N-bit inputs\n            a = $random % (1 << N);\n            b = $random % (1 << N);\n\n            // Delay for the operation to complete\n            #10;\n\n            // Calculate expected results\n            if (a[N-1] == b[N-1]) begin\n                expected_result = a - b;\n            end\n            else if (a[N-1] == 0 && b[N-1] == 1) begin\n                if (a[N-2:0] > b[N-2:0]) begin\n                    expected_result = a + b;\n                end\n                else begin\n                    expected_result = b - a;\n                end\n            end\n            else begin\n                if (a[N-2:0] > b[N-2:0]) begin\n                    expected_result = a - b;\n                end\n                else begin\n                    expected_result = b - a;\n                end\n            end\n\n            if (c !== expected_result) begin\n                error = error + 1;\n                $display(\"Test failed: a = %b, b = %b, c = %b, expected_result = %b\", a, b, c, expected_result);\n            end\n        end\n\n        // Final test result summary\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n        end\n        else begin\n            $display(\"=========== Test completed with %d /100 failures ===========\", error);\n        end\n\n        // End simulation\n        $finish;\n    end\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a 32-bit floating-point multiplier for IEEE-754 standard single-precision arithmetic.\nThe float_multi module is designed to perform high-precision multiplication of 32-bit single-precision floating-point numbers, following the IEEE 754 standard. This module enables accurate arithmetic operations essential for various computational applications.\n\nModule name:\nfloat_multi\n\nInput ports:\n    clk (input): Clock signal for synchronization.\n    rst (input): Reset signal (active high).\n    a (input [31:0]): First operand in IEEE 754 format.\n    b (input [31:0]): Second operand in IEEE 754 format.\n\nOutput ports:\n    z (output reg [31:0]): Result of the multiplication in IEEE 754 format.\n\nInternal signals:\n    counter (reg [2:0]): Cycle counter for operation sequencing.\n    a_mantissa, b_mantissa, z_mantissa (reg [23:0]): Mantissas of input and output numbers.\n    a_exponent, b_exponent, z_exponent (reg [9:0]): Exponents of input and output numbers.\n    a_sign, b_sign, z_sign (reg): Sign bits for inputs and output.\n    product (reg [49:0]): Intermediate product of the mantissas.\n    guard_bit, round_bit, sticky (reg): Rounding control bits.\n\nImplementation:\n    -Initialization: The counter is reset to zero on the rst signal.\n    -Input Processing: The mantissas, exponents, and sign bits of inputs a and b are extracted during the first clock cycle.\n    -Special Cases Handling: The module identifies special cases like NaN (Not a Number) and infinity based on the inputs.\n    -Normalization: Mantissas are normalized if needed.\n    -Multiplication: The mantissas are multiplied, combining the signs and adjusting the exponents.\n    -Rounding and Adjustment: The module rounds the result and adjusts the exponent to ensure accurate representation.\n    -Output Generation: The final result is formatted in IEEE 754 standard, addressing overflow and underflow scenarios.", "module_header": "module float_multi(clk, rst, a, b, z);\n\ninput clk, rst;\ninput [31:0] a, b;\noutput reg [31:0] z;", "module_name": "float_multi", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\nreg [31:0] a, b;\nwire [31:0] z;\nreg clk, rst;\n\nfloat_multi uut(clk , rst, a, b, z);\ninteger error = 0;\ninitial begin\n\tclk <= 0;\n\trst <= 1;\n\trepeat(17000)\n\t\t#5 clk <= ~clk;\nend\n\ninitial #13 rst <= 0;\n\ninitial begin\n// $monitor(\"a=%b, b=%b, z=%b\", a,b,z);\n\t#3\n\trepeat(2) begin\n\t\t#80\n\t\ta = 32'b00111110100110011001100110011010;\n\t\tb = 32'b00111110100110011001100110011010;\n\tend\n\t\n\t#80\n    error = (z==32'b00111101101110000101000111101100) ? error:error+1;\n    if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n    else begin\n        $display(\"=========== Test completed with %d/20 failures ===========\", error);\n    end\n    $finish;\nend\n\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a frequency divider that the input clock frequency of 100MHz signal, and the outputs are 3 clock frequencies: 50MHz, 10MHz, 1MHz.\n\nModule name:  \n    freq_div      \n\nInput ports:\n    CLK_in: Input clock signal\n    RST: Reset signal\n\nOutput ports:\n    CLK_50: Output clock signal with a frequency of CLK_in divided by 2.\n    CLK_10: Output clock signal with a frequency of CLK_in divided by 10.\n    CLK_1: Output clock signal with a frequency of CLK_in divided by 100.\n\nImplementation:\nThe module uses three counters to divide the input clock frequency. \nCLK_50 generation:\nOn every positive edge of CLK_in or RST, if RST is active, CLK_50 is set to 0.\nOtherwise, CLK_50 is toggled by inverting its current value.\nCLK_10 generation:\nOn every positive edge of CLK_in or RST, if RST is active, CLK_10 is set to 0, and the counter cnt_10 is reset to 0.\nIf the counter cnt_10 reaches a value of 4, CLK_10 is toggled by inverting its current value, and the counter cnt_10 is reset to 0.\nOtherwise, the counter cnt_10 is incremented by 1.\nCLK_1 generation:\nOn every positive edge of CLK_in or RST, if RST is active, CLK_1 is set to 0, and the counter cnt_100 is reset to 0.\nIf the counter cnt_100 reaches a value of 49, CLK_1 is toggled by inverting its current value, and the counter cnt_100 is reset to 0.\nOtherwise, the counter cnt_100 is incremented by 1.", "module_header": "module freq_div (CLK_in,CLK_50,CLK_10,CLK_1,RST);\ninput CLK_in,RST;\noutput reg CLK_50,CLK_10,CLK_1;", "module_name": "freq_div", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\nreg  clk,rst;\n\nwire out1;\nwire out2;\nwire out3;\n\nfreq_div dut(.CLK_in(clk),.RST(rst),.CLK_50(out1),.CLK_10(out2),.CLK_1(out3));\n\ninitial begin\n\tclk = 0;\n\tforever #5 clk = ~clk;\nend\n\ninteger error=0;\n\ninitial begin \n\t#10;\n\trst = 1;\n\t#35;\n\trst = 0;\n\t// 45, clk: 1, clk50: 0, rclk10: 0, clk1: 0\n\terror = (out1 != 0 || out2 != 0 || out3 !=0 ) ? error+1 : error;\n\t// 55, clk: 1, clk50: 1, rclk10: 0, clk1: 0\n\t#10;\n\terror = (out1 != 1 || out2 != 0 || out3 !=0 ) ? error+1 : error;\n\t// 95, clk50: 0, rclk10: 1, clk1: 0\n\t#40;\n\terror = (out1 != 1 || out2 != 1 || out3 !=0 ) ? error+1 : error;\n\t// 225, clk: 1, clk50: 0, rclk10: 1, clk1: 0\n\t#130;\n\terror = (out1 != 0 || out2 != 1 || out3 !=0 ) ? error+1 : error;\n\t// 625, clk: 1, clk50: 0, rclk10: 1, clk1: 1\n\t#400;\n\terror = (out1 != 0 || out2 != 1 || out3 !=1 ) ? error+1 : error;\n\t// 1035, clk: 1, clk50: 1, rclk10: 1, clk1: 1\n\t#410;\n\terror = (out1 != 1 || out2 != 1 || out3 !=1 ) ? error+1 : error;\n\tif (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n        $display(\"===========Error===========\", error);\n        end\n\t$finish;\nend\n\n// initial begin \n// \trepeat(500) begin\n// \t\t#5\n// \t\t$display(\"Time: %t, clk: %b, clk50: %b, rclk10: %b, clk1: %b\", $time, clk, out1, out2, out3);\n// \tend\n// end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nFrequency divider that divides the input clock frequency by even numbers. This module generates a divided clock signal by toggling its output every specified number of input clock cycles.\n\nModule name: \n    freq_divbyeven\n\nInput ports:\n    clk: Input clock signal that will be divided.\n    rst_n: Active-low reset signal to initialize the module.\n\nOutput ports:\n    clk_div: Divided clock output signal.\n\nImplementation:\n    The frequency divider uses a counter (`cnt`) to count the number of clock cycles. The `NUM_DIV` parameter specifies the division factor, which must be an even number.\n    - When the reset signal (`rst_n`) is low, the counter and the divided clock signal (`clk_div`) are initialized to zero.\n    - On each positive edge of the input clock (`clk`), if the counter is less than half of `NUM_DIV - 1`, the counter increments without changing the divided clock output.\n    - When the counter reaches the specified limit, it resets to zero and toggles the `clk_div` output signal, effectively dividing the frequency of the input clock by the even number specified by `NUM_DIV`.\n\nCounter:\n    - The counter is a 4-bit register (`cnt`) that tracks the number of clock cycles.", "module_header": "module freq_divbyeven(\n    clk,\n    rst_n,\n    clk_div\n);\n    input clk;\n    input rst_n;\n    output clk_div;\n    reg clk_div;\n\n    parameter NUM_DIV = 6;", "module_name": "freq_divbyeven", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n    // Inputs\n    reg clk;\n    reg rst_n;\n    // Outputs\n    wire clk_div;\n \n    // Instantiate the Unit Under Test (UUT)\n    freq_divbyeven uut (\n        .clk(clk), \n        .rst_n(rst_n), \n        .clk_div(clk_div)\n    );\n    always #5 clk = ~clk;\n    \n    integer error = 0;\n    integer expected_value = 0;\n    integer i;\n    initial begin\n        // Initialize Inputs\n        clk = 1;\n        rst_n = 0;\n        # 10 rst_n = 1;\n        #100;\n\n        $finish;\n    end\n    initial begin\n        // $monitor(\"clk=%d, clk_div=%d\",clk,clk_div);\n        #5;\n        for (i = 1; i < 20; i = i + 1) begin\n            if (clk_div !== expected_value) begin\n                error = error + 1; \n                $display(\"Failed at%d: clk=%d, clk_div=%d (expected %d)\", i,clk, clk_div, expected_value);\n            end\n\n            if (i < 6) expected_value = 0; // First five pairs\n            else if (i < 12) expected_value = 1; // Next five pairs\n            else if (i < 18) expected_value = 0; // Next five pairs\n            else expected_value = 1; // Last five pairs\n            #5;\n        end\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n        else begin\n            $display(\"=========== Test completed with %d/20 failures ===========\", error);\n        end\n    end\nendmodule\n "}
{"prompt": "Please act as a professional Verilog designer.\n\nA frequency divider that divides the input clock frequency by fractional values. It generates a clock signal with a fractional frequency division (3.5x), using the double-edge clocking technique to achieve half-integer division while adjusting for duty cycle imbalance. By dividing uneven clock cycles and phase-shifting them, a smooth fractional clock output is produced.\n\nModule name: \n    freq_divbyfrac\n\nInput ports:\n    clk: Input clock signal.\n    rst_n: Active low reset signal to initialize the module.\n    \nOutput ports:\n    clk_div: Fractionally divided clock output.\n\nImplementation:\nThe module performs fractional frequency division by counting clock cycles and generating an intermediate divided clock signal. For 3.5x division:\nThe counter cycles through 7 clock cycles (MUL2_DIV_CLK = 7).\nIt generates two uneven clock periods: one with 4 source clock cycles and another with 3 source clock cycles.\nIn the next cycle, phase-shifted versions of the divided clock are generated. One phase is delayed by half a clock period, and the other is advanced by half a clock period.\nFinally, the two intermediate clocks are logically OR-ed to produce the final fractional divided clock output, ensuring the divided clock signal has a uniform period.", "module_header": "module freq_divbyfrac(\n    input               rst_n ,\n    input               clk,\n    output              clk_div\n    );\n\n   parameter            MUL2_DIV_CLK = 7 ;", "module_name": "freq_divbyfrac", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n    // Inputs\n    reg clk;\n    reg rst_n;\n    // Outputs\n    wire clk_div;\n \n    // Instantiate the Unit Under Test (UUT)\n    freq_divbyfrac uut (\n        .clk(clk), \n        .rst_n(rst_n), \n        .clk_div(clk_div)\n    );\n    always #5 clk = ~clk;\n    \n    integer error = 0;\n    integer expected_value = 1;\n    integer i;\n    initial begin\n        // Initialize Inputs\n        clk = 1;\n        rst_n = 0;\n        # 10 rst_n = 1;\n        #120;\n\n        $finish;\n    end\n    initial begin\n        // $monitor(\"clk=%d, clk_div=%d\",clk,clk_div);\n        #15;\n        for (i = 0; i < 20; i = i + 1) begin\n            if (clk_div !== expected_value) begin\n                error = error + 1; \n                $display(\"Failed at%d: clk=%d, clk_div=%d (expected %d)\", i,clk, clk_div, expected_value);\n            end\n\n            if (i < 2) expected_value = 1; \n            else if (i < 6) expected_value = 0; \n            else if (i < 9) expected_value = 1; \n            else if (i < 13) expected_value = 0; \n            else if (i < 16) expected_value = 1; \n            else if (i < 20) expected_value = 0; \n            else expected_value = 1; // Last five pairs\n            #5;\n        end\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n        else begin\n            $display(\"=========== Test completed with %d/20 failures ===========\", error);\n        end\n    end\nendmodule\n "}
{"prompt": "Please act as a professional verilog designer.\n\nA frequency divider that divides the input clock frequency by odd numbers. The module generates a divided clock output by an odd divisor value provided as a parameter.\n\nModule name:\n    freq_divbyodd\n\nInput ports:\n    clk: Input clock signal.\n    rst_n: Active low reset signal that initializes the divider.\n    \nOutput ports:\n    clk_div: Divided clock output.  \n\nImplementation:\n\nThe module divides the input clock frequency by an odd number defined by the parameter NUM_DIV, which defaults to 5.\nTwo counters, cnt1 and cnt2, are used for tracking the rising and falling edges of the clock. Each counter counts up to NUM_DIV - 1.\nTwo separate clock dividers, clk_div1 and clk_div2, are used for positive and negative edges of the clock, respectively. These are toggled when the counters reach half of NUM_DIV.\nThe final divided clock output, clk_div, is derived by logically OR-ing clk_div1 and clk_div2 to account for both clock edges.\nThe active low reset signal rst_n initializes the counters and the clock divider outputs.", "module_header": "module freq_divbyodd(\n    clk,\n    rst_n,\n    clk_div\n);\n    input clk;\n    input rst_n;\n    output clk_div;\n    reg clk_div;", "module_name": "freq_divbyodd", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n    // Inputs\n    reg clk;\n    reg rst_n;\n    // Outputs\n    wire clk_div;\n \n    // Instantiate the Unit Under Test (UUT)\n    freq_divbyodd uut (\n        .clk(clk), \n        .rst_n(rst_n), \n        .clk_div(clk_div)\n    );\n    always #5 clk = ~clk;\n    \n    integer error = 0;\n    integer expected_value = 1;\n    integer i;\n    initial begin\n        // Initialize Inputs\n        clk = 1;\n        rst_n = 0;\n        # 10 rst_n = 1;\n        #120;\n\n        $finish;\n    end\n    initial begin\n        // $monitor(\"clk=%d, clk_div=%d\",clk,clk_div);\n        #15;\n        for (i = 1; i < 20; i = i + 1) begin\n            if (clk_div !== expected_value) begin\n                error = error + 1; \n                $display(\"Failed at%d: clk=%d, clk_div=%d (expected %d)\", i,clk, clk_div, expected_value);\n            end\n\n            if (i < 5) expected_value = 1; \n            else if (i < 10) expected_value = 0; \n            else if (i < 15) expected_value = 1; \n            else expected_value = 0; \n            #5;\n        end\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n        else begin\n            $display(\"=========== Test completed with %d/20 failures ===========\", error);\n        end\n    end\nendmodule\n "}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a Mealy FSM detection circuit that detects a single-bit input IN. When the input is 10011, output MATCH is 1, and MATCH is 0 in other cases. Support for continuous input and loop detection. \n\nModule name:  \n    fsm               \nInput ports:\n    IN: Input signal to the FSM.\n    CLK: Clock signal used for synchronous operation.\n    RST: Reset signal to initialize the FSM.\nOutput ports:\n    MATCH: Output signal indicating a match condition based on the FSM state.\n\nImplementation:\nThe module implements an FSM detection.\nOn every change in the input signal (IN) or positive edge of CLK or RST, if RST is active, the output signal MATCH is set to 0.\nIf the sequence of inputs IN is 1, 0, 0, 1, 1, the MATCH signal is 1 at the same time as the last occurrence of IN=1. If the sequence of inputs IN is 1, 0, 0, 1, 1, 0, 0, 1, 1, the MATCH signal becomes 1 at the fifth and ninth of IN; otherwise, it is set to 0.", "module_header": "module fsm(IN,MATCH,CLK,RST);\ninput IN,CLK,RST;\noutput reg MATCH;", "module_name": "fsm", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\nreg clk,rst;\nreg IN;\nwire MATCH;\n\nfsm DUT(.CLK(clk),.RST(rst),.IN(IN),.MATCH(MATCH));\n\ninitial begin\n\tclk=0;\n\tforever #5 clk=~clk;\nend\n\ninteger error = 0;\ninitial begin\n\t#10;\n\trst =1;\n\t#28;\n\trst = 0;\n\tIN = 0;\n\t#10 IN=0;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//0\n        error = (MATCH==0)? error:error+1;\n        #10 IN=0;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//00\n        error = (MATCH==0)? error:error+1;\n        #10 IN=1;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//001\n        error = (MATCH==0)? error:error+1;\n        #10 IN=1;  \n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//0011\n        error = (MATCH==0)? error:error+1;\n        #10 IN=0;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//00110\n        error = (MATCH==0)? error:error+1;\n        #10 IN=0;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//001100\n        error = (MATCH==0)? error:error+1;\n        #10 IN=1;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//0011001\n        error = (MATCH==0)? error:error+1;\n        #10 IN=1;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//00110011\n        error = (MATCH==1)? error:error+1;\n        #10 IN=0;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//001100110\n        error = (MATCH==0)? error:error+1;\n        #10 IN=0;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//0011001100\n        error = (MATCH==0)? error:error+1;\n        #10 IN=1;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//00110011001\n        error = (MATCH==0)? error:error+1;\n        #10 IN=1;\n        // $display(\"%b, %b\", MATCH, DUT.ST_cr);//001100110011\n        error = (MATCH==1)? error:error+1;\n        if(error==0)begin\n                $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n                $display(\"===========Error===========\");\n        end\n\t$finish;\nend\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nAn instruction register module designed to hold and process CPU instructions. It captures incoming instructions from various sources and separates them into distinct fields for further processing.\n\nModule name:\n    instr_reg\n\nInput ports:\n    clk: Clock signal for synchronization.\n    rst: Active low reset signal to initialize the register.\n    fetch [1:0]: Control signal indicating the source of the instruction (1 for register, 2 for RAM/ROM).\n    data [7:0]: 8-bit data input representing the instruction to be fetched.\n\nOutput ports:\n    ins [2:0]: High 3 bits of the instruction, indicating the opcode or operation.\n    ad1 [4:0]: Low 5 bits of the instruction, representing the register address.\n    ad2 [7:0]: The full 8-bit data from the second source.\n\nImplementation:\n    The instruction register contains two 8-bit registers (ins_p1 and ins_p2) to store instructions from different sources.\n    On the rising edge of the clock (clk), if the reset (rst) signal is low, both registers are initialized to zero.\n    Based on the fetch signal:\n    If fetch is 2'b01, the instruction is fetched from the data input into ins_p1.\n    If fetch is 2'b10, the instruction is fetched from the data input into ins_p2.\n    If neither condition is met, the previous values in both registers are retained.\n    The outputs ins, ad1, and ad2 are derived from the stored instructions.", "module_header": "module instr_reg (\n    input clk,\n    input rst,\n    input [1:0] fetch,\n    input [7:0] data,\n    output [2:0] ins,\n    output [4:0] ad1,\n    output [7:0] ad2\n);", "module_name": "instr_reg", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\nreg clk;\nreg rst;\nreg [1:0] fetch;\nreg [7:0] data;\n\nwire [2:0] ins;\nwire [4:0] ad1;\nwire [7:0] ad2;\n\ninstr_reg uut (\n    .clk(clk),\n    .rst(rst),\n    .fetch(fetch),\n    .data(data),\n    .ins(ins),\n    .ad1(ad1),\n    .ad2(ad2)\n);\n\ninteger error;\ninteger expected_ins;\ninteger expected_ad1;\ninteger expected_ad2;\n\ninitial begin\n    // Initialize Inputs\n    clk = 0;\n    rst = 0;\n    fetch = 2'b00;\n    data = 8'h00;\n    error = 0;\n\n    // Wait 100 ns for initialization\n    #100;\n\n    // De-assert reset\n    rst = 1;\n    #10;\n\n    // Perform fetch operation 1 from register\n    fetch = 2'b01;\n    #5;\n    data = 8'b01011100;\n    expected_ins = 3'b010;\n    expected_ad1 = 5'b11100;\n    expected_ad2 = 8'b00;\n    #20;\n\n    // Check the values\n    if (ins !== expected_ins) begin\n        error = error + 1; \n        $display(\"Failed at fetch operation 1: clk=%d, ins=%b (expected %d)\", clk, ins, expected_ins);\n    end\n\n    if (ad1 !== expected_ad1) begin\n        error = error + 1; \n        $display(\"Failed at fetch operation 1: clk=%d, ad1=%b (expected %d)\", clk, ad1, expected_ad1);\n    end\n\n    if (ad2 !== expected_ad2) begin\n        error = error + 1; \n        $display(\"Failed at fetch operation 1: clk=%d, ad2=%b (expected %d)\", clk, ad2, expected_ad2);\n    end\n\n    // Additional test cases can be added here\n\n    // Finish simulation and display total errors\n    if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n    else begin\n        $display(\"=========== Test completed with %d failures ===========\", error);\n    end\n    $finish;\nend\n\nalways #5 clk = ~clk;\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a 64-bit Johnson counter (torsional ring counter), and the state of the similar 4-bit Johnson counter example is as follows: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000.\n\nModule name:  \n    JC_counter               \nInput ports:\n    clk: Clock signal used for synchronous operation.\n    rst_n: Active-low reset signal to initialize the counter.\nOutput port:\n    Q: 64-bit register representing the current count value.\n\nImplementation:\nOn every rising edge of the clock signal (clk) or the falling edge of the reset signal (rst_n), the counter value is updated.\nIf the reset signal (rst_n) is low, indicating a reset condition, the counter value (Q) is set to 0.\nOtherwise, if the least significant bit (Q[0]) is 0, the counter increments by shifting the current value (Q[63:1]) to the right and appending a 1 at the most significant bit position.\nIf the least significant bit (Q[0]) is 1, the counter decrements by shifting the current value (Q[63:1]) to the right and appending a 0 at the most significant bit position.", "module_header": "module JC_counter(\n   input                clk ,\n   input                rst_n,\n \n   output reg [63:0]     Q  \n);", "module_name": "JC_counter", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    // Parameters\n    parameter CLK_PERIOD = 10; // Clock period in simulation time units\n    \n    // Inputs\n    reg clk;\n    reg rst_n;\n    \n    // Outputs\n    wire [63:0] Q;\n\n    // Instantiate the module\n    JC_counter uut (\n        .clk(clk),\n        .rst_n(rst_n),\n        .Q(Q)\n    );\n    \n    // Clock generation\n    always #((CLK_PERIOD)/2) clk = ~clk;\n    \n    integer error=0;\n    // Initial block for stimulus generation\n    initial begin\n        // Initialize inputs\n        clk = 0;\n        rst_n = 1;\n        \n        // Wait for a few clock cycles\n        #((CLK_PERIOD) * 2);\n        \n        // Release reset\n        rst_n = 0;\n        #((CLK_PERIOD) * 2);\n        rst_n = 1;\n        \n        // Simulate for a number of clock cycles\n        #((CLK_PERIOD) * 20);\n        error = (Q ==64'b 1111111111111111111100000000000000000000000000000000000000000000)? error : error+1;\n        #((CLK_PERIOD) * 44);\n        error = (Q ==64'b 1111111111111111111111111111111111111111111111111111111111111111)? error : error+1;\n        #((CLK_PERIOD) * 1);\n        error = (Q ==64'b 0111111111111111111111111111111111111111111111111111111111111111)? error : error+1;\n        #((CLK_PERIOD) * 62);\n        error = (Q ==64'b 0000000000000000000000000000000000000000000000000000000000000001)? error : error+1;\n\n        if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n        $display(\"===========Error===========\");\n        end\n        // $display(\"Q = %b\", Q); \n        \n        // Finish simulation\n        $finish;\n    end\n\nendmodule\n\n"}
{"prompt": "Please act as a professional Verilog designer.\n\nA Linear Feedback Shift Register (LFSR) designed for generating pseudo-random sequences. This 4-bit LFSR uses a specific feedback mechanism to produce a sequence of bits that appears random.\n\nModule name:\n    LFSR\n\nInput ports:\n    clk: Clock signal to synchronize the shifting operation.\n    rst: Active high reset signal to initialize the register.\n\nOutput ports:\n    out [3:0]: 4-bit output representing the current state of the LFSR.\n\nImplementation:\nThe LFSR operates on the principle of shifting bits and applying feedback based on the XOR of specific bits in the register.\nThe feedback is calculated by XORing the most significant bit (out[3]) and the second most significant bit (out[2]). The result is inverted to produce the feedback signal.\nOn the rising edge of the clock (clk), if the reset (rst) is high, the register is initialized to zero. Otherwise, the bits in the register are shifted left, and the new feedback value is inserted at the least significant bit (LSB).", "module_header": "module LFSR (out, clk, rst);\n  input clk, rst;\n  output reg [3:0] out;", "module_name": "LFSR", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\nreg clk_tb;\nreg rst_tb;\nwire [3:0] out_tb;\n\nLFSR DUT(out_tb,clk_tb,rst_tb);\n\ninitial\nbegin\n    clk_tb = 0;\n    rst_tb = 1;\n    #15;\n    \n    rst_tb = 0;\n    #200;\n    // $display(\"Failed: out=%b (expected 1101)\", out_tb);\n    if (out_tb == 4'b1101) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Failed ===========\");\n    end\n    $finish;\nend\n\nalways\nbegin\n    #5;\n    clk_tb = ~ clk_tb;\nend\n\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nA Last-In-First-Out (LIFO) buffer for temporary data storage. This 4-bit wide buffer can hold up to 4 entries, allowing for push and pop operations controlled by read/write (RW) signals.\n\nModule name:\n    LIFObuffer\n\nInput ports:\n    dataIn [3:0]: 4-bit input data to be pushed onto the buffer.\n    RW: Read/Write control signal (1 for read, 0 for write).\n    EN: Enable signal to activate buffer operations.\n    Rst: Active high reset signal to initialize the buffer.\n    Clk: Clock signal for synchronous operations.\n\nOutput ports:\n    EMPTY: Flag indicating whether the buffer is empty.\n    FULL: Flag indicating whether the buffer is full.\n    dataOut [3:0]: 4-bit output data retrieved from the buffer.\n\nImplementation:\n    The buffer uses a stack memory array (stack_mem) to store the data. A stack pointer (SP) tracks the current position in the stack.\n    On the rising edge of the clock (Clk), if the enable (EN) signal is high:\n    If the reset (Rst) signal is high, the stack is cleared, the stack pointer is set to 4 (indicating an empty buffer), and all memory locations are initialized to 0.\n    If the reset signal is low, the buffer checks if it is full or empty and processes data accordingly:\n    If RW is low (write operation) and the buffer is not full, data from dataIn is pushed onto the stack, and the stack pointer is decremented.\n    If RW is high (read operation) and the buffer is not empty, data is popped from the stack into dataOut, the corresponding stack memory is cleared, and the stack pointer is incremented.\n    Flags for EMPTY and FULL are updated based on the stack pointer status.", "module_header": "module LIFObuffer (\n    input [3:0] dataIn,\n    input RW,\n    input EN,\n    input Rst,\n    input Clk,\n    output reg EMPTY,\n    output reg FULL,\n    output reg [3:0] dataOut\n);", "module_name": "LIFObuffer", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n// Inputs\nreg [3:0] dataIn;\nreg RW;\nreg EN;\nreg Rst;\nreg Clk;\n\n// Outputs\nwire [3:0] dataOut;\nwire EMPTY;\nwire FULL;\n\n// Instantiate the Unit Under Test (UUT)\nLIFObuffer uut (\n    .dataIn(dataIn),\n    .dataOut(dataOut),\n    .RW(RW),\n    .EN(EN),\n    .Rst(Rst),\n    .EMPTY(EMPTY),\n    .FULL(FULL),\n    .Clk(Clk)\n);\ninteger error = 0;\ninitial begin\n    // Initialize Inputs\n    dataIn = 4'h0;\n    RW = 1'b0;\n    EN = 1'b0;\n    Rst = 1'b1;\n    Clk = 1'b0;\n\n    // Wait 100 ns for global reset to finish\n    #100;\n\n    // Add stimulus here\n    EN = 1'b1;\n    Rst = 1'b1;\n    #40;\n    Rst = 1'b0;\n    RW = 1'b0;\n    dataIn = 4'h0;\n    #20;\n    dataIn = 4'h2;\n    #20;\n    dataIn = 4'h4;\n    #20;\n    dataIn = 4'h6;\n    #20;\n    RW = 1'b1;\n    #5;\n    // $display(FULL,EMPTY);\n    error = (FULL && !EMPTY) ? error : error+1;\n    #20;\n    // $display(dataOut);\n    error = (dataOut==6) ? error : error+1;\n    #20;\n    // $display(dataOut);\n    error = (dataOut==4) ? error : error+1;\n    if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n            end\n        else begin\n            $display(\"=========== Test completed with %d/20 failures ===========\", error);\n    end\n    $finish;\nend\n\nalways #10 Clk = ~Clk;\n\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement the design of an unsigned 16-bit multiplier. It utilizes shift and accumulate operations to generate the product output (yout). The module also includes control signals such as clock (clk), reset (rst_n), and start (start), along with a completion flag (done) indicating the completion of the multiplication operation.\n\nModule name:  \n    multi_16bit  \n\nInput ports:\n    clk: Chip clock signal.\n    rst_n: Active-low reset signal. Defined as 0 for chip reset and 1 for reset signal inactive.\n    start: Chip enable signal to initiate the multiplication operation.\n    ain: Input signal representing the multiplicand (a) with a data width of 16 bits.\n    bin: Input signal representing the multiplier (b) with a data width of 16 bits.\n\nOutput ports:\n    yout: Product output signal with a data width of 32 bits.\n    done: Chip output flag signal. Defined as 1 indicates the completion of the multiplication operation.\n\nImplementation:\nData bit control:\nOn every positive edge of the clock signal (clk) or the falling edge of the reset signal (rst_n), the shift count register (i) is updated.\nIf the reset signal (rst_n) is low, indicating a reset condition, the shift count register (i) is set to 0.\nIf the start signal is active (start) and the shift count register (i) is less than 17, the shift count register (i) increments by 1.\nIf the start signal is inactive (!start), the shift count register (i) is reset to 0.\nMultiplication completion flag generation:\nOn every positive edge of the clock signal (clk) or the falling edge of the reset signal (rst_n), the multiplication completion flag (done_r) is updated.\nIf the reset signal (rst_n) is low, the multiplication completion flag (done_r) is set to 0.\nIf the shift count register (i) is equal to 16, indicating the completion of the multiplication operation, the multiplication completion flag (done_r) is set to 1.\nIf the shift count register (i) is equal to 17, the multiplication completion flag (done_r) is reset to 0.\nShift and accumulate operation:\nOn every positive edge of the clock signal (clk) or the falling edge of the reset signal (rst_n), the module performs the shift and accumulate operation.\nIf the reset signal (rst_n) is low, indicating a reset condition, the multiplicand register (areg), multiplier register (breg), and product register (yout_r) are reset to 0.\nIf the start signal is active (start), the module starts the multiplication operation.\nWhen the shift count register (i) is 0, the multiplicand (ain) and multiplier (bin) are stored in the respective registers (areg and breg).\nFor shift counts greater than 0 and less than 17, if the bit at position i-1 in the multiplicand register (areg) is high, the product register (yout_r) accumulates the shifted value of the multiplier register (breg) by shifting it left by i-1 positions and appending zeros at the least significant bit positions.\nOutput assignment:\nThe product output (yout) is assigned the value of the product register (yout_r).", "module_header": "module multi_16bit(\n    input clk,          // Chip clock signal.\n    input rst_n,        // Active-low reset signal. Defined as 0 for chip reset; defined as 1 for reset signal inactive.\n    input start,        // Chip enable signal. \n    input [15:0] ain,   // Input a (multiplicand) with a data width of 16 bits.\n    input [15:0] bin,   // Input b (multiplier) with a data width of 16 bits.\n\n    output [31:0] yout, // Product output with a data width of 32 bits.\n    output done         // Chip output flag signal. Defined as 1 indicates multiplication operation completion.\n);", "module_name": "multi_16bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  \n  reg clk;\n  reg rst_n;\n  reg start;\n  reg [15:0] ain;\n  reg [15:0] bin;\n  wire [31:0] yout;\n  wire done;\n\n  integer i; // Declare the loop variable here\n  integer fail_count = 0; // Declare a variable to count the failures\n  integer timeout; // Declare a timeout counter here\n  reg [31:0] expected_product; // Declare a variable to store the expected product\n\n  // Instantiate the module\n  multi_16bit uut (\n    .clk(clk), \n    .rst_n(rst_n),\n    .start(start),\n    .ain(ain), \n    .bin(bin), \n    .yout(yout),\n    .done(done)\n  );\n  \n  // Clock generation\n  always begin\n    #5 clk = ~clk;\n  end\n\n  // Randomize inputs and check output\n  initial begin\n    clk = 0; // Initialize clock\n    rst_n = 1; // De-assert reset\n    start = 0; // Initialize start\n\n    // Perform reset\n    rst_n = 0;\n    for (i = 0; i < 100; i = i + 1) begin\n      #100;\n      rst_n = 1;\n      #50;\n      ain = $random;\n      bin = $random;\n      #50;\n      start = 1; // Start the operation\n      while(done !== 1) begin\n        #10;\n      end\n      expected_product = ain * bin;\n      \n      if (done == 1) begin\n        fail_count = (yout == expected_product)? fail_count:fail_count+1;\n      end\n      start = 0; // Stop the operation\n      rst_n = 0;\n      #100;\n    end\n    \n    if (fail_count == 0) begin\n        $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Test completed with %d / 100 failures===========\", fail_count);\n    end\n    $finish;\n  end\n\n  initial begin\n    #50000;\n    $finish;\n  end\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of an 8-bit multiplier based on shifting and adding operations.\n\nModule name:  \n    multi_8bit               \nInput ports:\n    A [7:0]: First 8-bit input operand (representing a multiplicand).\n    B [7:0]: Second 8-bit input operand (representing a multiplier).\nOutput ports:\n    product [15:0]: 16-bit output representing the product of the two 8-bit inputs (A * B).\n\nImplementation:\nMultiplication: The module performs multiplication of A and B using the shift-and-add method.\n- The algorithm iterates through each bit of the multiplier (B). For each bit that is set (1), the multiplicand (A) is added to the product at the corresponding shifted position.\n- The process continues until all bits of the multiplier have been processed.\n\nShifting: After each addition, the multiplicand is logically shifted left by one bit to prepare for the next addition, simulating the traditional multiplication process.\n\nThe final product is stored in the output port, which is 16 bits wide to accommodate the maximum possible product of two 8-bit numbers.", "module_header": "module multi_8bit (\n  input [7:0] A,\n  input [7:0] B,\n  output reg [15:0] product\n);", "module_name": "multi_8bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  reg [7:0] A;          // Input A (8 bits)\n  reg [7:0] B;          // Input B (8 bits)\n  wire [15:0] product;  // Product result (16 bits)\n  integer i;            // Loop variable\n  integer error = 0;    // Error count for failed tests\n\n  multi_8bit uut (\n    .A(A),\n    .B(B),\n    .product(product)\n  );\n\n  // Test cases\n  initial begin\n\n    for (i = 0; i < 100; i = i + 1) begin\n      // Generate random 8-bit inputs\n      A = $random;\n      B = $random;\n\n      // Wait for the operation to complete\n      #10;\n\n    //   $display(\"A = %d, B = %d, Expected Product = %d\", A, B, A * B);\n\n      // Check the result of the multiplication\n      if (product !== A * B) begin\n        error = error + 1;\n        $display(\"Test failed: A = %d, B = %d, Expected Product = %d, Got = %d\", A, B, A * B, product);\n      end\n    end\n\n    // Final test result summary\n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Test completed with %d /100 failures ===========\", error);\n    end\n\n    $finish;\n  end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement an 8-bit Radix-4 booth multiplier that performs the multiplication of two 8-bit inputs (a and b) using the Booth algorithm. It utilizes a clock signal (clk), and a reset signal (reset), and provides the product output (p) and a ready signal (rdy). The ready signal (rdy) is set to 1 to indicate the completion of the multiplication process.\n\nModule name:  \n   multi_booth_8bit  \n\nInput ports:\n   clk: Clock signal used for synchronous operation.\n   reset: Reset signal used to initialize the multiplier module.\n   a: 8-bit input representing the multiplicand.\n   b: 8-bit input representing the multiplier.\n\nOutput ports:\n   p: 16-bit output representing the product of the multiplication.\n   rdy: Ready signal indicating the completion of the multiplication operation.\n\nImplementation:\nOn the positive edge of the clock signal (clk) or the positive edge of the reset signal (reset), the module performs the multiplication process.\nIf the reset signal (reset) is high, two 16-bit registers multiplier <= {{8{a[7]}}, a} and multiplicand <= {{8{b[7]}}, b}. \nIf the reset signal (reset) is low, indicating normal operation, the module checks if the counter (5bit ctr) is less than 16.\nIf the counter (ctr) is less than 16, the multiplicand register (multiplicand) is left-shifted by 1 to simulate the Booth algorithm's shifting operation.\nIf the current bit of the multiplier register (multiplier[ctr]) is 1, indicating a positive Booth encoding, the product register (p) accumulates the value of the multiplicand register (multiplicand).\nThe counter (ctr) is incremented by 1. Once the counter (ctr) reaches 16, indicating the completion of the multiplication process, the ready signal (rdy) is set to 1.", "module_header": "module multi_booth_8bit (p, rdy, clk, reset, a, b);\n   input clk, reset;\n   input [7:0] a, b;\n   output [15:0] p;\n   output rdy;", "module_name": "multi_booth_8bit", "testbench": "`timescale 1ns / 1ps\n`define width 8\n`define TESTFILE \"test_data.dat\"\n\nmodule testbench;\n    reg signed [`width-1:0] a, b;\n    reg             clk, reset;\n\n    wire signed [2*`width-1:0] p;\n    wire           rdy;\n\n    integer total, err;\n    integer i, s, fp, numtests;\n\n    wire signed [2*`width-1:0] ans = a*b;\n\n    multi_booth_8bit dut( .clk(clk),\n        .reset(reset),\n        .a(a),\n        .b(b),\n        .p(p),\n        .rdy(rdy));\n\n    // Set up 10ns clock\n    always #5 clk = ~clk;\n\n    task apply_and_check;\n        input [`width-1:0] ain;\n        input [`width-1:0] bin;\n        begin\n            // Set the inputs\n            a = ain;\n            b = bin;\n            // Reset the DUT for one clock cycle\n            reset = 1;\n            @(posedge clk);\n            // Remove reset \n            #1 reset = 0;\n\n            while (rdy == 0) begin\n                @(posedge clk); // Wait for one clock cycle\n            end\n            if (p == ans) begin\n                // $display($time, \" Passed %d * %d = %d\", a, b, p);\n            end else begin\n                // $display($time, \" Fail %d * %d: %d instead of %d\", a, b, p, ans);\n                err = err + 1;\n            end\n            total = total + 1;\n        end\n    endtask // apply_and_check\n\n    initial begin\n        clk = 1;\n        total = 0;\n        err = 0;\n\n        // Get all inputs from file: 1st line has number of inputs\n        fp = $fopen(test_file/TESTFILE, \"r\");\n        s = $fscanf(fp, \"%d\\n\", numtests);\n        // Sequences of values pumped through DUT \n        for (i=0; i<numtests; i=i+1) begin\n            s = $fscanf(fp, \"%d %d\\n\", a, b);\n            apply_and_check(a, b);\n        end\n        if (err > 0) begin\n            $display(\"=========== Failed ===========\");\n        end else begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        $finish;\n    end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement the design of 4bit unsigned number pipeline multiplier. It consists of two levels of registers to store intermediate values and control the multiplication process.\n\nModule name:  \n    multi_pipe_4bit \n\nInput ports:\n    clk: Clock signal used for synchronous operation.\n    rst_n: Active-low reset signal. Defined as 0 for chip reset and 1 for reset signal inactive.\n    mul_a: Input signal representing the multiplicand with a data width of \"size\" bits.\n    mul_b: Input signal representing the multiplier with a data width of \"size\" bits.\t\n\nOutput ports:\n    mul_out: Product output signal with a data width of 2*size bits.\n\nParameter:\n    size = 4\n\nImplementation:\nExtension of input signals:\nThe input signals (mul_a and mul_b) are extended by adding \"size\" number of zero bits at the most significant bit positions.\nMultiplication operation:\nThe module uses a generate block to perform multiplication for each bit position of the multiplier (mul_b) and generate the partial products.\nFor each bit position i from 0 to size-1, the partial product is calculated as follows:\nIf the corresponding bit in the multiplier is 1, the multiplicand is left-shifted by i positions.\nIf the corresponding bit in the multiplier is 0, the partial product is set to 0 ('d0).\nAdd of partial products:\nThe module uses registers to store the intermediate sum values.\nOn the positive edge of the clock signal (clk) or the falling edge of the reset signal (rst_n), the module performs add operations.\nIf the reset signal (rst_n) is low, indicating a reset condition, the registers are set to 0.\nIf the reset signal (rst_n) is high, the registers are updated with the sum of the corresponding partial products.\nFinal product calculation:\nOn the positive edge of the clock signal (clk) or the falling edge of the reset signal (rst_n), the module calculates the final product.\nIf the reset signal (rst_n) is low, indicating a reset condition, the product output (mul_out) is set to 0.\nIf the reset signal (rst_n) is high, the product output (mul_out) is updated with the sum of registers.", "module_header": "module multi_pipe_4bit#(\n\tparameter size = 4\n)(\n\tinput \t\t\t\t\t\tclk \t\t,   \n\tinput \t\t\t\t\t\trst_n\t\t,\n\tinput\t[size-1:0]\t\t\tmul_a\t\t,\n\tinput\t[size-1:0]\t\t\tmul_b\t\t,\n \n \toutput\treg\t[size*2-1:0]\tmul_out\t\t\n);\n\nparameter N = 2 * size;", "module_name": "multi_pipe_4bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  reg clk;\n  reg rst_n;\n  reg [3:0] mul_a;\n  reg [3:0] mul_b;\n  wire [7:0] mul_out;\n  wire signed [7:0] perfect = mul_a*mul_b;\n  // Instantiate the DUT (Design Under Test)\n  multi_pipe_4bit #(.size(4)) dut (\n    .clk(clk),\n    .rst_n(rst_n),\n    .mul_a(mul_a),\n    .mul_b(mul_b),\n    .mul_out(mul_out)\n  );\n\n  // Generate clock\n  always #5 clk = ~clk;\n\n  integer fail_count =0;\n  integer i=0;\n  initial begin\n    // Initialize inputs\n    clk = 0;\n    rst_n = 0;\n    mul_a = 4'b0;\n    mul_b = 4'b0;\n\n    // Wait for a few clock cycles for reset to settle\n    #10;\n\n    // Apply reset\n    rst_n = 1;\n  \n    // Perform test case\n    for (i = 0; i < 100; i = i + 1) begin\n      mul_a =  $random;\n      mul_b =  $random;\n      #10;\n      // without pipeline\n      fail_count = (perfect == mul_out)? fail_count+1:fail_count;\n      #20;\n      // $display(\"%d, %d, %d, %d\", mul_a, mul_b, perfect, mul_out);\n      fail_count = (perfect == mul_out)? fail_count:fail_count+1;\n    end\n\n    if (fail_count == 0) begin\n        $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Test completed with %d / 100 failures===========\", fail_count);\n    end\n    $finish;\n  end\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement the design of unsigned 8bit multiplier based on pipelining processing. It utilizes a clock signal (clk), an active-low reset signal (rst_n), an input enable signal (mul_en_in), and provides an output enable signal (mul_en_out) and the product output (mul_out) of size 16 bits.\n\nModule name:  \n    multi_pipe_8bit \n\nInput ports:\n    clk: Clock signal used for synchronous operation.\n    rst_n: Active-low reset signal. Defined as 0 for chip reset and 1 for reset signal inactive.\n    mul_en_in: Input enable signal that controls the multiplication operation.\n    mul_a: Input signal representing the multiplicand with a data width of 8 bits.\n    mul_b: Input signal representing the multiplier with a data width of 8 bits.\n\nOutput ports:\n    mul_en_out: Output enable signal indicating if the multiplication operation is enabled.\n    mul_out: Product output signal with a data width of 16 bits.\n\nImplementation:\nThe module utilizes a pipeline architecture to improve performance. It consists of several key components:\nInput Control:\nThe module includes an input enable signal, mul_en_in, which controls the multiplication operation.\nOn the positive edge of the clock signal, the module samples the input enable signal and stores it in a register, mul_en_out_reg.\nThe output enable signal, mul_en_out, is derived from the most significant bit of mul_en_out_reg, indicating whether the multiplication operation is enabled.\n\nInput Registers:\nThe module includes registers, mul_a_reg and mul_b_reg, to store the input multiplicand and multiplier, respectively.\nOn the positive edge of the clock signal, the module samples the input values and stores them in the corresponding registers.\nThe registers are only updated when the input enable signal is active.\n\nPartial Product Generation:\nThe module generates partial products by performing bitwise operations between the multiplicand and the individual bits of the multiplier.\nIt uses conditional assignments to select the appropriate bits from the multiplicand based on the multiplier bits.\nThe partial products are stored in a set of wires, temp, with each wire representing a different bit position.\n\nPartial Sum Calculation:\nThe module performs addition operations on the partial products to calculate partial sums.\nIt uses a set of registers, sum, to store the intermediate sum values.\nEach register corresponds to a group of partial products and is updated on the positive edge of the clock signal.\n\nFinal Product Calculation:\nThe module sums up all the partial sums to obtain the final product.\nIt uses a register, mul_out_reg, to store the accumulated sum.\nOn the positive edge of the clock signal, the register is updated with the sum of all partial sums.\n\nOutput Assignment:\nThe module assigns the output product value, mul_out, based on the output enable signal and the value in mul_out_reg.\nIf the output enable signal is active, indicating a valid product, the value in mul_out_reg is assigned to mul_out.\nOtherwise, mul_out is set to 0.", "module_header": "module multi_pipe_8bit#(\n    parameter size = 8\n)(\n          clk,      \n          rst_n,       \n          mul_a,       \n          mul_b, \n          mul_en_in,\n \n          mul_en_out,      \n          mul_out    \n);\n   input clk;           \n   input rst_n; \n   input mul_en_in;      \n   input [size-1:0] mul_a;       \n   input [size-1:0] mul_b;       \n \n   output reg mul_en_out;  \n   output reg [size*2-1:0] mul_out;", "module_name": "multi_pipe_8bit", "testbench": "`timescale 1ns / 1ps\n`define clk_period 20\nmodule testbench;\n \n     reg [7:0] mul_a;\n     reg [7:0] mul_b;\n     reg mul_en_in;\n \n     reg clk;\n     reg rst_n;\n \n     wire mul_en_out;\n     wire [15:0] mul_out;\n\n     reg [15:0] expected_product;\n \n multi_pipe_8bit u1(\n          .clk(clk),      \n          .rst_n(rst_n),       \n          .mul_a(mul_a),       \n          .mul_b(mul_b),\n          .mul_en_in(mul_en_in),       \n           \n          .mul_en_out(mul_en_out),\n          .mul_out(mul_out)    \n);\n \n \n \ninitial clk = 1;\nalways # 10 clk = ~clk; \ninteger error = 0; \n \ninitial begin\n     rst_n = 0;\n     mul_a = 0;\n     mul_b = 0;\n     mul_en_in = 0;\n \n     #(`clk_period*200+1);\n \n     rst_n = 1;\n     \n     #(`clk_period*10);\n \n     mul_a = 'd35;\n     mul_b = 'd20;\n     mul_en_in = 'd1;\n     repeat (100) begin\n          mul_en_in = 0;\n          #(`clk_period*20);\n          rst_n = 1;\n          #(`clk_period*10);\n          mul_a = $random;\n          mul_b = $random;\n\n          mul_en_in = 'd1;\n          #(`clk_period);\n          expected_product = mul_a * mul_b;\n          #(`clk_period);\n          error = ((mul_en_out==1) && (mul_out == expected_product)) ? error+1 : error;\n          while (mul_en_out == 0) begin\n                @(posedge clk); // Wait for one clock cycle\n          end\n          // //========it can be changed depending on your pipelining processing latency\n          // #(`clk_period*4);\n          // //========it can be changed depending on your pipelining processing latency\n          error = (mul_out != expected_product) ? error+1 : error;\n          // $display(\"mul_a = %d, mul_b = %d, mul_out = %d, expected = %d\", mul_a, mul_b, mul_out, expected_product);\n     end\n\n     if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n     end\n     else begin\n     $display(\"===========Test completed with %d /100 failures===========\", error);\n     end\n    \n     $finish; \n   \nend\n \nendmodule "}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module for parallel-to-serial conversion, where every four input bits are converted to a serial one bit output (from MSB to LSB). The output signal valid_out is set to 1 to indicate the availability of valid serial output. When valid_out = 1, the most significant bit of d is output, and the remaining three bits are output sequentially in the following 3 cycles.\n\nModule name:  \n    parallel2serial     \n\nInput ports:\n    clk: Clock signal used for synchronous operations.\n    rst_n: Reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n    d: 4-bit parallel data input.\n\nOutput ports:\n    valid_out: Valid signal indicating the availability of serial output.\n    dout: Serial output representing the converted data.\n\nImplementation:\nThe most significant bit of the parallel input is assigned to the serial output (dout). On each clock cycle, if the counter (cnt) is 3, indicating the last bit of the parallel input, the module updates the data register (data) with the parallel input (d), resets the counter (cnt) to 0, and sets the valid signal (valid) to 1.\nOtherwise, the module increments the counter (cnt) by 1, sets the valid signal (valid) to 0, and shifts the data register (data) one bit to the left, with the most significant bit shifted to the least significant bit.\nCounter Register: If the reset signal (rst_n) is high, the register (cnt) is incremented by 1.", "module_header": "module parallel2serial(\n    input clk,\n    input rst_n,\n    input [3:0] d,\n    output valid_out,\n    output dout\n);", "module_name": "parallel2serial", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  reg clk;\n  reg rst_n;\n  reg [3:0] d;\n  wire valid_out;\n  wire dout;\n\n  // Instantiate the DUT (Design Under Test)\n  parallel2serial dut (\n    .clk(clk),\n    .rst_n(rst_n),\n    .d(d),\n    .valid_out(valid_out),\n    .dout(dout)\n  );\n\n  // Generate clock\n  always #5 clk = ~clk;\n  integer error = 0;\n  integer failcase = 0;\n  integer i = 0;\n  initial begin\n    for (i=0; i<100; i=i+1) begin\n        error = 0;\n        // Initialize inputs\n        clk = 0;\n        rst_n = 0;\n        d = 4'b0;\n\n        #10;\n        rst_n = 1;\n        #10;\n        d = $random;\n        while (valid_out == 0) begin\n            @(posedge clk); // Wait for one clock cycle\n        end\n        // $display(\"dout = %b, valid_out = %b\", dout, valid_out);\n        error = (dout == d[3] && valid_out==1) ? error : error+1;\n        #10;\n        // $display(\"dout = %b, valid_out = %b\", dout, valid_out);\n        error = (dout == d[2] && valid_out==0) ? error : error+1;\n        #10;\n        // $display(\"dout = %b, valid_out = %b\", dout, valid_out);\n        error = (dout == d[1] && valid_out==0) ? error : error+1;\n        #10;\n        // $display(\"dout = %b, valid_out = %b\", dout, valid_out);\n        error = (dout == d[0] && valid_out==0) ? error : error+1;\n        #10;\n        // $display(\"dout = %b, valid_out = %b\", dout, valid_out);\n        error = (valid_out==1) ? error : error+1;\n        #10;\n        failcase = (error==0)? failcase :failcase+1;\n\n    end\n    if(failcase==0) begin\n      $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n      $display(\"===========Test completed with %d /100 failures===========\", failcase);\n    end\n    $finish; \n  end\n\nendmodule\n\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a Multiplying Accumulator for 32bit integer. In the MAC_PE, there is a register that stores the partial sum (the intermediate accumulation result), and in each cycle, the result of \u201ca multiplied by b\u201d will be accumulated in this register, and the \u201cc\u201d shows the value of the register.\n\nModule name:  \n    pe   \n\nInput ports:\n    clk: Clock signal used for synchronous operations.\n    rst: Reset signal. Defined as 1 for reset and 0 for reset signal inactive.\n    a: 32-bit input operand A.\n    b: 32-bit input operand B.\n\nOutput ports:\n    c: 32-bit output representing the accumulated result.\n\nImplementation:\nThe module implements a parallel multiplier and accumulator using registers and an always block. It multiplies the input operands and accumulates the result into an output register.\nAccumulator Register:\nThe module includes a register, c, to store the accumulated result.\nOn the positive edge of the clock signal (clk) or the positive edge of the reset signal (rst), the module updates the register.\nIf the reset signal (rst) is high, indicating a reset condition, the register (c) is set to 0. If the reset signal (rst) is low, the register (c) is updated by adding the product of the input operands (a and b) to its current value.\nMultiplication and Accumulation:\nInside the always block, the module performs the multiplication and accumulation operation. If the reset signal (rst) is high, the register (c) is set to 0. If the reset signal (rst) is low, the module adds the product of the input operands (a and b) to the register (c).", "module_header": "module pe(\n    input clk,\n    input rst,\n    input [31:0] a,\n    input [31:0] b,\n\n    output [31:0] c\n);", "module_name": "pe", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg clk;\n    reg rst;\n    reg [31:0] a,b;\n    wire [31:0] c;\n    \n    pe dut(clk,rst,a,b);\n\n\n    initial begin\n\n    a=0;\n    b=0;\n    clk=0;\n    rst=1;\n    #5;\n    clk=1;\n    #5;\n    clk=0;\n    rst=0;\n    #5;\n\n    a=1;\n    b=1;\n    #5;\n    clk=1;\n    #5;\n    clk=0;\n\n    a=2;\n    b=2;\n    #5;\n    clk=1;\n    #5;\n    clk=0;\n\n    a=3;\n    b=3;\n    #5;\n    clk=1;\n    #5;\n    clk=0;\n\n    //$display(\"%h\", c);\n\n\tif(c==32'h0000000e)\n\tbegin\n\t\t$display(\"===========Your Design Passed===========\");\n        end\n\telse\n\tbegin\n\t\t$display(\"===========Error===========\");\n\tend\n    end\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a module for pulse detection. The 1-bit input signal data_in is a continuous input, which is triggered by clk. When \"data_in\" changes from 0 to 1 to 0(3 cycles), this is considered as a \"pulse\". The indicating signal dataout is 1 at the end cycle of the \"pulse\", and then returns to 0 until the corresponding pulse appears again. For example, if data_in is 01010(5 cycles), the data_out is 00101.\n\n\nModule name:  \n    pulse_detect\n\nInput ports\uff1a\n    clk: Clock signal.\n    rst_n: Reset signal (active low).\n    data_in: One-bit input signal.\n\nOutput ports\uff1a\n    data_out: Output signal indicating the presence of pulses.\n\nImplementation:\nDeclare the module pulse_detect with input and output ports as specified in the ports statement.\nDeclare a register state to keep track of the current state of the pulse detection process.\nInside an always block, sensitive to the positive edge of the clk signal and the negative edge of the rst_n signal, implement the logic for pulse detection and output generation.\nIn the reset condition (~rst_n), set the state register to the initial state and set the data_out output to 0, indicating no pulse. Continue the detection process for the remaining states. For each state, check the value of data_in and transition to the next state accordingly. If the current state satisfies the last state of a \"pulse\", set data_out to 1, indicating the end of a pulse. Otherwise, set data_out to 0.", "module_header": "module pulse_detect(    \n    input clk,\n    input rst_n,\n    input data_in,\n    output reg data_out\n);", "module_name": "pulse_detect", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  reg clk;\n  reg rst_n;\n  reg data_in;\n  wire data_out;\n\n  // Instantiate the DUT (Design Under Test)\n  pulse_detect dut (\n    .clk(clk),\n    .rst_n(rst_n),\n    .data_in(data_in),\n    .data_out(data_out)\n  );\n\n  // Generate clock\n  initial begin\n\tclk=0;\n\tforever #5 clk=~clk;\n  end\n\n  integer error = 0;\n  initial begin\n      // Initialize inputs\n      #10;\n      rst_n = 0;\n      data_in = 0;\n      #28;\n      rst_n = 1;\n      #10      data_in = 0;\n      #10      data_in = 0;  \n      #10      data_in = 0;\n      #10      data_in = 1;\n      #10      data_in = 0;\n      #10      data_in = 1;\n      #10      data_in = 0;\n      #10      data_in = 1;\n      #10      data_in = 1;\n      #10      data_in = 0;\n      #10;\n      // Finish simulation\n      $finish;\n  end\n\n  initial begin\n    #5;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 0) ? error : error+1;\n    #10;\n    error = (data_out == 1) ? error : error+1;\n    // $display(\"%b,%b,%b\", data_in, data_out, dut.pulse_level1);//1\n    #20;\n    error = (data_out == 1) ? error : error+1;\n    #10;\n    if (error == 0) begin\n        $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Error===========\");\n    end\n  end\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a simplified radix-2 divider on 8-bit signed or unsigned integers. and the inputs are two 8-bit operands. The module accepts a dividend and a divisor as inputs and provides a 16-bit result containing both the quotient and the remainder. The design supports both signed and unsigned division operations.\n\nModule name:  \n    radix2_div \n\nInput ports:\n    clk: Clock signal used for synchronous operation.\n    rst: The reset signal to initialize or reset the module.\n    sign: 1-bit indicates if the operation is signed (1) or unsigned (0).\n    dividend: 8-bit input signal representing the dividend for division.\n    divisor: 8-bit input signal representing the divisor for division.\n    opn_valid: 1-bit indicates that a valid operation request is present.\nOutput ports:\n    res_valid: 1-bit output signal indicating the result is valid and ready.\n    result: 16-bit the output containing the remainder in the upper 8 bits and the quotient in the lower 8 bits.\n\nImplementation:\n\nOperation Start:\nWhen opn_valid is high and res_valid is low, the module saves the inputs dividend and divisor.\nInitializes the shift register SR with the absolute value of the dividend shifted left by one bit.\nSets NEG_DIVISOR to the negated absolute value of the divisor.\nSets the counter cnt to 1 and start_cnt to 1 to begin the division process.\n\nDivision Process(If start_cnt is high, the module performs the following steps):\nIf the counter cnt reaches 8 (most significant bit of cnt is set), the division is complete:\ncnt and start_cnt are cleared.\nUpdates the shift register SR with the final remainder and quotient.\nOtherwise, the counter cnt is incremented, and the shift register SR is updated based on the subtraction result:\nComputes the subtraction of NEG_DIVISOR.\nUses a multiplexer to select the appropriate result based on the carry-out.\nUpdates SR by shifting left and inserting the carry-out.\n\nResult Validity:\nres_valid is managed based on the reset signal, the counter, and whether the result has been consumed.", "module_header": "module radix2_div \n#(\nparameter DATAWIDTH=8\n)\n(\n  input                       clk,\n  input                       rstn,\n  input                       en,\n  output  wire                ready,\n  input  [DATAWIDTH-1:0]      dividend,\n  input  [DATAWIDTH-1:0]      divisor,\n  output wire [DATAWIDTH-1:0] quotient,\n  output wire [DATAWIDTH-1:0] remainder,\n  output wire                 vld_out\n);", "module_name": "radix2_div", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n    reg clk;\n    reg rst;\n    reg [7:0] dividend, divisor;\n    reg sign;\n    reg opn_valid;\n    reg res_ready;\n    wire res_valid;\n    wire [15:0] result;\n\n    // Instantiate the radix2_div module\n    radix2_div uut (\n        .clk(clk),\n        .rst(rst),\n        .dividend(dividend),\n        .divisor(divisor),\n        .sign(sign),\n        .opn_valid(opn_valid),\n        .res_valid(res_valid),\n        .res_ready(res_ready),\n        .result(result)\n    );\n\n    integer i;\n    integer error = 0;\n    reg [7:0] a_test [0:7];\n    reg [7:0] b_test [0:7];\n    reg [15:0] expected_result [0:7];\n    reg sign_test [0:7];\n\n    initial begin\n        // Initialize test vectors\n        a_test[0] = 8'd100; b_test[0] = 8'd10; sign_test[0] = 0; expected_result[0] = {8'd0, 8'd10}; \n        a_test[1] = -8'd100; b_test[1] = 8'd10; sign_test[1] = 1; expected_result[1] = {8'd0, -8'd10};\n        a_test[2] = 8'd100; b_test[2] = -8'd10; sign_test[2] = 1; expected_result[2] = {8'd0, -8'd10};\n        a_test[3] = -8'd100; b_test[3] = -8'd10; sign_test[3] = 1; expected_result[3] = {8'd0, 8'd10};\n        a_test[4] = 8'd123; b_test[4] = 8'd123; sign_test[4] = 0; expected_result[4] = {8'd0, 8'd1};\n        a_test[5] = 8'd0; b_test[5] = 8'd123; sign_test[5] = 0; expected_result[5] = {8'd0, 8'd0};\n        a_test[6] = 8'd123; b_test[6] = 8'd251; sign_test[6] = 0; expected_result[6] = {8'd123, 8'd0};\n        a_test[7] = 8'd255; b_test[7] = 8'd7; sign_test[7] = 0; expected_result[7] = {8'd3, 8'd36};\n\n        // Generate clock signal\n        clk = 0;\n        forever #5 clk = ~clk;\n    end\n\n    initial begin\n        // Initialize\n        rst = 1;\n        opn_valid = 0;\n        res_ready = 1;\n        #20;\n        rst = 0;\n\n        for (i = 0; i < 8; i = i + 1) begin\n            // Apply test vectors\n            dividend = a_test[i];\n            divisor = b_test[i];\n            sign = sign_test[i];\n            opn_valid = 1;\n            #10;\n            opn_valid = 0;\n\n            // Wait for result\n            wait(res_valid);\n            #10;\n\n            // Check result\n            if (result !== expected_result[i]) begin\n                error = error + 1;\n                $display(\"Error: dividend=%d, divisor=%d, expected=%h, got=%h\", a_test[i], b_test[i], expected_result[i], result);\n            end\n\n            res_ready = 1;\n            #10;\n        end\n\n        // Display final result\n        if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end else begin\n            $display(\"===========Failed===========\", error);\n        end\n\n        $finish;\n    end\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a dual-port RAM with a depth of 8 and a bit width of 6 bits, with all data initialized to 000000. It has two groups of ports, respectively for reading data and writing data, and read and write operations can be carried out at the same time. When the read_en signal is 1, the read_data of the corresponding position is read through the read_addr signal and output; When the write_en signal is 1, data is written to the corresponding position through the write_addr signal and write-data signal.\n\nModule name:  \n    RAM               \nInput ports:\n\tclk: Clock signal used for synchronous operation.\n\trst_n: Active-low reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n\twrite_en: Write enable signal to initiate a write operation.\n\twrite_addr: Address for the write operation.\n\twrite_data: Data to be written to the RAM.\n\tread_en: Read enable signal to initiate a read operation.\n\tread_addr: Address for the read operation.\n\nOutput ports:\n    read_data: Output signal representing the data read from the RAM.\n\nParameter: \n\tWIDTH = 6;\n    DEPTH = 8;\n\nImplementation:\nRAM Array:\nThe module includes a register array, RAM. The array is defined as reg [DEPTH - 1 : 0] RAM [2**WIDTH-1:0], allowing for 2^6 memory locations, each with a width of 6 bits.\nWrite Operation:\nThe first always block triggers on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\nOn reset, indicated by !rst_n, all memory locations in the RAM array are cleared to 0.\nIf the write enable signal (write_en) is active, the data (write_data) is written to the RAM array at the specified address (write_addr).\nRead Operation:\nThe second always block triggers on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\nOn reset, indicated by !rst_n, the read_data register is cleared to 0.\nIf the read enable signal (read_en) is active, the data at the specified address (read_addr) in the RAM array is assigned to the read_data register.\nIf the read enable signal is not active, the read_data register is cleared to 0.", "module_header": "module RAM (\n\tinput clk,\n\tinput rst_n,\n\t\n\tinput write_en,\n\tinput [7:0]write_addr,\n\tinput [5:0]write_data,\n\t\n\tinput read_en,\n\tinput [7:0]read_addr,\n\toutput reg [5:0]read_data\n);", "module_name": "RAM", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    // Parameters\n    parameter CLK_PERIOD = 10; // Clock period in simulation time units\n    \n    // Inputs\n    reg clk;\n    reg rst_n;\n    reg write_en;\n    reg [7:0] write_addr;\n    reg [5:0] write_data;\n    reg read_en;\n    reg [7:0] read_addr;\n    \n    // Outputs\n    wire [5:0] read_data;\n\n    // Instantiate the module\n    RAM uut (\n        .clk(clk),\n        .rst_n(rst_n),\n        .write_en(write_en),\n        .write_addr(write_addr),\n        .write_data(write_data),\n        .read_en(read_en),\n        .read_addr(read_addr),\n        .read_data(read_data)\n    );\n    \n    // Clock generation\n    always #((CLK_PERIOD)/2) clk = ~clk;\n\n    integer error = 0;\n    // Initial block for stimulus generation\n    initial begin\n        // Initialize inputs\n        clk = 0;\n        rst_n = 1;\n        repeat(100) begin\n            write_en = 0;\n            write_addr = 0;\n            write_data = 0;\n            read_en = 0;\n            read_addr = 0;\n            // Wait for a few clock cycles\n            #((CLK_PERIOD) * 5);\n            // Release reset\n            rst_n = 0;\n            #((CLK_PERIOD) * 2);\n            rst_n = 1;\n            // Write operation\n            write_en = 1;\n            write_addr = 3'b000;\n            write_data = $random;\n            #((CLK_PERIOD) * 1);\n            write_en = 0;\n            #((CLK_PERIOD) * 1);\n            \n            // Read operation\n            read_en = 1;\n            read_addr = 3'b000;\n            #((CLK_PERIOD) * 1);\n            // $display(\"read_data = %b\", read_data); \n            error = (read_data == write_data) ? error : error+1;\n            read_en = 0;\n            #((CLK_PERIOD) * 1);\n            // $display(\"read_data = %b\", read_data); \n            error = (read_data == 0) ? error : error+1;\n        end\n        if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n        $display(\"===========Error===========\", error);\n        end\n        // Finish simulation\n        $finish;\n    end\n\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a right shifter. The module performs an 8-bit right shift on a 1-bit input by first initializing the q register to 0. On each rising edge of the clock, the module shifts the contents of the q register to the right by one bit and inserts the new input bit d into the most significant position of the register.\n\nModule name:  \n    right_shifter    \n\nInput ports:\n    clk: Clock signal used for synchronous operation.\n    d: Input signal to be right-shifted.\n\nOutput ports:\n    q: Output signal representing the result of the right shift operation.\n\nImplementation:\nThe register is defined as reg [7:0] q and initialized to 0 using the initial statement. The value of q is right-shifted by 1 bit using the >> operator: q <= (q >> 1).\nThe most significant bit (q[7]) of the register is assigned the value of the input signal (d): q[7] <= d.", "module_header": "module right_shifter(clk, q,d);  \n\n    input  clk;  \n    input d;  \n    output  [7:0] q;", "module_name": "right_shifter", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n  reg clk;\n  reg d;\n  wire [7:0] q;\n\n  // Instantiate the DUT (Design Under Test)\n  right_shifter dut (\n    .clk(clk),\n    .d(d),\n    .q(q)\n  );\n\n  // Generate clock\n  always #5 clk = ~clk;\n\n  initial begin\n    // Initialize inputs\n    clk = 0;\n    d = 0;\n    #20;\n    d = 1;\n    #10;\n    d = 0;\n    #10;\n    d = 1;\n    #10;\n    d = 0;\n    #10;\n    d = 1;\n    #10;\n    d = 1;\n    #10;\n    d = 1;\n    #10;\n    \n    // Check the output\n    if(q==8'b11101010) begin\n      $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n      $display(\"===========Failed===========\");\n    end\n    // Finish simulation\n    $finish;\n  end\nendmodule\n"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of an 8-bit ring counter for cyclic state sequences.\n\nModule name:\nring_counter\n\nInput ports:\n        clk: Clock signal that drives the state transitions of the ring counter.\n        reset: Reset signal to initialize the counter to its starting state.\n\nOutput ports:\n        out [7:0]: 8-bit output representing the current state of the ring counter. Only one bit is set high at any time, and the set bit cycles through the 8-bit output.\n\nInternal logic:\n1. State Transition: The ring counter follows a cyclic pattern where exactly one bit is set to 1 in the output at any given time, and the 1 shifts to the next bit with each clock pulse.\n   \n2. Initialization: When the reset signal is high, the counter is initialized to its starting state, typically with the least significant bit (LSB) of out set to 1 (i.e., out = 8'b0000_0001).\n\n3. Cycling Behavior: On each rising edge of the clock signal, the 1 shifts to the next bit in the sequence, and after reaching the most significant bit (MSB), it wraps around to the LSB, creating a cyclic sequence.\n\nReset Behavior: When reset is high, the ring counter is reset to its initial state (out = 8'b0000_0001).", "module_header": "module ring_counter (\n    input wire clk,\n    input wire reset,\n    output reg [7:0] out\n);", "module_name": "ring_counter", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg clk;\n    reg reset;\n    wire [7:0] out;\n\n    ring_counter ring_counter_inst (\n        .clk(clk),\n        .reset(reset),\n        .out(out)\n    );\n\n    always begin\n        #5 clk <= ~clk;\n    end\n\n    \n\n    reg [3:0] i;\n    reg [7:0] data [0:9] = {8'b00000001, 8'b00000001, 8'b00000010, 8'b00000100, 8'b00001000,8'b00010000, 8'b00100000, 8'b01000000, 8'b10000000, 8'b00000001};\n\n    initial begin\n        clk = 0;\n        reset = 1;\n        i=0;\n        #10 reset = 0;\n    end\n    // Monitor for displaying output\n    always @(posedge clk) begin\n        \n        if (out !== data[i]) begin\n            $display(\"Failed at i=%d, out=%b, expected=%b\", i, out, data[i]);\n            // $finish;\n        end\n        i = i + 1;\n    end\n\n    // Stop simulation after checking all values\n    always @(posedge clk) begin\n        if (i == 9) begin\n            $display(\"=========== Your Design Passed ===========\");\n            $finish;\n        end\n    end\n    // Stop simulation after 100 clock cycles\n    initial begin\n        #100 $finish;\n    end\n\nendmodule\n"}
{"prompt": "Please act as a professional Verilog designer.\n\nA Read-Only Memory (ROM) module designed for storing fixed data. This module provides a way to access predefined data based on an 8-bit address input.\n\nModule name:\n    ROM\n\nInput ports:\n    addr [7:0]: 8-bit address input used to select the data location in memory.\n\nOutput ports:\n    dout [15:0]: 16-bit output that delivers the data stored in the ROM at the specified address.\nMemory Array:\n    reg [15:0] mem [0:255]: Defines a ROM with 256 locations, each 16 bits wide.\nInitial Block:\n    The initial block is used to pre-load the ROM with fixed data. In this example, memory locations 0 through 3 are initialized with specific values (16'hA0A0, 16'hB1B1, 16'hC2C2, 16'hD3D3). Other locations can be initialized as needed.\nBehavior:\n    The always @(*) block continuously outputs the data stored in the ROM at the memory location specified by addr.\nSince ROM is read-only, this module includes only read operations.", "module_header": "module ROM (\n    input wire [7:0] addr,        // 8-bit Address input\n    output reg [15:0] dout        // 16-bit Data output\n);", "module_name": "ROM", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg [7:0] addr_tb;          // Address input for the ROM\n    wire [15:0] dout_tb;        // Data output from the ROM\n\n    ROM rom_inst (\n        .addr(addr_tb),\n        .dout(dout_tb)\n    );\n\n    integer error;\n\n    initial begin\n        // Initialize simulation\n        $display(\"Starting ROM Testbench...\");\n        error = 0;\n\n        // Test reading data from different memory locations\n        addr_tb = 8'h00;  // Read from address 0\n        #10;\n        if (dout_tb !== 16'hA0A0) begin\n            $display(\"Error: Data read from address 0 is incorrect\");\n            error = error + 1;\n        end\n\n        addr_tb = 8'h01;  // Read from address 1\n        #10;\n        if (dout_tb !== 16'hB1B1) begin\n            $display(\"Error: Data read from address 1 is incorrect\");\n            error = error + 1;\n        end\n\n        addr_tb = 8'h02;  // Read from address 2\n        #10;\n        if (dout_tb !== 16'hC2C2) begin\n            $display(\"Error: Data read from address 2 is incorrect\");\n            error = error + 1;\n        end\n\n        addr_tb = 8'h03;  // Read from address 3\n        #10;\n        if (dout_tb !== 16'hD3D3) begin\n            $display(\"Error: Data read from address 3 is incorrect\");\n            error = error + 1;\n        end\n\n        // Add more test cases here if needed\n\n        // Check for errors\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n        end else begin\n            $display(\"Test completed with %d errors.\", error);\n        end\n\n        $finish;\n    end\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a sequence detector to detect a specific 4-bit binary sequence 1001.\n\nModule name:\n    sequence_detector\n\nInput ports:\n    clk: Clock signal to synchronize the detector.\n    reset_n: Reset signal to initialize the state machine.\n    data_in: 1-bit binary input signal to feed the bitstream for sequence detection.\n\nOutput ports:\n    sequence_detected: 1-bit output signal that is set high when the specific sequence is detected.\n    \nInternal logic:\n    State Machine: The sequence detector uses a finite state machine (FSM) with the following states:\n    IDLE: Waiting for the start of the sequence.\n    S1: The first bit of the desired sequence is detected.\n    S2: The second bit of the desired sequence is detected.\n    S3: The third bit of the desired sequence is detected.\n    S4: The fourth and final bit of the desired sequence is detected, and the output sequence_detected is set high.\n\nImplementation:\n    -FSM Design: The FSM transitions through states based on the bitstream data_in. On each clock cycle, the detector checks for a match of the specific sequence.\n\n    -Sequence Detection: The module checks the input data_in and transitions between states. Once the complete sequence is detected, sequence_detected is asserted.\n\n    -Reset Behavior: When reset is high, the state machine returns to the IDLE state, resetting the detection process.", "module_header": "module sequence_detector(\n     input  clk, \n     input  rst_n,\n     input  data_in, \n     output sequence_detected\t\t\t\t\n     );", "module_name": "sequence_detector", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg clk, rst_n, data_in;\n    wire sequence_detected;\n\n    sequence_detector dut (\n        .clk(clk),\n        .rst_n(rst_n),\n        .data_in(data_in),\n        .sequence_detected(sequence_detected)\n    );\n    integer error = 0;  \n    // Clock generation\n    always #5 clk = ~clk;\n\n    initial begin\n        // Initialize signals\n        clk = 0;\n        rst_n = 0;\n        data_in = 1;\n        #2 rst_n = 1;\n\n\n        // Sending 1001\n        #6 data_in = 1;\n        #10 data_in = 1;\n        #10 data_in = 0;\n        #10 data_in = 0;\n        #10 data_in = 1;\n        #10;data_in = 1; \n        if (!sequence_detected)\n            error = error+1;\n        #10;data_in = 1;\n        #10 data_in = 0;\n        if (sequence_detected)\n            error = error+1;\n        #10 data_in = 0;\n        #10 data_in = 1;\n        #10;\n        if (!sequence_detected)\n            error = error+1;\n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Test completed with %d /100 failures ===========\", error);\n    end           \n        $finish;\n    end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a series-parallel conversion circuit. It receives a serial input signal \"din_serial\" along with a control signal \"din_valid\" indicating the validity of the input data. The module operates on the rising edge of the clock signal \"clk\" and uses a synchronous design. The input din_serial is a single-bit data, and when the module receives 8 input data, the output dout_parallel outputs the 8-bit data(The serial input values are sequentially placed in dout_parallel from the most significant bit to the least significant bit), and the dout_valid is set to 1.\n\nModule name:  \n    serial2parallel          \n\nInput ports:\n\tclk: Clock signal.\n\trst_n: Reset signal (active low).\n\tdin_serial: Serial input data.\n\tdin_valid: Validity signal for input data.\t\n\nOutput ports:\n\tdout_parallel: Parallel output data (8 bits wide).\n\tdout_valid: Validity signal for the output data.\n\nImplementation:\nThe module utilizes a 4-bit counter (cnt) to keep track of the number of serial input data bits received. Every eight din_serial input, dout_parallel will output. When all 8 serial data bits have been received, the valid output signal is set to 1, indicating that the parallel output data is valid. Otherwise, the valid output signal is set to 0, indicating that the parallel output data is not valid.", "module_header": "module serial2parallel(\n\tinput clk,\n\tinput rst_n,\n\tinput din_serial,\n\tinput din_valid,\n\toutput reg [7:0]dout_parallel,\n\toutput reg dout_valid\n);", "module_name": "serial2parallel", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\treg clk,rst_n;\n\treg din_serial,din_valid;\n\twire dout_valid;\n\twire[7:0]dout_parallel;\n \n\talways #5 clk = ~clk;\n  integer error = 0;\n\tinitial begin\n\t\tclk  <= 1'b0;\n\t\trst_n <= 1'b0;\n\t\t#12\n\t\trst_n <= 1'b1;\n\t\tdin_valid  <= 1'b1;\n\n\t\tdin_serial <= 1'b1; #10;\n\t\tdin_serial <= 1'b1; #10;\n\t\tdin_serial <= 1'b1; #10;\n\t\tdin_serial <= 1'b1; #10;\n    error = (dout_valid == 0) ?error:error+1;\n\t\tdin_serial <= 1'b0; #10;\n    din_serial <= 1'b0; #10;\n    din_serial <= 1'b0; #10;\n    din_serial <= 1'b0; #10;\n    while(dout_valid == 0) begin\n      #5;\n    end\n    // $display(\"%b\",dout_parallel);\n    error = (dout_parallel == 8'b11110000) ?error:error+1;\n    \n    din_valid  <= 1'b0; \n\t\t#30;\n\t\tdin_valid  <= 1'b1;\n\n    din_serial <= 1'b1; #10\n    din_serial <= 1'b1; #10\n    din_serial <= 1'b0; #10\n\t\tdin_serial <= 1'b0; #10\n    error = (dout_valid == 0) ?error:error+1;\n\t\tdin_serial <= 1'b0; #10\n\t\tdin_serial <= 1'b0; #10\n\t\tdin_serial <= 1'b1; #10\n\t\tdin_serial <= 1'b1; #20\n\t\tdin_valid  <= 1'b0;\n    while(dout_valid == 0) begin\n      #5;\n    end\n    // $display(\"%b\",dout_parallel);\n    error = (dout_parallel == 8'b11000011) ?error:error+1;\n\t\t#10\n    error = (dout_valid == 0) ?error:error+1;\n    #10\n\n    if (error == 0) begin\n        $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Error===========\");\n    end\n\t\t$finish;\n\tend \n\tserial2parallel u0(\n    .clk           (clk)           ,\n    .rst_n          (rst_n)          ,\n    .din_serial    (din_serial)    ,\n    .dout_parallel (dout_parallel) ,\n    .din_valid     (din_valid)     ,\n    .dout_valid    (dout_valid)\n\t);  \nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a Triangle Wave signal generator module that generates a waveform by incrementing and decrementing a 5-bit signal named \"wave\". The waveform cycles between 0 and 31, which is incremented or decremented by 1.\n\n\nModule name:  \n    signal_generator \n                 \nInput ports:\n    clk: Clock signal used for synchronous operation.\n    rst_n: Active-low reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n\nOutput ports:\n    wave: 5-bit output waveform signal representing the generated waveform.\n\nImplementation:\nState and Waveform Generation:\nThe module includes a register, state, used to control the state of the waveform generation.\nThe module also includes a register, wave, with a width of 5 bits, which represents the generated waveform.\nThe state and waveform registers are updated in the always block, triggered on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\nOn reset, indicated by ~rst_n, the state register is cleared to 0, and the wave register is cleared to 0.\nThe waveform generation is controlled using a case statement based on the current state:\nIf the state is 0, the waveform (wave) is incremented by 1.\nIf the waveform reaches 31 (wave == 31), the state is transitioned to 1.\nIf the state is 1, the waveform is decremented by 1.\nIf the waveform reaches 0 (wave == 0), the state is transitioned back to 0.\nThe waveform generation continues to cycle between 0 and 31 based on the state transitions.", "module_header": "module signal_generator(\n  input clk,\n  input rst_n,\n  output reg [4:0] wave\n);", "module_name": "signal_generator", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\nreg\t\t\t\tclk,rst_n;\nwire[4:0]\t\twave;\n\nsignal_generator uut(\n\t\t\t\t.clk(clk),\n\t\t\t\t.rst_n(rst_n),\n\t\t\t\t.wave(wave)\n\t\t\t\t);\n\nreg[31:0]reference[0:99];\n\ninteger i = 0;\ninteger error = 0;\n// integer outfile;\ninitial begin\n      $readmemh(test_file/\"tri_gen.txt\",reference);\n\t\t\tclk = 0;\n      rst_n = 0;\n\t\t\t#10\n      rst_n =1;\n      // outfile = $fopen(\"tri_gen.txt\", \"w\");\n\t\t\trepeat(100) begin\n        // $fwrite(outfile, \"%h\\n\", wave);\n        // $display(wave);\n        error=(wave==reference[i])?error:error+1;\n        #10;\n        i = i+1;\n      end\n      // $fclose(outfile);\n      if(error==0)\n      begin\n        $display(\"===========Your Design Passed===========\");\n            end\n      else\n      begin\n        $display(\"===========Error===========\");\n      end\n      $finish;\nend\n \nalways #5 clk =~clk;\n \nendmodule\n\n"}
{"prompt": "Please act as a professional verilog designer.\n\nThe module is a simple yet effective generator designed to produce square wave signals with variable frequency. It takes an input clock signal and a frequency value, and outputs a square wave signal toggling at the specified frequency.\n\nModule name:  \n    square_wave \n                 \nInput ports:\n    clk: Clock signal that drives the module.\n    [7:0]freq: Frequency control, specifying how often the square wave toggles.\n\nOutput ports:\n    wave_out: Square wave output signal.\n\nInternal Registers:\n    count (reg [7:0]): Counter register used to track cycles between wave toggles.\n    \nImplementation:\nCounter Operation:\n    The count register increments on each rising edge of the clk.\n    When count reaches (freq - 1), the count is reset to 0 and wave_out is toggled (i.e., flipped from 0 to 1 or from 1 to 0).\n    If count has not reached freq, it simply increments by one on the next clock cycle.\nSquare Wave Generation:\n    The module produces a square wave by flipping the wave_out signal at the rate determined by freq.\n    The higher the freq value, the slower the square wave toggles (i.e., the lower the output frequency), and vice versa.", "module_header": "module square_wave(\n    input clk,                     \n    input [7:0] freq,           \n    output reg wave_out          \n);", "module_name": "square_wave", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg clk_tb = 0;        \n    reg [8:0] freq_tb = 8'b0000100; \n    wire wave_out_tb;       \n    integer ones_count = 0;  // Counter for consecutive ones\n    integer error = 0;       // Error flag\n\n    square_wave square_wave_inst (\n        .clk(clk_tb),\n        .freq(freq_tb),\n        .wave_out(wave_out_tb)\n    );\n\n    initial begin\n        // Monitor output\n        // $monitor(\"Time: %0t | Clock: %b | Frequency: %d | Square Wave Output: %b | Error: %d\", $time, clk_tb, freq_tb, wave_out_tb, error);\n\n        // Simulate for a certain time\n        repeat (200) begin\n            if (wave_out_tb == 1) begin\n                ones_count = ones_count + 1;\n                if (ones_count > 8) begin\n                    $display(\"Error: More than 8 consecutive ones detected at time %0t\", $time);\n                    error = 1;  // Set error flag\n                    $finish;    // Stop the simulation\n                end\n            end else begin\n                ones_count = 0;\n            end\n            #5; // Time delay between clock cycles\n        end\n        if (error == 0) begin\n            $display(\"=========== Your Design Passed ===========\");\n        end\n        $finish;  // Finish the simulation\n    end\n\n    always #5 clk_tb = ~clk_tb;\n\nendmodule"}
{"prompt": "Please act as a professional Verilog designer.\n\nImplement a module of a 64-bit subtractor with overflow checking for high-precision arithmetic operations. \n\nModule name:  \n    sub_64bit               \nInput ports:\n    A [63:0]: First 64-bit input operand (representing a large signed integer).\n    B [63:0]: Second 64-bit input operand (representing a large signed integer to be subtracted from A).\nOutput ports:\n    result [63:0]: 64-bit output representing the difference of the two operands (A - B).\n    overflow: 1-bit output indicating whether an overflow occurred during the subtraction operation.\n\nImplementation:\nSubtraction: The module performs binary subtraction of A and B to obtain the result.\nOverflow Detection: The module checks for overflow conditions by examining the sign bits of A, B, and the result. \n- Positive overflow occurs when a positive number (A) is subtracted by a negative number (B) and the result is negative.\n- Negative overflow occurs when a negative number (A) is subtracted by a positive number (B) and the result is positive.\n\nThe overflow flag is set to 1 if an overflow condition is detected; otherwise, it is set to 0.", "module_header": "module sub_64bit(\n  input [63:0] A,\n  input [63:0] B,\n  output reg [63:0] result,\n  output reg overflow\n);", "module_name": "sub_64bit", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n  reg [63:0] A;          // Input A (64 bits)\n  reg [63:0] B;          // Input B (64 bits)\n  wire [63:0] result;    // Subtraction result (64 bits)\n  wire overflow;         // Overflow signal\n  integer i;             // Loop variable\n  integer error = 0;     // Error count for failed tests\n\n  // Instantiate the verified_sub_64bit module\n  sub_64bit uut (\n    .A(A),\n    .B(B),\n    .result(result),\n    .overflow(overflow)\n  );\n\n  // Randomize inputs and check output\n  initial begin\n    for (i = 0; i < 100; i = i + 1) begin\n        // Generate random 64-bit inputs\n        A = $random;\n        B = $random;\n\n        // Wait for the operation to complete\n        #10;\n\n        // Calculate expected result using system task\n        // $monitor(\"A = %d, B = %d, Expected Result = %d, Overflow = %b\", A, B, A - B, overflow);\n\n        // Check the result of the subtraction\n        if (result !== (A - B) || (A - B < 0 && overflow !== 1)) begin\n            error = error + 1;\n            $display(\"Test failed: A = %d, B = %d, Expected Result = %d, Got = %d, Overflow = %b\", A, B, A - B, result, overflow);\n        end\n    end\n\n    // Final test result summary\n    if (error == 0) begin\n      $display(\"=========== Your Design Passed ===========\");\n    end\n    else begin\n      $display(\"=========== Test completed with %d /100 failures ===========\", error);\n    end\n\n    $finish;\n  end\n\nendmodule"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a multi-bit MUX-based synchronizer, data_in will remain constant during the period when data_en is high, and data_en is high for at least 3 clk_b clock cycles. When the value of data_en is high, data can be synchronized. The data change frequency of data_in is very low. The change interval between two adjacent data is at least 10 clk_b clock cycles.\nThe clock clk_a is responsible for: input data_in is refer to clock a. enable signal data_en is refer to clock a.\nThe clock clk_b is responsible for the enable signal data_en delays two cycles, that is, two D flip-flops. This is done with reference to clock b. And the data is finally output dataout, and the output refers to clock b.\n\nModule name:  \n    synchronizer  \n\nInput ports:\n\tclk_a: Clock signal A used for synchronous operations.\n\tclk_b: Clock signal B used for synchronous operations.\n\tarstn: Active-low reset signal A. Defined as 0 for reset and 1 for reset signal inactive.\n\tbrstn: Active-low reset signal B. Defined as 0 for reset and 1 for reset signal inactive.\n\tdata_in: Input data signal of size 4 bits.\n\tdata_en: Input enable signal that controls the selection operation.\n\nOutput ports:\n    dataout: Output data signal of size 4 bits.\n\nImplementation:\nData Register:\nThe module includes a register, data_reg, to store the input data signal, data_in.\nOn the positive edge of clock signal A (clk_a) or the falling edge of reset signal A (arstn), the module updates the register. If the reset signal A (arstn) is low, indicating a reset condition, the register (data_reg) is set to 0. If the reset signal A (arstn) is high, the register (data_reg) is updated with the input data signal (data_in).\nEnable Data Register:\nThe module includes a register, en_data_reg, to store the input enable signal, data_en.\nOn the positive edge of clock signal A (clk_a) or the falling edge of reset signal A (arstn), the module updates the register. If the reset signal A (arstn) is low, the register (en_data_reg) is set to 0. If the reset signal A (arstn) is high, the register (en_data_reg) is updated with the input enable signal (data_en).\nEnable Control Registers:\nThe module includes two registers, en_clap_one and en_clap_two, to control the selection of the input data. On the positive edge of clock signal B (clk_b) or the falling edge of reset signal B (brstn), the module updates the registers. If the reset signal B (brstn) is low, indicating a reset condition, both registers (en_clap_one and en_clap_two) are set to 0.\nIf the reset signal B (brstn) is high, the registers (en_clap_one and en_clap_two) are updated based on the value of en_data_reg. The register en_clap_one is assigned the value of en_data_reg, and en_clap_two is assigned the previous value of en_clap_one.\nOutput Assignment:\nOn the positive edge of clock signal B (clk_b) or the falling edge of reset signal B (brstn), the module assigns the output data value. If the reset signal B (brstn) is low, indicating a reset condition, the output data (dataout) is set to 0. If the reset signal B (brstn) is high and the control signal (en_clap_two) is active, the output data (dataout) is assigned the value of the data register (data_reg). If the control signal (en_clap_two) is inactive, the output data (dataout) retains its previous value.", "module_header": "module synchronizer(\n\tinput \t\t\t\tclk_a\t, \n\tinput \t\t\t\tclk_b\t,   \n\tinput \t\t\t\tarstn\t,\n\tinput\t\t\t\tbrstn   ,\n\tinput\t\t[3:0]\tdata_in\t,\n\tinput               data_en ,\n\n\toutput reg  [3:0] \tdataout\n);", "module_name": "synchronizer", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n    // Inputs\n    reg clk_a;\n    reg clk_b;\n    reg arstn;\n    reg brstn;\n    reg [3:0] data_in;\n    reg data_en;\n\n    // Outputs\n    wire [3:0] dataout;\n\n    // Instantiate the mux module\n    synchronizer dut(\n        .clk_a(clk_a),\n        .clk_b(clk_b),\n        .arstn(arstn),\n        .brstn(brstn),\n        .data_in(data_in),\n        .data_en(data_en),\n        .dataout(dataout)\n    );\n\n    // Clock generation\n    always #5 clk_a = ~clk_a;\n    always #10 clk_b = ~clk_b;\n\n    integer error=0;\n    initial begin\n        clk_a = 0;\n        clk_b = 0;\n        arstn = 0;\n        brstn = 0;\n        data_en = 0;\n        data_in = 0;\n        \n        #20 arstn = 1; // Release reset\n\t\t#5 brstn = 1; \n        #50 data_in = 4; // Set data_in to 4\n        #10 data_en = 1; // Enable data\n        // $display(dataout);\n        #100;\n        error = (dataout == 4)? error : error+1;\n        #10 data_en = 0; // Disable data\n        #100;\n        #50 data_in = 7; // Set data_in to 7\n        #10 data_en = 1; // Enable data\n        // $display(dataout);\n        #80;\n        error = (dataout == 7)? error : error+1;\n        #10 data_en = 0; // Disable data\n        #100;\n        #50;\n        #20 arstn = 0; // Assert reset\n        #100;\n        #20 arstn = 1; // Release reset\n        #50 data_in = 9; // Set data_in to 9\n        #10 data_en = 1; // Enable data\n        // $display(dataout);\n        #100;\n        error = (dataout == 9)? error : error+1;\n        #10 data_en = 0; // Disable data\n        #100;\n\n        // Display results\n        if (error == 0) begin\n            $display(\"===========Your Design Passed===========\");\n        end\n        else begin\n        $display(\"===========Test completed with %d /3 failures===========\", error);\n        end\n        $finish;\n    end\n\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a traffic light, with red, yellow and green three small indicators and a pedestrian button, under normal circumstances, the motor vehicle lane indicator light according to 60 clock cycles of green, 5 clock cycles of yellow, 10 clock cycles of red. When the pedestrian button is pressed, if the remaining green time is greater than 10 clocks, it is shortened to 10 clocks, and if it is less than 10 clocks, it remains unchanged. The lane light and the sidewalk light should be paired, when the lane light is green or yellow, the sidewalk light is red; When the lane light is red, the sidewalk light is green, and for the sake of simplicity, only the lane light is considered.\n\nModule name:  \n    traffic_light\n\nInputs:\n    rst_n: Reset signal (active low).\n    clk: Clock signal.\n    pass_request: Request signal for allowing vehicles to pass.\n\nOutputs:\n    clock[7:0]: An 8-bit output representing the count value of the internal counter.\n    red, yellow, green: Output signals representing the state of the traffic lights.\n\nParameters:\n    idle, s1_red, s2_yellow, s3_green: Enumeration values representing different states of the traffic light controller.\n\nRegisters and Wires:\n    cnt: A 8-bit register used as an internal counter for timing purposes.\n    state: A 2-bit register representing the current state of the traffic light controller.\n    p_red, p_yellow, p_green: 1-bit registers representing the next values for the red, yellow, and green signals.\n\nImplementation:\nThe following is the design track we recommend:\nThe first always block is responsible for the state transition logic. It uses a case statement to handle different states. Here's a summary of each state:\nidle: Initial state where all signals are set to 0. Transition to s1_red state occurs immediately.\ns1_red: Sets the red signal to 1 and waits for a count of 3 before transitioning to s3_green state. Otherwise, it remains in s1_red state.\ns2_yellow: Sets the yellow signal to 1 and waits for a count of 3 before transitioning to s1_red state. Otherwise, it remains in s2_yellow state.\ns3_green: Sets the green signal to 1 and waits for a count of 3 before transitioning to s2_yellow state. Otherwise, it remains in s3_green state.\nThe second always block handles the counting logic of the internal counter (cnt). The counter is decremented by 1 on every positive edge of the clock or negative edge of the reset signal. The counter values are adjusted based on various conditions:\nIf (!rst_n), the counter is set to 10.\nIf the pass_request signal is active and the green signal is active, the counter is set to 10.\nIf the green signal is inactive and the previous green signal (p_green) was active, the counter is set to 60.\nIf the yellow signal is inactive and the previous yellow signal (p_yellow) was active, the counter is set to 5.\nIf the red signal is inactive and the previous red signal (p_red) was active, the counter is set to 10.\nOtherwise, the counter is decremented normally.\nThe assign statement assigns the value of the internal counter (cnt) to the output clock.\nThe final always block handles the output signals. It assigns the previous values (p_red, p_yellow, p_green) to the output signals (red, yellow, green) on the positive edge of the clock or negative edge of the reset signal.", "module_header": "module traffic_light\n    (\n\t\tinput rst_n, \n      input clk, \n      input pass_request,\n\t\t  output wire[7:0]clock,\n      output reg red,\n\t\t  output reg yellow,\n\t\t  output reg green\n    );\n\t\n\tparameter \tidle = 2'd0,\n\t\t\t\ts1_red = 2'd1,\n\t\t\t\ts2_yellow = 2'd2,\n\t\t\t\ts3_green = 2'd3;", "module_name": "traffic_light", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n  \n  reg clk;\n  reg rst_n;\n  reg pass_request;\n  wire [7:0] clock;\n  wire red;\n  wire yellow;\n  wire green;\n  integer i;\n  // Instantiate the module\n  traffic_light uut (\n    .clk(clk), \n    .rst_n(rst_n),\n    .pass_request(pass_request), \n    .clock(clock), \n    .red(red),\n    .yellow(yellow),\n    .green(green)\n  );\n  \n  // Clock generation\n  always begin\n    #5 clk = ~clk;\n  end\n\n  integer error = 0;\n  integer clock_cnt;\n  // Test sequence\n  initial begin\n    clk = 0; // Initialize clock\n    rst_n = 1; // De-assert reset\n    pass_request = 0; // No pass request initially\n\n    // Perform reset\n    rst_n = 0;\n    #10;\n    rst_n = 1;\n    #30;\n    \n    // test red\n    $display(\"At time %t, clock = %d, red = %b, yellow = %b, green = %b\", \n               $time, clock, red, yellow, green);\n    error = (red==1)&&(yellow==0)&&(green==0) ?error :error+1;\n    #100;\n    // test green\n    $display(\"At time %t, clock = %d, red = %b, yellow = %b, green = %b\", \n               $time, clock, red, yellow, green);\n    error = (red==0)&&(yellow==0)&&(green==1) ?error :error+1;\n    #600;\n    // test yellow\n    $display(\"At time %t, clock = %d, red = %b, yellow = %b, green = %b\", \n               $time, clock, red, yellow, green);\n    error = (red==0)&&(yellow==1)&&(green==0) ?error :error+1;\n    #150;\n    $display(\"At time %t, clock = %d, red = %b, yellow = %b, green = %b\", \n               $time, clock, red, yellow, green);\n    clock_cnt = clock;\n    // test pass_request\n    #30;\n    $display(\"At time %t, clock = %d, red = %b, yellow = %b, green = %b\", \n               $time, clock, red, yellow, green);\n    error = (clock!=(clock_cnt+3)) ?error :error+1;\n    pass_request = 1;\n    #10;\n    $display(\"At time %t, clock = %d, red = %b, yellow = %b, green = %b\", \n               $time, clock, red, yellow, green);\n    error = (clock==10)&&(green==1) ?error :error+1;\n    if (error == 0) begin\n      $display(\"===========Your Design Passed===========\");\n    end\n    else begin\n    $display(\"===========Failed===========\", error);\n    end\n\n    $finish; // End of test\n  end\n\nendmodule\n"}
{"prompt": "Please act as a professional Verilog designer.\n\nModule name: \n    up_down_counter\n\nFunction:\n    A 16-bit counter that can increment or decrement based on control signals.\n\nInput ports:\n    clk: Clock signal (1-bit), used to synchronize the counting process.\n    reset: Reset signal (1-bit), used to reset the counter to zero.\n    up_down: Control signal (1-bit), determines the counting direction. \n             If up_down = 1, the counter increments; if up_down = 0, it decrements.\n\nOutput ports:\n    count [15:0]: 16-bit output representing the current counter value.\n\nImplementation:\n    The module uses a synchronous process triggered by the rising edge of the clock signal (`clk`).\n    If the reset signal (`reset`) is active, the counter resets to zero.\n    If the `up_down` control signal is high, the counter increments on each clock cycle.\n    If the `up_down` control signal is low, the counter decrements on each clock cycle.\n    The `count` output reflects the current value of the counter, which can range from 0 to 65535.", "module_header": "module up_down_counter (\n    input wire clk,\n    input wire reset,\n    input wire up_down,\n    output reg [15:0] count\n);", "module_name": "up_down_counter", "testbench": "`timescale 1ns / 1ps\n\nmodule testbench;\n\n    reg clk;\n    reg reset;\n    reg up_down;\n    wire [15:0] count;\n\n    // Instantiate the up_down_counter module\n    up_down_counter uut (\n        .clk(clk),\n        .reset(reset),\n        .up_down(up_down),\n        .count(count)\n    );\n\n    integer error = 0;\n    always begin\n        #5 clk <= ~clk;\n    end\n\n    // Initial \n    initial begin\n        clk = 0;\n        reset = 1;\n        up_down = 1; \n        #10 reset = 0;\n    end\n\n    // Monitor for displaying count\n    // always @(posedge clk) begin\n    //     $display(\"Count = %d\", count);\n    // end\n\n    // Test counting up\n    initial begin\n        #20 up_down = 1;\n        #100 up_down = 0; // Switch to counting down\n        // $display(\"Count = %d\", count);\n        error = (count==11)?error : error+1;\n        #200 up_down = 1; // Switch back to counting up\n        // $display(\"Count = %d\", count);\n        error = (count==65527)?error : error+1;\n        #300 ;\n        // $display(\"Count = %d\", count);\n        error = (count==21)?error : error+1;\n        if (error == 0) begin\n        $display(\"=========== Your Design Passed ===========\");\n        end\n        else begin\n        $display(\"=========== Test completed with %d failures ===========\", error);\n        end\n\n        $finish;\n    end\n\nendmodule\n"}
{"prompt": "Please act as a professional verilog designer.\n\nImplement a data width conversion circuit that converts 8-bit data input to 16-bit data output. The module provides two output ports: valid_out, which indicates the validity of the output data, and data_out, which represents the converted 16-bit output data. The first arriving 8-bit data should be placed in the higher 8 bits of the 16-bit data output. The valid_out and data_out signals are generated in the next clock cycle after the two data inputs. When there is only one data input, valid_out and data_out are not generated immediately. Instead, they wait for the arrival of the next data input to complete the concatenation of the two data inputs before generating valid_out and data_out. \n\nModule name:  \n    width_8to16   \n\nInput ports:\n    clk: Clock signal used for synchronous operation.\n    rst_n: Active-low reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n    valid_in: Input signal indicating the validity of the input data.\n    data_in: 8-bit input data to be converted.\n\nOutput ports:\n    valid_out: Output signal indicating the validity of the output data.\n    data_out: 16-bit output data resulting from the width conversion.\n\nImplementation:\nThe data_out register is triggered on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\nOn reset, indicated by !rst_n, the data_out register is cleared to 0.\nIf the input data is valid (valid_in) and the flag signal is active, the data_out register is updated by concatenating the contents of the data_lock register (8 bits) and the data_in register (8 bits) to form a 16-bit output. The first valid data is temporarily stored, and when the second valid data is inputted, they are concatenated to produce the output valid_out and data_out.", "module_header": "module width_8to16(\n\tinput \t\t\t\t   clk \t\t,   \n\tinput \t\t\t\t   rst_n\t\t,\n\tinput\t\t\t\t      valid_in\t,\n\tinput\t   [7:0]\t\t   data_in\t,\n \n \toutput\treg\t\t\tvalid_out,\n\toutput   reg [15:0]\tdata_out\n);", "module_name": "width_8to16", "testbench": "`timescale 1ns / 1ps\nmodule testbench;\n    reg rst,valid_in;\n\treg clk=1;\n\treg[7:0] data_in;\n\twire valid_out;\n\twire [15:0] data_out;\n\nwidth_8to16 dut(\n\t.clk (clk),   \n\t.rst_n(rst),\n\t.valid_in(valid_in),\n\t.data_in(data_in),\n\t.valid_out(valid_out),\n\t.data_out(data_out)\n);\n\talways #5 clk = ~clk;  \n\ninteger error = 0;\ninitial \nbegin\n\trst=0;valid_in=0;\n \t#10 rst=1;valid_in=1;data_in=8'b10100000;\n\t// $display(\"data_out = %b\", data_out);\n\t// $display(\"valid_out = %b\", valid_out);\n\terror = valid_out ==0 ? error : error+1; \n\t#10 data_in=8'b10100001; \n\t// $display(\"data_out = %b\", data_out); \n\t#10 data_in=8'b10110000;\n\t// $display(\"data_out = %b\", data_out); \n\t// $display(\"valid_out = %b\", valid_out);\n\terror = (data_out == 16'b1010000010100001 && valid_out ==1 )? error : error+1;\n\t#10 valid_in=0;\n\t#20 valid_in=1;data_in=8'b10110001; \n\t#10 valid_in=0;\n\t// $display(\"data_out = %b\", data_out); \n\t// $display(\"valid_out = %b\", valid_out);\n\terror = (data_out == 16'b1011000010110001 && valid_out ==1 )? error : error+1;\n\t#30\n\n\tif (error == 0) begin\n\t\t$display(\"===========Your Design Passed===========\");\n\tend\n\telse begin\n\t$display(\"===========Test completed with %d / 3 failures===========\", error);\n\tend\n\n\t$finish;\nend  \n\nendmodule"}
