Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 11 04:43:18 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 104
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-16 | Warning  | Large setup violation         | 97         |
| TIMING-18 | Warning  | Missing input or output delay | 3          |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[260]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[544]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1628]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1766]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1953]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1314]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1346]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[263]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1024]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter_reg[0]_rep__18/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1452]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter_reg[2]_rep__10/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[556]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1304]/CE (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[35]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1920]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.184 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[327]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1027]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1410]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[92]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1615]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1031]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1568]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1255]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1903]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1670]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter_reg[1]_rep__12/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[381]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.322 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1792]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[960]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[38]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1382]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1767]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[423]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1116]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1506]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1536]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1923]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[135]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1551]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[2464]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.541 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[262]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[2432]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1186]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.640 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[454]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[103]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[2368]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter_reg[1]_rep__12/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[407]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.683 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[231]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1344]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[582]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1826]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[162]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.775 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[230]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[2314]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.798 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[487]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[226]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1059]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[386]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[290]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.837 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter_reg[1]_rep__12/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[396]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[935]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.860 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[2474]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1602]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1154]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.060 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[2531]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1730]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.144 ns between design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1890]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.279 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[3]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[4]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[6]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[7]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.599 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[5]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.603 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[8]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.619 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[10]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.693 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[11]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.714 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[9]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[12]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.735 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.809 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[15]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.830 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[13]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.884 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[16]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.900 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.974 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[19]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.995 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.998 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[20]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.014 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.088 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.109 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.113 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[24]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.129 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[26]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.203 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[27]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.224 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[25]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[28]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.245 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[30]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.319 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[31]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_1_0) and design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H1_s_reg[29]/D (clocked by clk_out1_design_1_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/ledsOut_reg[13] cannot be properly analyzed as its control pin design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/ledsOut_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/ledsOut_reg[14] cannot be properly analyzed as its control pin design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/ledsOut_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/ledsOut_reg[15] cannot be properly analyzed as its control pin design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/ledsOut_reg[15]/G is not reached by a timing clock
Related violations: <none>


