// Seed: 2496231266
module module_0;
  assign module_1.type_26 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input logic id_7,
    output tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    output tri1 id_15,
    input tri id_16,
    output logic id_17
    , id_19
);
  wire id_20;
  module_0 modCall_1 ();
  wire id_21;
  assign id_19 = "";
  always begin : LABEL_0
    id_2  <= 1'd0 - 1'h0;
    id_17 <= id_7;
  end
endmodule
