{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448765253131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448765253133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 20:47:32 2015 " "Processing started: Sat Nov 28 20:47:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448765253133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448765253133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectN28 -c projectN28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectN28 -c projectN28" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448765253133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1448765253412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectN28.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectN28.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectN28 " "Found entity 1: projectN28" {  } { { "projectN28.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765253521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1448765253521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectN28 " "Elaborating entity \"projectN28\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1448765253627 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst15 " "Primitive \"VCC\" of instance \"inst15\" not used" {  } { { "projectN28.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 352 304 320 384 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1448765253633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addsub.bdf 1 1 " "Using design file addsub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/addsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765253765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765253765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:inst6 " "Elaborating entity \"addsub\" for hierarchy \"addsub:inst6\"" {  } { { "projectN28.bdf" "inst6" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 288 152 248 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765253770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765253838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765253838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst12 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst12\"" {  } { { "projectN28.bdf" "inst12" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 304 -120 -8 368 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765253842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765253893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765253893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst12\|clock_divider_1024:inst102 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst12\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765253897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765253966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765253966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst11 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst11\"" {  } { { "projectN28.bdf" "inst11" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { -712 1408 1528 -536 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765253970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitregister.bdf 1 1 " "Using design file 4bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitregister " "Found entity 1: 4bitregister" {  } { { "4bitregister.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/4bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765254018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765254018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitregister 4bitregister:inst " "Elaborating entity \"4bitregister\" for hierarchy \"4bitregister:inst\"" {  } { { "projectN28.bdf" "inst" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 128 984 1112 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765254022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebit.bdf 1 1 " "Using design file onebit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onebit " "Found entity 1: onebit" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/onebit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765254065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765254065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit 4bitregister:inst\|onebit:inst3 " "Elaborating entity \"onebit\" for hierarchy \"4bitregister:inst\|onebit:inst3\"" {  } { { "4bitregister.bdf" "inst3" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/4bitregister.bdf" { { 336 328 424 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765254068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2x1mux.bdf 1 1 " "Using design file 2x1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2x1mux " "Found entity 1: 2x1mux" {  } { { "2x1mux.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/2x1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765254126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765254126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x1mux 4bitregister:inst\|onebit:inst3\|2x1mux:inst2 " "Elaborating entity \"2x1mux\" for hierarchy \"4bitregister:inst\|onebit:inst3\|2x1mux:inst2\"" {  } { { "onebit.bdf" "inst2" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/onebit.bdf" { { 160 392 488 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765254131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2x4Decoder.bdf 1 1 " "Using design file 2x4Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2x4Decoder " "Found entity 1: 2x4Decoder" {  } { { "2x4Decoder.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/2x4Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765254239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765254239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x4Decoder 2x4Decoder:inst4 " "Elaborating entity \"2x4Decoder\" for hierarchy \"2x4Decoder:inst4\"" {  } { { "projectN28.bdf" "inst4" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 304 344 440 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765254244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "w " "Converted elements in bus name \"w\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "w\[1\] w1 " "Converted element name(s) from \"w\[1\]\" to \"w1\"" {  } { { "2x4Decoder.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/2x4Decoder.bdf" { { 144 208 224 176 "w\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448765254245 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "w\[0\] w0 " "Converted element name(s) from \"w\[0\]\" to \"w0\"" {  } { { "2x4Decoder.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/2x4Decoder.bdf" { { 104 232 248 136 "w\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1448765254245 ""}  } { { "2x4Decoder.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/2x4Decoder.bdf" { { 144 208 224 176 "w\[1\]" "" } { 104 232 248 136 "w\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1448765254245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SwitchOn.bdf 1 1 " "Using design file SwitchOn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchOn " "Found entity 1: SwitchOn" {  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1448765254293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1448765254293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchOn SwitchOn:inst5 " "Elaborating entity \"SwitchOn\" for hierarchy \"SwitchOn:inst5\"" {  } { { "projectN28.bdf" "inst5" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { -112 392 488 16 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1448765254297 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 216 520 584 264 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1448765254299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1448765256066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1448765256066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1448765256534 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1448765256534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1448765256534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1448765256534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448765256736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 20:47:36 2015 " "Processing ended: Sat Nov 28 20:47:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448765256736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448765256736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448765256736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448765256736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448765258172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448765258173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 20:47:38 2015 " "Processing started: Sat Nov 28 20:47:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448765258173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448765258173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projectN28 -c projectN28 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projectN28 -c projectN28" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448765258174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1448765258446 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projectN28 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"projectN28\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1448765258512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448765258533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448765258533 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1448765258728 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1448765259108 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1448765259108 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1448765259108 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 276 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1448765259114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 277 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1448765259114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 278 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1448765259114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1448765259114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projectN28.sdc " "Synopsys Design Constraints File file not found: 'projectN28.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1448765259204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1448765259204 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1448765259209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkAddSub (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node ClkAddSub (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259225 ""}  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ClkAddSub } } } { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ClkAddSub" } } } } { "projectN28.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 328 -288 -120 344 "ClkAddSub" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ClkAddSub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "Automatically promoted node clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst12\|clock_divider_1024:inst101\|inst10~1 " "Destination node clock_generator:inst12\|clock_divider_1024:inst101\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst12|clock_divider_1024:inst101|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 257 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448765259225 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst12|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "Automatically promoted node clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst12\|clock_divider_1024:inst102\|inst10~1 " "Destination node clock_generator:inst12\|clock_divider_1024:inst102\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst12|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 245 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448765259225 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst12|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addsub:inst6\|ins7t  " "Automatically promoted node addsub:inst6\|ins7t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr0~1 " "Destination node seven_seg_decoder:inst10\|WideOr0~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 218 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr1~1 " "Destination node seven_seg_decoder:inst10\|WideOr1~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 220 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr2~1 " "Destination node seven_seg_decoder:inst10\|WideOr2~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 222 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr3~1 " "Destination node seven_seg_decoder:inst10\|WideOr3~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 224 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr4~1 " "Destination node seven_seg_decoder:inst10\|WideOr4~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 226 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr5~1 " "Destination node seven_seg_decoder:inst10\|WideOr5~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 228 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst10\|WideOr6~1 " "Destination node seven_seg_decoder:inst10\|WideOr6~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst10|WideOr6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 230 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addsub:inst6\|in5st " "Destination node addsub:inst6\|in5st" {  } { { "addsub.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/addsub.bdf" { { 192 424 488 272 "in5st" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { addsub:inst6|in5st } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 122 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addsub:inst6\|inst783~0 " "Destination node addsub:inst6\|inst783~0" {  } { { "addsub.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/addsub.bdf" { { 440 432 496 520 "inst783" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { addsub:inst6|inst783~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 232 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SwitchOn:inst5\|inst3 " "Destination node SwitchOn:inst5\|inst3" {  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 328 496 560 376 "inst3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SwitchOn:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1448765259225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448765259225 ""}  } { { "addsub.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/addsub.bdf" { { 208 520 584 288 "ins7t" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { addsub:inst6|ins7t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 121 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SwitchOn:inst5\|inst  " "Automatically promoted node SwitchOn:inst5\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr0~1 " "Destination node seven_seg_decoder:inst9\|WideOr0~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr1~1 " "Destination node seven_seg_decoder:inst9\|WideOr1~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr2~1 " "Destination node seven_seg_decoder:inst9\|WideOr2~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 208 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr3~1 " "Destination node seven_seg_decoder:inst9\|WideOr3~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 210 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr4~1 " "Destination node seven_seg_decoder:inst9\|WideOr4~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 212 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr5~1 " "Destination node seven_seg_decoder:inst9\|WideOr5~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 214 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst9\|WideOr6~1 " "Destination node seven_seg_decoder:inst9\|WideOr6~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst9|WideOr6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 216 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448765259226 ""}  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 248 616 680 296 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SwitchOn:inst5|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SwitchOn:inst5\|inst3  " "Automatically promoted node SwitchOn:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr0~1 " "Destination node seven_seg_decoder:inst11\|WideOr0~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr1~1 " "Destination node seven_seg_decoder:inst11\|WideOr1~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr2~1 " "Destination node seven_seg_decoder:inst11\|WideOr2~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr3~1 " "Destination node seven_seg_decoder:inst11\|WideOr3~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr4~1 " "Destination node seven_seg_decoder:inst11\|WideOr4~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 184 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr5~1 " "Destination node seven_seg_decoder:inst11\|WideOr5~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 186 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst11\|WideOr6~1 " "Destination node seven_seg_decoder:inst11\|WideOr6~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst11|WideOr6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SwitchOn:inst5\|inst4 " "Destination node SwitchOn:inst5\|inst4" {  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 328 728 792 376 "inst4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SwitchOn:inst5|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SwitchOn:inst5\|inst " "Destination node SwitchOn:inst5\|inst" {  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 248 616 680 296 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SwitchOn:inst5|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259226 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448765259226 ""}  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 328 496 560 376 "inst3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SwitchOn:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SwitchOn:inst5\|inst4  " "Automatically promoted node SwitchOn:inst5\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr0~1 " "Destination node seven_seg_decoder:inst7\|WideOr0~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr1~1 " "Destination node seven_seg_decoder:inst7\|WideOr1~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr2~1 " "Destination node seven_seg_decoder:inst7\|WideOr2~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr3~1 " "Destination node seven_seg_decoder:inst7\|WideOr3~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr4~1 " "Destination node seven_seg_decoder:inst7\|WideOr4~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr5~1 " "Destination node seven_seg_decoder:inst7\|WideOr5~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_decoder:inst7\|WideOr6~1 " "Destination node seven_seg_decoder:inst7\|WideOr6~1" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/project refine nov 6:50pm/seven_seg_decoder.v" 9 -1 0 } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { seven_seg_decoder:inst7|WideOr6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1448765259227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1448765259227 ""}  } { { "SwitchOn.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/SwitchOn.bdf" { { 328 728 792 376 "inst4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SwitchOn:inst5|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clear (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1448765259228 ""}  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { clear } } } { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clear" } } } } { "projectN28.bdf" "" { Schematic "/home/halkaabi/CPRE281/project refine nov 6:50pm/projectN28.bdf" { { 288 -296 -128 304 "clear" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1448765259228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1448765259271 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1448765259272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1448765259272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1448765259273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1448765259274 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1448765259274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1448765259274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1448765259275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1448765259282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1448765259283 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1448765259283 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EnDecoder " "Node \"EnDecoder\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EnDecoder" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1448765259294 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1448765259294 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448765259294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1448765259898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448765259986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1448765259990 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1448765260455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448765260455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1448765260848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/home/halkaabi/CPRE281/project refine nov 6:50pm/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1448765261601 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1448765261601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448765262180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1448765262181 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1448765262181 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1448765262193 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y00 0 " "Pin \"y00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y11 0 " "Pin \"y11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y22 0 " "Pin \"y22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n0 0 " "Pin \"F3n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n1 0 " "Pin \"F3n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n2 0 " "Pin \"F3n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n3 0 " "Pin \"F3n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n4 0 " "Pin \"F3n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n5 0 " "Pin \"F3n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n6 0 " "Pin \"F3n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n0 0 " "Pin \"F2n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n1 0 " "Pin \"F2n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n2 0 " "Pin \"F2n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n3 0 " "Pin \"F2n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n4 0 " "Pin \"F2n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n5 0 " "Pin \"F2n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n6 0 " "Pin \"F2n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n0 0 " "Pin \"F1n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n1 0 " "Pin \"F1n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n2 0 " "Pin \"F1n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n3 0 " "Pin \"F1n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n4 0 " "Pin \"F1n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n5 0 " "Pin \"F1n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n6 0 " "Pin \"F1n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n0 0 " "Pin \"F0n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n1 0 " "Pin \"F0n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n2 0 " "Pin \"F0n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n3 0 " "Pin \"F0n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n4 0 " "Pin \"F0n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n5 0 " "Pin \"F0n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n6 0 " "Pin \"F0n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1448765262199 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1448765262199 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1448765262299 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1448765262311 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1448765262416 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1448765262751 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1448765262776 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1448765262777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448765263720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 20:47:43 2015 " "Processing ended: Sat Nov 28 20:47:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448765263720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448765263720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448765263720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448765263720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448765265670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448765265675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 20:47:45 2015 " "Processing started: Sat Nov 28 20:47:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448765265675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448765265675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projectN28 -c projectN28 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projectN28 -c projectN28" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448765265677 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1448765266852 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1448765266923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448765267681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 20:47:47 2015 " "Processing ended: Sat Nov 28 20:47:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448765267681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448765267681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448765267681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448765267681 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1448765267846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448765268936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448765268937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 20:47:48 2015 " "Processing started: Sat Nov 28 20:47:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448765268937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448765268937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projectN28 -c projectN28 " "Command: quartus_sta projectN28 -c projectN28" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448765268937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1448765268961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1448765269218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448765269242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1448765269242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projectN28.sdc " "Synopsys Design Constraints File file not found: 'projectN28.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1448765269479 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1448765269479 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst12\|inst7 clock_generator:inst12\|inst7 " "create_clock -period 1.000 -name clock_generator:inst12\|inst7 clock_generator:inst12\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448765269481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst12\|clock_divider_1024:inst102\|inst10 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " "create_clock -period 1.000 -name clock_generator:inst12\|clock_divider_1024:inst102\|inst10 clock_generator:inst12\|clock_divider_1024:inst102\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448765269481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst12\|clock_divider_1024:inst101\|inst10 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " "create_clock -period 1.000 -name clock_generator:inst12\|clock_divider_1024:inst101\|inst10 clock_generator:inst12\|clock_divider_1024:inst101\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448765269481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkAddSub ClkAddSub " "create_clock -period 1.000 -name ClkAddSub ClkAddSub" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448765269481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name addsub:inst6\|ins7t addsub:inst6\|ins7t " "create_clock -period 1.000 -name addsub:inst6\|ins7t addsub:inst6\|ins7t" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448765269481 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1448765269481 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1448765269484 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1448765269524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1448765269551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.920 " "Worst-case setup slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -4.737 clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "   -0.920        -4.737 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910        -4.523 ClkAddSub  " "   -0.910        -4.523 ClkAddSub " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446        -1.443 clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "   -0.446        -1.443 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304        -0.748 clock_generator:inst12\|inst7  " "   -0.304        -0.748 clock_generator:inst12\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321         0.000 addsub:inst6\|ins7t  " "    1.321         0.000 addsub:inst6\|ins7t " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448765269578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.558 " "Worst-case hold slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558        -2.558 ClkAddSub  " "   -2.558        -2.558 ClkAddSub " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164        -2.164 clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "   -2.164        -2.164 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.150        -2.150 clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "   -2.150        -2.150 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382       -17.904 addsub:inst6\|ins7t  " "   -1.382       -17.904 addsub:inst6\|ins7t " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871        -0.930 clock_generator:inst12\|inst7  " "   -0.871        -0.930 clock_generator:inst12\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448765269613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448765269640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448765269659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 ClkAddSub  " "   -1.380       -11.380 ClkAddSub " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547       -16.744 addsub:inst6\|ins7t  " "   -0.547       -16.744 addsub:inst6\|ins7t " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 clock_generator:inst12\|inst7  " "   -0.500        -3.000 clock_generator:inst12\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765269673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448765269673 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1448765270186 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1448765270187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.109 " "Worst-case setup slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109         0.000 clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "    0.109         0.000 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 ClkAddSub  " "    0.140         0.000 ClkAddSub " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326         0.000 clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "    0.326         0.000 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 clock_generator:inst12\|inst7  " "    0.392         0.000 clock_generator:inst12\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392         0.000 addsub:inst6\|ins7t  " "    1.392         0.000 addsub:inst6\|ins7t " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448765270226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1448765270227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.599 " "Worst-case hold slack is -1.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599        -1.599 ClkAddSub  " "   -1.599        -1.599 ClkAddSub " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330        -1.330 clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "   -1.330        -1.330 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -1.318 clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "   -1.318        -1.318 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890       -12.129 addsub:inst6\|ins7t  " "   -0.890       -12.129 addsub:inst6\|ins7t " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486        -0.655 clock_generator:inst12\|inst7  " "   -0.486        -0.655 clock_generator:inst12\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448765270256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448765270282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1448765270313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 ClkAddSub  " "   -1.380       -11.380 ClkAddSub " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536       -16.560 addsub:inst6\|ins7t  " "   -0.536       -16.560 addsub:inst6\|ins7t " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 clock_generator:inst12\|clock_divider_1024:inst101\|inst10  " "   -0.500       -10.000 clock_generator:inst12\|clock_divider_1024:inst101\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_generator:inst12\|clock_divider_1024:inst102\|inst10  " "   -0.500        -7.000 clock_generator:inst12\|clock_divider_1024:inst102\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 clock_generator:inst12\|inst7  " "   -0.500        -3.000 clock_generator:inst12\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1448765270350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1448765270350 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1448765270797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1448765270902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1448765270902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448765271197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 20:47:51 2015 " "Processing ended: Sat Nov 28 20:47:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448765271197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448765271197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448765271197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448765271197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1448765272903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1448765272908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 20:47:52 2015 " "Processing started: Sat Nov 28 20:47:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1448765272908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1448765272908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projectN28 -c projectN28 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projectN28 -c projectN28" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1448765272910 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "projectN28.vho\", \"projectN28_fast.vho projectN28_vhd.sdo projectN28_vhd_fast.sdo /home/halkaabi/CPRE281/project refine nov 6:50pm/simulation/modelsim/ simulation " "Generated files \"projectN28.vho\", \"projectN28_fast.vho\", \"projectN28_vhd.sdo\" and \"projectN28_vhd_fast.sdo\" in directory \"/home/halkaabi/CPRE281/project refine nov 6:50pm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1448765273608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1448765273863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 20:47:53 2015 " "Processing ended: Sat Nov 28 20:47:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1448765273863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1448765273863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1448765273863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448765273863 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1448765274017 ""}
