#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 11 14:43:47 2024
# Process ID: 18828
# Current directory: C:/verilog project/Legend of Chun-Yi Lee
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12856 C:\verilog project\Legend of Chun-Yi Lee\Legend of Chun-Yi Lee.xpr
# Log file: C:/verilog project/Legend of Chun-Yi Lee/vivado.log
# Journal file: C:/verilog project/Legend of Chun-Yi Lee\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicBoss.v', nor could it be found using path 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicBoss.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicZelda.v', nor could it be found using path 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicZelda.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PWM.v', nor could it be found using path 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PWM.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlBoss.v', nor could it be found using path 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlBoss.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlZelda.v', nor could it be found using path 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlZelda.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/stage_control.v', nor could it be found using path 'C:/Users/nthu-326/Documents/GitHub/HardwareDesignLabFP/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/stage_control.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/verilog project/Legend of Chun-Yi Lee/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 897.184 ; gain = 243.375
update_compile_order -fileset sources_1
reset_run synth_1
reset_run BM_CY_front_walk_L_synth_1
reset_run BM_CY_front_walk_R_synth_1
reset_run BM_CY_right_stand_synth_1
reset_run BM_CY_right_walk_synth_1
reset_run BM_CY_left_stand_synth_1
reset_run BM_CY_left_walk_synth_1
reset_run BM_CY_back_stand_synth_1
reset_run BM_CY_back_walk_L_synth_1
reset_run BM_CY_back_walk_R_synth_1
reset_run BM_overwall_wall_synth_1
reset_run BM_computer_room_entrance_synth_1
reset_run BM_CS_student_L_synth_1
reset_run BM_CS_student_R_synth_1
reset_run BM_CY_front_stand_synth_1
reset_run BM_CY_back_attack_synth_1
reset_run BM_CY_front_attack_synth_1
reset_run BM_CY_left_attack_synth_1
reset_run BM_CY_right_attack_synth_1
reset_run BM_heart_synth_1
reset_run BM_wooden_fpga_down_synth_1
reset_run BM_wooden_fpga_up_synth_1
reset_run BM_wooden_fpga_left_synth_1
reset_run BM_wooden_fpga_right_synth_1
reset_run BM_G_synth_1
reset_run BM_M_synth_1
reset_run BM_E_synth_1
reset_run BM_O_synth_1
reset_run BM_V_synth_1
reset_run BM_R_synth_1
reset_run BM_A_synth_1
reset_run BM_colon_synth_1
reset_run BM_Lv_synth_1
reset_run BM_rupee_synth_1
reset_run BM_0_synth_1
reset_run BM_1_synth_1
reset_run BM_2_synth_1
reset_run BM_3_synth_1
reset_run BM_4_synth_1
reset_run BM_5_synth_1
reset_run BM_6_synth_1
reset_run BM_7_synth_1
reset_run BM_8_synth_1
reset_run BM_9_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_walk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_walk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_overwall_wall'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_computer_room_entrance'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_heart'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_down'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_up'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_left'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_right'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_G'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_M'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_E'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_O'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_V'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_A'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_colon'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_Lv'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_rupee'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_9'...
[Thu Jan 11 15:06:12 2024] Launched BM_CY_front_walk_L_synth_1, BM_CY_front_walk_R_synth_1, BM_CY_right_stand_synth_1, BM_CY_right_walk_synth_1, BM_CY_left_stand_synth_1, BM_CY_left_walk_synth_1, BM_CY_back_stand_synth_1, BM_CY_back_walk_L_synth_1, BM_CY_back_walk_R_synth_1, BM_overwall_wall_synth_1, BM_computer_room_entrance_synth_1, BM_CS_student_L_synth_1, BM_CS_student_R_synth_1, BM_CY_front_stand_synth_1, BM_CY_back_attack_synth_1, BM_CY_front_attack_synth_1, BM_CY_left_attack_synth_1, BM_CY_right_attack_synth_1, BM_heart_synth_1, BM_wooden_fpga_down_synth_1, BM_wooden_fpga_up_synth_1, BM_wooden_fpga_left_synth_1, BM_wooden_fpga_right_synth_1, BM_G_synth_1, BM_M_synth_1, BM_E_synth_1, BM_O_synth_1, BM_V_synth_1, BM_R_synth_1, BM_A_synth_1, BM_colon_synth_1, BM_Lv_synth_1, BM_rupee_synth_1, BM_0_synth_1, BM_1_synth_1, BM_2_synth_1, BM_3_synth_1, BM_4_synth_1, BM_5_synth_1, BM_6_synth_1, BM_7_synth_1, BM_8_synth_1, BM_9_synth_1, synth_1...
Run output will be captured here:
BM_CY_front_walk_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_walk_L_synth_1/runme.log
BM_CY_front_walk_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_walk_R_synth_1/runme.log
BM_CY_right_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_stand_synth_1/runme.log
BM_CY_right_walk_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_walk_synth_1/runme.log
BM_CY_left_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_stand_synth_1/runme.log
BM_CY_left_walk_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_walk_synth_1/runme.log
BM_CY_back_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_stand_synth_1/runme.log
BM_CY_back_walk_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_walk_L_synth_1/runme.log
BM_CY_back_walk_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_walk_R_synth_1/runme.log
BM_overwall_wall_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_overwall_wall_synth_1/runme.log
BM_computer_room_entrance_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_computer_room_entrance_synth_1/runme.log
BM_CS_student_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CS_student_L_synth_1/runme.log
BM_CS_student_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CS_student_R_synth_1/runme.log
BM_CY_front_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_stand_synth_1/runme.log
BM_CY_back_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_attack_synth_1/runme.log
BM_CY_front_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_attack_synth_1/runme.log
BM_CY_left_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_attack_synth_1/runme.log
BM_CY_right_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_attack_synth_1/runme.log
BM_heart_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_heart_synth_1/runme.log
BM_wooden_fpga_down_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_down_synth_1/runme.log
BM_wooden_fpga_up_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_up_synth_1/runme.log
BM_wooden_fpga_left_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_left_synth_1/runme.log
BM_wooden_fpga_right_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_right_synth_1/runme.log
BM_G_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_G_synth_1/runme.log
BM_M_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_M_synth_1/runme.log
BM_E_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_E_synth_1/runme.log
BM_O_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_O_synth_1/runme.log
BM_V_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_V_synth_1/runme.log
BM_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_R_synth_1/runme.log
BM_A_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_A_synth_1/runme.log
BM_colon_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_colon_synth_1/runme.log
BM_Lv_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_Lv_synth_1/runme.log
BM_rupee_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_rupee_synth_1/runme.log
BM_0_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_0_synth_1/runme.log
BM_1_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_1_synth_1/runme.log
BM_2_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_2_synth_1/runme.log
BM_3_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_3_synth_1/runme.log
BM_4_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_4_synth_1/runme.log
BM_5_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_5_synth_1/runme.log
BM_6_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_6_synth_1/runme.log
BM_7_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_7_synth_1/runme.log
BM_8_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_8_synth_1/runme.log
BM_9_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_9_synth_1/runme.log
synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 15:06:17 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.449 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1601.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Common 17-344] 'open_run' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.543 ; gain = 19.203
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 15:14:35 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 15:14:36 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_L.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_EECS_student_L -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_EECS_student_L} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_L.coe}] [get_ips BM_EECS_student_L]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_EECS_student_L' to 'BM_EECS_student_L' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_L.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_EECS_student_L'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_EECS_student_L'...
catch { config_ip_cache -export [get_ips -all BM_EECS_student_L] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}]
launch_runs -jobs 10 BM_EECS_student_L_synth_1
[Thu Jan 11 15:55:01 2024] Launched BM_EECS_student_L_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_L_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_R.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_EECS_student_R -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_EECS_student_R} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_R.coe}] [get_ips BM_EECS_student_R]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_EECS_student_R' to 'BM_EECS_student_R' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_R.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_EECS_student_R'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_EECS_student_R'...
catch { config_ip_cache -export [get_ips -all BM_EECS_student_R] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}]
launch_runs -jobs 10 BM_EECS_student_R_synth_1
[Thu Jan 11 15:55:38 2024] Launched BM_EECS_student_R_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_R_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student_L.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_NTHU_student_L -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_NTHU_student_L} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_L.coe}] [get_ips BM_NTHU_student_L]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_NTHU_student_L' to 'BM_NTHU_student_L' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student_L.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_L/BM_NTHU_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_NTHU_student_L'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_L/BM_NTHU_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_NTHU_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_NTHU_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_NTHU_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_NTHU_student_L'...
catch { config_ip_cache -export [get_ips -all BM_NTHU_student_L] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_L/BM_NTHU_student_L.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_L/BM_NTHU_student_L.xci}}]
launch_runs -jobs 10 BM_NTHU_student_L_synth_1
[Thu Jan 11 15:56:13 2024] Launched BM_NTHU_student_L_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_NTHU_student_L_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_L/BM_NTHU_student_L.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student_L.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student_R.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_NTHU_student_R -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_NTHU_student_R} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_R.coe}] [get_ips BM_NTHU_student_R]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_NTHU_student_R' to 'BM_NTHU_student_R' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/NTHU_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/NTHU_student_R.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_R/BM_NTHU_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_NTHU_student_R'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_R/BM_NTHU_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_NTHU_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_NTHU_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_NTHU_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_NTHU_student_R'...
catch { config_ip_cache -export [get_ips -all BM_NTHU_student_R] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_R/BM_NTHU_student_R.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_R/BM_NTHU_student_R.xci}}]
launch_runs -jobs 10 BM_NTHU_student_R_synth_1
[Thu Jan 11 15:56:56 2024] Launched BM_NTHU_student_R_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_NTHU_student_R_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_NTHU_student_R/BM_NTHU_student_R.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/BOSS_student_L.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_BOSS_student_L -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_BOSS_student_L} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student_L.coe}] [get_ips BM_BOSS_student_L]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_BOSS_student_L' to 'BM_BOSS_student_L' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/BOSS_student_L.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_L/BM_BOSS_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_BOSS_student_L'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_L/BM_BOSS_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_BOSS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_BOSS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_BOSS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_BOSS_student_L'...
catch { config_ip_cache -export [get_ips -all BM_BOSS_student_L] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_L/BM_BOSS_student_L.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_L/BM_BOSS_student_L.xci}}]
launch_runs -jobs 10 BM_BOSS_student_L_synth_1
[Thu Jan 11 16:03:57 2024] Launched BM_BOSS_student_L_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_BOSS_student_L_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_L/BM_BOSS_student_L.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/BOSS_student_R.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_BOSS_student_R -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_BOSS_student_R} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student_R.coe}] [get_ips BM_BOSS_student_R]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_BOSS_student_R' to 'BM_BOSS_student_R' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/BOSS_student_R.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_R/BM_BOSS_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_BOSS_student_R'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_R/BM_BOSS_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_BOSS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_BOSS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_BOSS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_BOSS_student_R'...
catch { config_ip_cache -export [get_ips -all BM_BOSS_student_R] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_R/BM_BOSS_student_R.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_R/BM_BOSS_student_R.xci}}]
launch_runs -jobs 10 BM_BOSS_student_R_synth_1
[Thu Jan 11 16:04:40 2024] Launched BM_BOSS_student_R_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_BOSS_student_R_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_BOSS_student_R/BM_BOSS_student_R.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_up.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/basys_3_fpga_up.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_basys_3_fpga_up -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_basys_3_fpga_up} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_up.coe}] [get_ips BM_basys_3_fpga_up]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_basys_3_fpga_up' to 'BM_basys_3_fpga_up' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_up.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/basys_3_fpga_up.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_up/BM_basys_3_fpga_up.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_basys_3_fpga_up'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_up/BM_basys_3_fpga_up.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_basys_3_fpga_up'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_basys_3_fpga_up'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_basys_3_fpga_up'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_basys_3_fpga_up'...
catch { config_ip_cache -export [get_ips -all BM_basys_3_fpga_up] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_up/BM_basys_3_fpga_up.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_up/BM_basys_3_fpga_up.xci}}]
launch_runs -jobs 10 BM_basys_3_fpga_up_synth_1
[Thu Jan 11 16:08:21 2024] Launched BM_basys_3_fpga_up_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_basys_3_fpga_up_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_up/BM_basys_3_fpga_up.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_left.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/basys_3_fpga_left.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_basys_3_fpga_left -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_basys_3_fpga_left} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_left.coe}] [get_ips BM_basys_3_fpga_left]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_basys_3_fpga_left' to 'BM_basys_3_fpga_left' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_left.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/basys_3_fpga_left.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_left/BM_basys_3_fpga_left.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_basys_3_fpga_left'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_left/BM_basys_3_fpga_left.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_basys_3_fpga_left'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_basys_3_fpga_left'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_basys_3_fpga_left'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_basys_3_fpga_left'...
catch { config_ip_cache -export [get_ips -all BM_basys_3_fpga_left] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_left/BM_basys_3_fpga_left.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_left/BM_basys_3_fpga_left.xci}}]
launch_runs -jobs 10 BM_basys_3_fpga_left_synth_1
[Thu Jan 11 16:09:03 2024] Launched BM_basys_3_fpga_left_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_basys_3_fpga_left_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_left/BM_basys_3_fpga_left.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_right.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/basys_3_fpga_right.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BM_basys_3_fpga_right -dir {c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BM_basys_3_fpga_right} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {400} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_right.coe}] [get_ips BM_basys_3_fpga_right]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BM_basys_3_fpga_right' to 'BM_basys_3_fpga_right' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/basys_3_fpga_right.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/basys_3_fpga_right.coe'
generate_target {instantiation_template} [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_right/BM_basys_3_fpga_right.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_basys_3_fpga_right'...
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_right/BM_basys_3_fpga_right.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_basys_3_fpga_right'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_basys_3_fpga_right'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_basys_3_fpga_right'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_basys_3_fpga_right'...
catch { config_ip_cache -export [get_ips -all BM_basys_3_fpga_right] }
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_right/BM_basys_3_fpga_right.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_right/BM_basys_3_fpga_right.xci}}]
launch_runs -jobs 10 BM_basys_3_fpga_right_synth_1
[Thu Jan 11 16:09:44 2024] Launched BM_basys_3_fpga_right_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_basys_3_fpga_right_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_basys_3_fpga_right/BM_basys_3_fpga_right.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicBoss.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicBoss.v}}
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicZelda.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/MusicZelda.v}}
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PWM.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PWM.v}}
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_4'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_4'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_5'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_5'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_6'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_6'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_7'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_7'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_8'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_8'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_9'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_9'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_A'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_A'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_A_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_A_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_BOSS_student_L'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_BOSS_student_L'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_BOSS_student_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_BOSS_student_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CS_student_L'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CS_student_L'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CS_student_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CS_student_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_back_attack'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_back_attack'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_back_stand'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_back_stand'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_back_walk_L'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_back_walk_L'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_back_walk_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_back_walk_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_front_attack'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_front_attack'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_front_stand'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_front_stand'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_front_walk_L'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_front_walk_L'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_front_walk_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_front_walk_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_left_attack'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_left_attack'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_left_stand'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_left_stand'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_left_walk'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_left_walk'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_right_attack'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_right_attack'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_right_stand'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_right_stand'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_CY_right_walk'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_CY_right_walk'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_E'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_E'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_EECS_student_L'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_EECS_student_L'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_EECS_student_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_EECS_student_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_E_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_E_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_G'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_G'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_Lv'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_Lv'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_M'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_M'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_NTHU_student_L'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_NTHU_student_L'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_NTHU_student_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_NTHU_student_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_O'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_O'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_O_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_O_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_P_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_P_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_R'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_R'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_R_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_R_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_S_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_S_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_T_w'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_T_w'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_V'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_V'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_basys_3_fpga_down'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_basys_3_fpga_down'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_basys_3_fpga_left'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_basys_3_fpga_left'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_basys_3_fpga_right'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_basys_3_fpga_right'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_basys_3_fpga_up'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_basys_3_fpga_up'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_colon'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_colon'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_computer_room_entrance'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_computer_room_entrance'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_heart'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_heart'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_overwall_wall'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_overwall_wall'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_rupee'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_rupee'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_wooden_fpga_down'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_wooden_fpga_down'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_wooden_fpga_left'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_wooden_fpga_left'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_wooden_fpga_right'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_wooden_fpga_right'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BM_wooden_fpga_up'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BM_wooden_fpga_up'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'KeyboardCtrl_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'KeyboardCtrl_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student.coe
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
3
INFO: [Common 17-344] 'import_files' was cancelled
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlBoss.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlBoss.v}}
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlZelda.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/PlayerCtrlZelda.v}}
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/stage_control.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/stage_control.v}}
reset_run synth_1
reset_run BM_CY_front_walk_L_synth_1
reset_run BM_CY_front_walk_R_synth_1
reset_run BM_CY_right_stand_synth_1
reset_run BM_CY_right_walk_synth_1
reset_run BM_CY_left_stand_synth_1
reset_run BM_CY_left_walk_synth_1
reset_run BM_CY_back_stand_synth_1
reset_run BM_CY_back_walk_L_synth_1
reset_run BM_CY_back_walk_R_synth_1
reset_run BM_overwall_wall_synth_1
reset_run BM_computer_room_entrance_synth_1
reset_run BM_CS_student_L_synth_1
reset_run BM_CS_student_R_synth_1
reset_run BM_CY_front_stand_synth_1
reset_run BM_CY_back_attack_synth_1
reset_run BM_CY_front_attack_synth_1
reset_run BM_CY_left_attack_synth_1
reset_run BM_CY_right_attack_synth_1
reset_run BM_heart_synth_1
reset_run BM_wooden_fpga_down_synth_1
reset_run BM_wooden_fpga_up_synth_1
reset_run BM_wooden_fpga_left_synth_1
reset_run BM_wooden_fpga_right_synth_1
reset_run BM_G_synth_1
reset_run BM_M_synth_1
reset_run BM_E_synth_1
reset_run BM_O_synth_1
reset_run BM_V_synth_1
reset_run BM_R_synth_1
reset_run BM_A_synth_1
reset_run BM_colon_synth_1
reset_run BM_Lv_synth_1
reset_run BM_rupee_synth_1
reset_run BM_0_synth_1
reset_run BM_1_synth_1
reset_run BM_2_synth_1
reset_run BM_3_synth_1
reset_run BM_4_synth_1
reset_run BM_5_synth_1
reset_run BM_6_synth_1
reset_run BM_7_synth_1
reset_run BM_8_synth_1
reset_run BM_9_synth_1
reset_run BM_EECS_student_L_synth_1
reset_run BM_EECS_student_R_synth_1
reset_run BM_NTHU_student_L_synth_1
reset_run BM_NTHU_student_R_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_walk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_walk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_walk_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_walk_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_overwall_wall'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_computer_room_entrance'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_stand'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_back_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_front_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_left_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_CY_right_attack'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_heart'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_down'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_up'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_left'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_wooden_fpga_right'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_G'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_M'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_E'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_O'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_V'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_A'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_colon'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_Lv'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_rupee'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_9'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_NTHU_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BM_NTHU_student_R'...
[Thu Jan 11 16:27:32 2024] Launched BM_CY_front_walk_L_synth_1, BM_CY_front_walk_R_synth_1, BM_CY_right_stand_synth_1, BM_CY_right_walk_synth_1, BM_CY_left_stand_synth_1, BM_CY_left_walk_synth_1, BM_CY_back_stand_synth_1, BM_CY_back_walk_L_synth_1, BM_CY_back_walk_R_synth_1, BM_overwall_wall_synth_1, BM_computer_room_entrance_synth_1, BM_CS_student_L_synth_1, BM_CS_student_R_synth_1, BM_CY_front_stand_synth_1, BM_CY_back_attack_synth_1, BM_CY_front_attack_synth_1, BM_CY_left_attack_synth_1, BM_CY_right_attack_synth_1, BM_heart_synth_1, BM_wooden_fpga_down_synth_1, BM_wooden_fpga_up_synth_1, BM_wooden_fpga_left_synth_1, BM_wooden_fpga_right_synth_1, BM_G_synth_1, BM_M_synth_1, BM_E_synth_1, BM_O_synth_1, BM_V_synth_1, BM_R_synth_1, BM_A_synth_1, BM_colon_synth_1, BM_Lv_synth_1, BM_rupee_synth_1, BM_0_synth_1, BM_1_synth_1, BM_2_synth_1, BM_3_synth_1, BM_4_synth_1, BM_5_synth_1, BM_6_synth_1, BM_7_synth_1, BM_8_synth_1, BM_9_synth_1, BM_EECS_student_L_synth_1, BM_EECS_student_R_synth_1, BM_NTHU_student_L_synth_1, BM_NTHU_student_R_synth_1, synth_1...
Run output will be captured here:
BM_CY_front_walk_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_walk_L_synth_1/runme.log
BM_CY_front_walk_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_walk_R_synth_1/runme.log
BM_CY_right_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_stand_synth_1/runme.log
BM_CY_right_walk_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_walk_synth_1/runme.log
BM_CY_left_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_stand_synth_1/runme.log
BM_CY_left_walk_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_walk_synth_1/runme.log
BM_CY_back_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_stand_synth_1/runme.log
BM_CY_back_walk_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_walk_L_synth_1/runme.log
BM_CY_back_walk_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_walk_R_synth_1/runme.log
BM_overwall_wall_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_overwall_wall_synth_1/runme.log
BM_computer_room_entrance_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_computer_room_entrance_synth_1/runme.log
BM_CS_student_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CS_student_L_synth_1/runme.log
BM_CS_student_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CS_student_R_synth_1/runme.log
BM_CY_front_stand_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_stand_synth_1/runme.log
BM_CY_back_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_back_attack_synth_1/runme.log
BM_CY_front_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_front_attack_synth_1/runme.log
BM_CY_left_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_left_attack_synth_1/runme.log
BM_CY_right_attack_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_CY_right_attack_synth_1/runme.log
BM_heart_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_heart_synth_1/runme.log
BM_wooden_fpga_down_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_down_synth_1/runme.log
BM_wooden_fpga_up_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_up_synth_1/runme.log
BM_wooden_fpga_left_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_left_synth_1/runme.log
BM_wooden_fpga_right_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_wooden_fpga_right_synth_1/runme.log
BM_G_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_G_synth_1/runme.log
BM_M_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_M_synth_1/runme.log
BM_E_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_E_synth_1/runme.log
BM_O_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_O_synth_1/runme.log
BM_V_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_V_synth_1/runme.log
BM_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_R_synth_1/runme.log
BM_A_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_A_synth_1/runme.log
BM_colon_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_colon_synth_1/runme.log
BM_Lv_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_Lv_synth_1/runme.log
BM_rupee_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_rupee_synth_1/runme.log
BM_0_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_0_synth_1/runme.log
BM_1_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_1_synth_1/runme.log
BM_2_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_2_synth_1/runme.log
BM_3_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_3_synth_1/runme.log
BM_4_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_4_synth_1/runme.log
BM_5_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_5_synth_1/runme.log
BM_6_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_6_synth_1/runme.log
BM_7_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_7_synth_1/runme.log
BM_8_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_8_synth_1/runme.log
BM_9_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_9_synth_1/runme.log
BM_EECS_student_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_L_synth_1/runme.log
BM_EECS_student_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_R_synth_1/runme.log
BM_NTHU_student_L_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_NTHU_student_L_synth_1/runme.log
BM_NTHU_student_R_synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_NTHU_student_R_synth_1/runme.log
synth_1: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 16:27:38 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3298.750 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Assets/BOSS_student.coe}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 16:37:16 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 16:37:16 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 16:39:47 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 16:39:48 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
add_files -norecurse {{C:/verilog project/Legend of Chun-Yi Lee/PlayerCtrlZelda.v} {C:/verilog project/Legend of Chun-Yi Lee/PlayerCtrlBoss.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 16:42:52 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 16:42:52 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
add_files -norecurse {{C:/verilog project/Legend of Chun-Yi Lee/stage_control.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 16:43:50 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 16:43:50 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/monster.v}}] -no_script -reset -force -quiet
remove_files  {{C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/imports/Legend of Chun-Yi Lee/monster.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/verilog project/Legend of Chun-Yi Lee/monster.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 16:57:17 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 16:57:17 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 17:16:12 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 17:16:12 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_L.coe'
set_property -dict [list CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_L.coe}] [get_ips BM_EECS_student_L]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_L.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_L.coe'
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_EECS_student_L'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_EECS_student_L'...
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}] -no_script -sync -force -quiet
reset_run BM_EECS_student_L_synth_1
launch_runs -jobs 10 BM_EECS_student_L_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci' is already up-to-date
[Thu Jan 11 17:22:23 2024] Launched BM_EECS_student_L_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_L_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_L/BM_EECS_student_L.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_R.coe'
set_property -dict [list CONFIG.Coe_File {C:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_R.coe}] [get_ips BM_EECS_student_R]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/verilog project/Legend of Chun-Yi Lee/Assets/EECS_student_R.coe' provided. It will be converted relative to IP Instance files '../../../../Assets/EECS_student_R.coe'
generate_target all [get_files  {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BM_EECS_student_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BM_EECS_student_R'...
export_ip_user_files -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}] -no_script -sync -force -quiet
reset_run BM_EECS_student_R_synth_1
launch_runs -jobs 10 BM_EECS_student_R_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci' is already up-to-date
[Thu Jan 11 17:22:44 2024] Launched BM_EECS_student_R_synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/BM_EECS_student_R_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.srcs/sources_1/ip/BM_EECS_student_R/BM_EECS_student_R.xci}}] -directory {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/sim_scripts} -ip_user_files_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files} -ipstatic_source_dir {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/modelsim} {questa=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/questa} {riviera=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/riviera} {activehdl=C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 17:22:57 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 17:22:57 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 17:32:47 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 17:32:47 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 17:54:42 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 17:54:42 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711740A
set_property PROGRAM.FILE {C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 18:01:35 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 18:01:35 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Thu Jan 11 18:04:35 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 18:06:01 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 18:18:08 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 18:18:08 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 18:20:09 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 18:20:09 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Jan 11 18:29:29 2024] Launched synth_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/synth_1/runme.log
[Thu Jan 11 18:29:29 2024] Launched impl_1...
Run output will be captured here: C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3298.750 ; gain = 0.000
endgroup
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/verilog project/Legend of Chun-Yi Lee/Legend of Chun-Yi Lee.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3419] Disconnecting from hw_server since it's not responding to requests.  It is recommended to investigate hw_server to find any issues.
Erase Operation failed.
ERROR: [Labtools 27-2248] Operation was cancelled.
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3298.750 ; gain = 0.000
INFO: [Common 17-344] 'program_hw_cfgmem' was cancelled
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: localhost:3121
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 18:38:20 2024...
