#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec  3 14:29:18 2023
# Process ID: 28536
# Current directory: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27808 C:\Users\WzyNoEmo\Desktop\hdmi_test_v3\hdmi_test.xpr
# Log file: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/vivado.log
# Journal file: C:/Users/WzyNoEmo/Desktop/hdmi_test_v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/WzyNoEmo/Desktop/hdmi_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/WzyNoEmo/Desktop/vivado-library/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/WzyNoEmo/Desktop/vivado-library/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/WzyNoEmo/Desktop/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.832 ; gain = 255.730
open_bd_design {C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:breath_led:1.0 - breath_led_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /breath_led_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <BD> from BD file <C:/Users/WzyNoEmo/Desktop/hdmi_test_v3/hdmi_test.srcs/sources_1/bd/BD/BD.bd>
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 14:30:08 2023...
