#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000217f49fed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000217f4a97180_0 .net "PC", 31 0, v00000217f4a3b070_0;  1 drivers
v00000217f4a975e0_0 .var "clk", 0 0;
v00000217f4a977c0_0 .net "clkout", 0 0, L_00000217f4a99a20;  1 drivers
v00000217f4a98080_0 .net "cycles_consumed", 31 0, v00000217f4a989e0_0;  1 drivers
v00000217f4a97040_0 .var "rst", 0 0;
S_00000217f49a5c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000217f49fed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000217f4a15010 .param/l "RType" 0 4 2, C4<000000>;
P_00000217f4a15048 .param/l "add" 0 4 5, C4<100000>;
P_00000217f4a15080 .param/l "addi" 0 4 8, C4<001000>;
P_00000217f4a150b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000217f4a150f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000217f4a15128 .param/l "andi" 0 4 8, C4<001100>;
P_00000217f4a15160 .param/l "beq" 0 4 10, C4<000100>;
P_00000217f4a15198 .param/l "bne" 0 4 10, C4<000101>;
P_00000217f4a151d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000217f4a15208 .param/l "j" 0 4 12, C4<000010>;
P_00000217f4a15240 .param/l "jal" 0 4 12, C4<000011>;
P_00000217f4a15278 .param/l "jr" 0 4 6, C4<001000>;
P_00000217f4a152b0 .param/l "lw" 0 4 8, C4<100011>;
P_00000217f4a152e8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000217f4a15320 .param/l "or_" 0 4 5, C4<100101>;
P_00000217f4a15358 .param/l "ori" 0 4 8, C4<001101>;
P_00000217f4a15390 .param/l "sgt" 0 4 6, C4<101011>;
P_00000217f4a153c8 .param/l "sll" 0 4 6, C4<000000>;
P_00000217f4a15400 .param/l "slt" 0 4 5, C4<101010>;
P_00000217f4a15438 .param/l "slti" 0 4 8, C4<101010>;
P_00000217f4a15470 .param/l "srl" 0 4 6, C4<000010>;
P_00000217f4a154a8 .param/l "sub" 0 4 5, C4<100010>;
P_00000217f4a154e0 .param/l "subu" 0 4 5, C4<100011>;
P_00000217f4a15518 .param/l "sw" 0 4 8, C4<101011>;
P_00000217f4a15550 .param/l "xor_" 0 4 5, C4<100110>;
P_00000217f4a15588 .param/l "xori" 0 4 8, C4<001110>;
L_00000217f4a98c90 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a98f30 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a99390 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a99a90 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a99010 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a992b0 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a99550 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a999b0 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a99a20 .functor OR 1, v00000217f4a975e0_0, v00000217f4a07390_0, C4<0>, C4<0>;
L_00000217f4a994e0 .functor OR 1, L_00000217f4ae3470, L_00000217f4ae35b0, C4<0>, C4<0>;
L_00000217f4a98fa0 .functor AND 1, L_00000217f4ae2b10, L_00000217f4ae36f0, C4<1>, C4<1>;
L_00000217f4a98e50 .functor NOT 1, v00000217f4a97040_0, C4<0>, C4<0>, C4<0>;
L_00000217f4a99400 .functor OR 1, L_00000217f4ae2610, L_00000217f4ae24d0, C4<0>, C4<0>;
L_00000217f4a99710 .functor OR 1, L_00000217f4a99400, L_00000217f4ae2570, C4<0>, C4<0>;
L_00000217f4a99780 .functor OR 1, L_00000217f4ae33d0, L_00000217f4af5490, C4<0>, C4<0>;
L_00000217f4a995c0 .functor AND 1, L_00000217f4ae3a10, L_00000217f4a99780, C4<1>, C4<1>;
L_00000217f4a98d00 .functor OR 1, L_00000217f4af5670, L_00000217f4af4130, C4<0>, C4<0>;
L_00000217f4a997f0 .functor AND 1, L_00000217f4af52b0, L_00000217f4a98d00, C4<1>, C4<1>;
L_00000217f4a98ec0 .functor NOT 1, L_00000217f4a99a20, C4<0>, C4<0>, C4<0>;
v00000217f4a3b7f0_0 .net "ALUOp", 3 0, v00000217f4a05e50_0;  1 drivers
v00000217f4a3b9d0_0 .net "ALUResult", 31 0, v00000217f4a3c010_0;  1 drivers
v00000217f4a3bd90_0 .net "ALUSrc", 0 0, v00000217f4a07070_0;  1 drivers
v00000217f4a964d0_0 .net "ALUin2", 31 0, L_00000217f4af3d70;  1 drivers
v00000217f4a94f90_0 .net "MemReadEn", 0 0, v00000217f4a05f90_0;  1 drivers
v00000217f4a95490_0 .net "MemWriteEn", 0 0, v00000217f4a077f0_0;  1 drivers
v00000217f4a96750_0 .net "MemtoReg", 0 0, v00000217f4a06710_0;  1 drivers
v00000217f4a96b10_0 .net "PC", 31 0, v00000217f4a3b070_0;  alias, 1 drivers
v00000217f4a969d0_0 .net "PCPlus1", 31 0, L_00000217f4ae3b50;  1 drivers
v00000217f4a94db0_0 .net "PCsrc", 0 0, v00000217f4a3c1f0_0;  1 drivers
v00000217f4a95710_0 .net "RegDst", 0 0, v00000217f4a072f0_0;  1 drivers
v00000217f4a957b0_0 .net "RegWriteEn", 0 0, v00000217f4a067b0_0;  1 drivers
v00000217f4a961b0_0 .net "WriteRegister", 4 0, L_00000217f4ae2430;  1 drivers
v00000217f4a96390_0 .net *"_ivl_0", 0 0, L_00000217f4a98c90;  1 drivers
L_00000217f4a99ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000217f4a96430_0 .net/2u *"_ivl_10", 4 0, L_00000217f4a99ca0;  1 drivers
L_00000217f4a9a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a95990_0 .net *"_ivl_101", 15 0, L_00000217f4a9a090;  1 drivers
v00000217f4a94e50_0 .net *"_ivl_102", 31 0, L_00000217f4ae22f0;  1 drivers
L_00000217f4a9a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a95170_0 .net *"_ivl_105", 25 0, L_00000217f4a9a0d8;  1 drivers
L_00000217f4a9a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a95cb0_0 .net/2u *"_ivl_106", 31 0, L_00000217f4a9a120;  1 drivers
v00000217f4a953f0_0 .net *"_ivl_108", 0 0, L_00000217f4ae2b10;  1 drivers
L_00000217f4a9a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000217f4a94c70_0 .net/2u *"_ivl_110", 5 0, L_00000217f4a9a168;  1 drivers
v00000217f4a96a70_0 .net *"_ivl_112", 0 0, L_00000217f4ae36f0;  1 drivers
v00000217f4a96250_0 .net *"_ivl_115", 0 0, L_00000217f4a98fa0;  1 drivers
v00000217f4a95b70_0 .net *"_ivl_116", 47 0, L_00000217f4ae3790;  1 drivers
L_00000217f4a9a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a96610_0 .net *"_ivl_119", 15 0, L_00000217f4a9a1b0;  1 drivers
L_00000217f4a99ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000217f4a94d10_0 .net/2u *"_ivl_12", 5 0, L_00000217f4a99ce8;  1 drivers
v00000217f4a94ef0_0 .net *"_ivl_120", 47 0, L_00000217f4ae2a70;  1 drivers
L_00000217f4a9a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a95c10_0 .net *"_ivl_123", 15 0, L_00000217f4a9a1f8;  1 drivers
v00000217f4a96570_0 .net *"_ivl_125", 0 0, L_00000217f4ae1f30;  1 drivers
v00000217f4a95df0_0 .net *"_ivl_126", 31 0, L_00000217f4ae2750;  1 drivers
v00000217f4a966b0_0 .net *"_ivl_128", 47 0, L_00000217f4ae2d90;  1 drivers
v00000217f4a962f0_0 .net *"_ivl_130", 47 0, L_00000217f4ae2c50;  1 drivers
v00000217f4a95d50_0 .net *"_ivl_132", 47 0, L_00000217f4ae3290;  1 drivers
v00000217f4a95f30_0 .net *"_ivl_134", 47 0, L_00000217f4ae2e30;  1 drivers
v00000217f4a95030_0 .net *"_ivl_14", 0 0, L_00000217f4a98120;  1 drivers
v00000217f4a96890_0 .net *"_ivl_140", 0 0, L_00000217f4a98e50;  1 drivers
L_00000217f4a9a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a950d0_0 .net/2u *"_ivl_142", 31 0, L_00000217f4a9a288;  1 drivers
L_00000217f4a9a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000217f4a95210_0 .net/2u *"_ivl_146", 5 0, L_00000217f4a9a360;  1 drivers
v00000217f4a952b0_0 .net *"_ivl_148", 0 0, L_00000217f4ae2610;  1 drivers
L_00000217f4a9a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000217f4a95350_0 .net/2u *"_ivl_150", 5 0, L_00000217f4a9a3a8;  1 drivers
v00000217f4a95530_0 .net *"_ivl_152", 0 0, L_00000217f4ae24d0;  1 drivers
v00000217f4a95850_0 .net *"_ivl_155", 0 0, L_00000217f4a99400;  1 drivers
L_00000217f4a9a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000217f4a955d0_0 .net/2u *"_ivl_156", 5 0, L_00000217f4a9a3f0;  1 drivers
v00000217f4a95e90_0 .net *"_ivl_158", 0 0, L_00000217f4ae2570;  1 drivers
L_00000217f4a99d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000217f4a95670_0 .net/2u *"_ivl_16", 4 0, L_00000217f4a99d30;  1 drivers
v00000217f4a96930_0 .net *"_ivl_161", 0 0, L_00000217f4a99710;  1 drivers
L_00000217f4a9a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a958f0_0 .net/2u *"_ivl_162", 15 0, L_00000217f4a9a438;  1 drivers
v00000217f4a95a30_0 .net *"_ivl_164", 31 0, L_00000217f4ae26b0;  1 drivers
v00000217f4a95ad0_0 .net *"_ivl_167", 0 0, L_00000217f4ae3330;  1 drivers
v00000217f4a95fd0_0 .net *"_ivl_168", 15 0, L_00000217f4ae2930;  1 drivers
v00000217f4a96070_0 .net *"_ivl_170", 31 0, L_00000217f4ae29d0;  1 drivers
v00000217f4a967f0_0 .net *"_ivl_174", 31 0, L_00000217f4ae3970;  1 drivers
L_00000217f4a9a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a96110_0 .net *"_ivl_177", 25 0, L_00000217f4a9a480;  1 drivers
L_00000217f4a9a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3ccc0_0 .net/2u *"_ivl_178", 31 0, L_00000217f4a9a4c8;  1 drivers
v00000217f4a3df80_0 .net *"_ivl_180", 0 0, L_00000217f4ae3a10;  1 drivers
L_00000217f4a9a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3c360_0 .net/2u *"_ivl_182", 5 0, L_00000217f4a9a510;  1 drivers
v00000217f4a3c5e0_0 .net *"_ivl_184", 0 0, L_00000217f4ae33d0;  1 drivers
L_00000217f4a9a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d940_0 .net/2u *"_ivl_186", 5 0, L_00000217f4a9a558;  1 drivers
v00000217f4a3d300_0 .net *"_ivl_188", 0 0, L_00000217f4af5490;  1 drivers
v00000217f4a3dc60_0 .net *"_ivl_19", 4 0, L_00000217f4a97a40;  1 drivers
v00000217f4a3c860_0 .net *"_ivl_191", 0 0, L_00000217f4a99780;  1 drivers
v00000217f4a3c7c0_0 .net *"_ivl_193", 0 0, L_00000217f4a995c0;  1 drivers
L_00000217f4a9a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000217f4a3ce00_0 .net/2u *"_ivl_194", 5 0, L_00000217f4a9a5a0;  1 drivers
v00000217f4a3c720_0 .net *"_ivl_196", 0 0, L_00000217f4af5030;  1 drivers
L_00000217f4a9a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d800_0 .net/2u *"_ivl_198", 31 0, L_00000217f4a9a5e8;  1 drivers
L_00000217f4a99c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3c900_0 .net/2u *"_ivl_2", 5 0, L_00000217f4a99c58;  1 drivers
v00000217f4a3c680_0 .net *"_ivl_20", 4 0, L_00000217f4a981c0;  1 drivers
v00000217f4a3cae0_0 .net *"_ivl_200", 31 0, L_00000217f4af3cd0;  1 drivers
v00000217f4a3cd60_0 .net *"_ivl_204", 31 0, L_00000217f4af55d0;  1 drivers
L_00000217f4a9a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3c4a0_0 .net *"_ivl_207", 25 0, L_00000217f4a9a630;  1 drivers
L_00000217f4a9a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d9e0_0 .net/2u *"_ivl_208", 31 0, L_00000217f4a9a678;  1 drivers
v00000217f4a3d3a0_0 .net *"_ivl_210", 0 0, L_00000217f4af52b0;  1 drivers
L_00000217f4a9a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3e020_0 .net/2u *"_ivl_212", 5 0, L_00000217f4a9a6c0;  1 drivers
v00000217f4a3da80_0 .net *"_ivl_214", 0 0, L_00000217f4af5670;  1 drivers
L_00000217f4a9a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000217f4a3c9a0_0 .net/2u *"_ivl_216", 5 0, L_00000217f4a9a708;  1 drivers
v00000217f4a3ca40_0 .net *"_ivl_218", 0 0, L_00000217f4af4130;  1 drivers
v00000217f4a3d440_0 .net *"_ivl_221", 0 0, L_00000217f4a98d00;  1 drivers
v00000217f4a3dd00_0 .net *"_ivl_223", 0 0, L_00000217f4a997f0;  1 drivers
L_00000217f4a9a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000217f4a3cf40_0 .net/2u *"_ivl_224", 5 0, L_00000217f4a9a750;  1 drivers
v00000217f4a3cb80_0 .net *"_ivl_226", 0 0, L_00000217f4af5710;  1 drivers
v00000217f4a3cea0_0 .net *"_ivl_228", 31 0, L_00000217f4af3e10;  1 drivers
v00000217f4a3cc20_0 .net *"_ivl_24", 0 0, L_00000217f4a99390;  1 drivers
L_00000217f4a99d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3dbc0_0 .net/2u *"_ivl_26", 4 0, L_00000217f4a99d78;  1 drivers
v00000217f4a3d4e0_0 .net *"_ivl_29", 4 0, L_00000217f4a98300;  1 drivers
v00000217f4a3cfe0_0 .net *"_ivl_32", 0 0, L_00000217f4a99a90;  1 drivers
L_00000217f4a99dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d580_0 .net/2u *"_ivl_34", 4 0, L_00000217f4a99dc0;  1 drivers
v00000217f4a3dda0_0 .net *"_ivl_37", 4 0, L_00000217f4a98440;  1 drivers
v00000217f4a3d8a0_0 .net *"_ivl_40", 0 0, L_00000217f4a99010;  1 drivers
L_00000217f4a99e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3c540_0 .net/2u *"_ivl_42", 15 0, L_00000217f4a99e08;  1 drivers
v00000217f4a3de40_0 .net *"_ivl_45", 15 0, L_00000217f4ae30b0;  1 drivers
v00000217f4a3d080_0 .net *"_ivl_48", 0 0, L_00000217f4a992b0;  1 drivers
v00000217f4a3e160_0 .net *"_ivl_5", 5 0, L_00000217f4a970e0;  1 drivers
L_00000217f4a99e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3db20_0 .net/2u *"_ivl_50", 36 0, L_00000217f4a99e50;  1 drivers
L_00000217f4a99e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d120_0 .net/2u *"_ivl_52", 31 0, L_00000217f4a99e98;  1 drivers
v00000217f4a3dee0_0 .net *"_ivl_55", 4 0, L_00000217f4ae2890;  1 drivers
v00000217f4a3e0c0_0 .net *"_ivl_56", 36 0, L_00000217f4ae2070;  1 drivers
v00000217f4a3d1c0_0 .net *"_ivl_58", 36 0, L_00000217f4ae3150;  1 drivers
v00000217f4a3c400_0 .net *"_ivl_62", 0 0, L_00000217f4a99550;  1 drivers
L_00000217f4a99ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d260_0 .net/2u *"_ivl_64", 5 0, L_00000217f4a99ee0;  1 drivers
v00000217f4a3d620_0 .net *"_ivl_67", 5 0, L_00000217f4ae1d50;  1 drivers
v00000217f4a3e200_0 .net *"_ivl_70", 0 0, L_00000217f4a999b0;  1 drivers
L_00000217f4a99f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d6c0_0 .net/2u *"_ivl_72", 57 0, L_00000217f4a99f28;  1 drivers
L_00000217f4a99f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3d760_0 .net/2u *"_ivl_74", 31 0, L_00000217f4a99f70;  1 drivers
v00000217f4a97ea0_0 .net *"_ivl_77", 25 0, L_00000217f4ae31f0;  1 drivers
v00000217f4a98580_0 .net *"_ivl_78", 57 0, L_00000217f4ae3ab0;  1 drivers
v00000217f4a97c20_0 .net *"_ivl_8", 0 0, L_00000217f4a98f30;  1 drivers
v00000217f4a97cc0_0 .net *"_ivl_80", 57 0, L_00000217f4ae2cf0;  1 drivers
L_00000217f4a99fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000217f4a96dc0_0 .net/2u *"_ivl_84", 31 0, L_00000217f4a99fb8;  1 drivers
L_00000217f4a9a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000217f4a98940_0 .net/2u *"_ivl_88", 5 0, L_00000217f4a9a000;  1 drivers
v00000217f4a972c0_0 .net *"_ivl_90", 0 0, L_00000217f4ae3470;  1 drivers
L_00000217f4a9a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000217f4a97f40_0 .net/2u *"_ivl_92", 5 0, L_00000217f4a9a048;  1 drivers
v00000217f4a97540_0 .net *"_ivl_94", 0 0, L_00000217f4ae35b0;  1 drivers
v00000217f4a97ae0_0 .net *"_ivl_97", 0 0, L_00000217f4a994e0;  1 drivers
v00000217f4a98620_0 .net *"_ivl_98", 47 0, L_00000217f4ae1df0;  1 drivers
v00000217f4a986c0_0 .net "adderResult", 31 0, L_00000217f4ae2f70;  1 drivers
v00000217f4a98760_0 .net "address", 31 0, L_00000217f4ae2ed0;  1 drivers
v00000217f4a96f00_0 .net "clk", 0 0, L_00000217f4a99a20;  alias, 1 drivers
v00000217f4a989e0_0 .var "cycles_consumed", 31 0;
v00000217f4a98a80_0 .net "extImm", 31 0, L_00000217f4ae2bb0;  1 drivers
v00000217f4a97720_0 .net "funct", 5 0, L_00000217f4ae3010;  1 drivers
v00000217f4a97400_0 .net "hlt", 0 0, v00000217f4a07390_0;  1 drivers
v00000217f4a97360_0 .net "imm", 15 0, L_00000217f4ae27f0;  1 drivers
v00000217f4a97900_0 .net "immediate", 31 0, L_00000217f4af44f0;  1 drivers
v00000217f4a97680_0 .net "input_clk", 0 0, v00000217f4a975e0_0;  1 drivers
v00000217f4a979a0_0 .net "instruction", 31 0, L_00000217f4ae3650;  1 drivers
v00000217f4a96e60_0 .net "memoryReadData", 31 0, v00000217f4a3bbb0_0;  1 drivers
v00000217f4a97d60_0 .net "nextPC", 31 0, L_00000217f4ae21b0;  1 drivers
v00000217f4a984e0_0 .net "opcode", 5 0, L_00000217f4a97860;  1 drivers
v00000217f4a988a0_0 .net "rd", 4 0, L_00000217f4a98260;  1 drivers
v00000217f4a96c80_0 .net "readData1", 31 0, L_00000217f4a996a0;  1 drivers
v00000217f4a98b20_0 .net "readData1_w", 31 0, L_00000217f4af5350;  1 drivers
v00000217f4a974a0_0 .net "readData2", 31 0, L_00000217f4a99160;  1 drivers
v00000217f4a97fe0_0 .net "rs", 4 0, L_00000217f4a983a0;  1 drivers
v00000217f4a97220_0 .net "rst", 0 0, v00000217f4a97040_0;  1 drivers
v00000217f4a96d20_0 .net "rt", 4 0, L_00000217f4ae2110;  1 drivers
v00000217f4a96fa0_0 .net "shamt", 31 0, L_00000217f4ae1e90;  1 drivers
v00000217f4a97b80_0 .net "wire_instruction", 31 0, L_00000217f4a99630;  1 drivers
v00000217f4a98800_0 .net "writeData", 31 0, L_00000217f4af43b0;  1 drivers
v00000217f4a97e00_0 .net "zero", 0 0, L_00000217f4af3eb0;  1 drivers
L_00000217f4a970e0 .part L_00000217f4ae3650, 26, 6;
L_00000217f4a97860 .functor MUXZ 6, L_00000217f4a970e0, L_00000217f4a99c58, L_00000217f4a98c90, C4<>;
L_00000217f4a98120 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a99ce8;
L_00000217f4a97a40 .part L_00000217f4ae3650, 11, 5;
L_00000217f4a981c0 .functor MUXZ 5, L_00000217f4a97a40, L_00000217f4a99d30, L_00000217f4a98120, C4<>;
L_00000217f4a98260 .functor MUXZ 5, L_00000217f4a981c0, L_00000217f4a99ca0, L_00000217f4a98f30, C4<>;
L_00000217f4a98300 .part L_00000217f4ae3650, 21, 5;
L_00000217f4a983a0 .functor MUXZ 5, L_00000217f4a98300, L_00000217f4a99d78, L_00000217f4a99390, C4<>;
L_00000217f4a98440 .part L_00000217f4ae3650, 16, 5;
L_00000217f4ae2110 .functor MUXZ 5, L_00000217f4a98440, L_00000217f4a99dc0, L_00000217f4a99a90, C4<>;
L_00000217f4ae30b0 .part L_00000217f4ae3650, 0, 16;
L_00000217f4ae27f0 .functor MUXZ 16, L_00000217f4ae30b0, L_00000217f4a99e08, L_00000217f4a99010, C4<>;
L_00000217f4ae2890 .part L_00000217f4ae3650, 6, 5;
L_00000217f4ae2070 .concat [ 5 32 0 0], L_00000217f4ae2890, L_00000217f4a99e98;
L_00000217f4ae3150 .functor MUXZ 37, L_00000217f4ae2070, L_00000217f4a99e50, L_00000217f4a992b0, C4<>;
L_00000217f4ae1e90 .part L_00000217f4ae3150, 0, 32;
L_00000217f4ae1d50 .part L_00000217f4ae3650, 0, 6;
L_00000217f4ae3010 .functor MUXZ 6, L_00000217f4ae1d50, L_00000217f4a99ee0, L_00000217f4a99550, C4<>;
L_00000217f4ae31f0 .part L_00000217f4ae3650, 0, 26;
L_00000217f4ae3ab0 .concat [ 26 32 0 0], L_00000217f4ae31f0, L_00000217f4a99f70;
L_00000217f4ae2cf0 .functor MUXZ 58, L_00000217f4ae3ab0, L_00000217f4a99f28, L_00000217f4a999b0, C4<>;
L_00000217f4ae2ed0 .part L_00000217f4ae2cf0, 0, 32;
L_00000217f4ae3b50 .arith/sum 32, v00000217f4a3b070_0, L_00000217f4a99fb8;
L_00000217f4ae3470 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a000;
L_00000217f4ae35b0 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a048;
L_00000217f4ae1df0 .concat [ 32 16 0 0], L_00000217f4ae2ed0, L_00000217f4a9a090;
L_00000217f4ae22f0 .concat [ 6 26 0 0], L_00000217f4a97860, L_00000217f4a9a0d8;
L_00000217f4ae2b10 .cmp/eq 32, L_00000217f4ae22f0, L_00000217f4a9a120;
L_00000217f4ae36f0 .cmp/eq 6, L_00000217f4ae3010, L_00000217f4a9a168;
L_00000217f4ae3790 .concat [ 32 16 0 0], L_00000217f4a996a0, L_00000217f4a9a1b0;
L_00000217f4ae2a70 .concat [ 32 16 0 0], v00000217f4a3b070_0, L_00000217f4a9a1f8;
L_00000217f4ae1f30 .part L_00000217f4ae27f0, 15, 1;
LS_00000217f4ae2750_0_0 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_4 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_8 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_12 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_16 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_20 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_24 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_0_28 .concat [ 1 1 1 1], L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30, L_00000217f4ae1f30;
LS_00000217f4ae2750_1_0 .concat [ 4 4 4 4], LS_00000217f4ae2750_0_0, LS_00000217f4ae2750_0_4, LS_00000217f4ae2750_0_8, LS_00000217f4ae2750_0_12;
LS_00000217f4ae2750_1_4 .concat [ 4 4 4 4], LS_00000217f4ae2750_0_16, LS_00000217f4ae2750_0_20, LS_00000217f4ae2750_0_24, LS_00000217f4ae2750_0_28;
L_00000217f4ae2750 .concat [ 16 16 0 0], LS_00000217f4ae2750_1_0, LS_00000217f4ae2750_1_4;
L_00000217f4ae2d90 .concat [ 16 32 0 0], L_00000217f4ae27f0, L_00000217f4ae2750;
L_00000217f4ae2c50 .arith/sum 48, L_00000217f4ae2a70, L_00000217f4ae2d90;
L_00000217f4ae3290 .functor MUXZ 48, L_00000217f4ae2c50, L_00000217f4ae3790, L_00000217f4a98fa0, C4<>;
L_00000217f4ae2e30 .functor MUXZ 48, L_00000217f4ae3290, L_00000217f4ae1df0, L_00000217f4a994e0, C4<>;
L_00000217f4ae2f70 .part L_00000217f4ae2e30, 0, 32;
L_00000217f4ae21b0 .functor MUXZ 32, L_00000217f4ae3b50, L_00000217f4ae2f70, v00000217f4a3c1f0_0, C4<>;
L_00000217f4ae3650 .functor MUXZ 32, L_00000217f4a99630, L_00000217f4a9a288, L_00000217f4a98e50, C4<>;
L_00000217f4ae2610 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a360;
L_00000217f4ae24d0 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a3a8;
L_00000217f4ae2570 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a3f0;
L_00000217f4ae26b0 .concat [ 16 16 0 0], L_00000217f4ae27f0, L_00000217f4a9a438;
L_00000217f4ae3330 .part L_00000217f4ae27f0, 15, 1;
LS_00000217f4ae2930_0_0 .concat [ 1 1 1 1], L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330;
LS_00000217f4ae2930_0_4 .concat [ 1 1 1 1], L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330;
LS_00000217f4ae2930_0_8 .concat [ 1 1 1 1], L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330;
LS_00000217f4ae2930_0_12 .concat [ 1 1 1 1], L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330, L_00000217f4ae3330;
L_00000217f4ae2930 .concat [ 4 4 4 4], LS_00000217f4ae2930_0_0, LS_00000217f4ae2930_0_4, LS_00000217f4ae2930_0_8, LS_00000217f4ae2930_0_12;
L_00000217f4ae29d0 .concat [ 16 16 0 0], L_00000217f4ae27f0, L_00000217f4ae2930;
L_00000217f4ae2bb0 .functor MUXZ 32, L_00000217f4ae29d0, L_00000217f4ae26b0, L_00000217f4a99710, C4<>;
L_00000217f4ae3970 .concat [ 6 26 0 0], L_00000217f4a97860, L_00000217f4a9a480;
L_00000217f4ae3a10 .cmp/eq 32, L_00000217f4ae3970, L_00000217f4a9a4c8;
L_00000217f4ae33d0 .cmp/eq 6, L_00000217f4ae3010, L_00000217f4a9a510;
L_00000217f4af5490 .cmp/eq 6, L_00000217f4ae3010, L_00000217f4a9a558;
L_00000217f4af5030 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a5a0;
L_00000217f4af3cd0 .functor MUXZ 32, L_00000217f4ae2bb0, L_00000217f4a9a5e8, L_00000217f4af5030, C4<>;
L_00000217f4af44f0 .functor MUXZ 32, L_00000217f4af3cd0, L_00000217f4ae1e90, L_00000217f4a995c0, C4<>;
L_00000217f4af55d0 .concat [ 6 26 0 0], L_00000217f4a97860, L_00000217f4a9a630;
L_00000217f4af52b0 .cmp/eq 32, L_00000217f4af55d0, L_00000217f4a9a678;
L_00000217f4af5670 .cmp/eq 6, L_00000217f4ae3010, L_00000217f4a9a6c0;
L_00000217f4af4130 .cmp/eq 6, L_00000217f4ae3010, L_00000217f4a9a708;
L_00000217f4af5710 .cmp/eq 6, L_00000217f4a97860, L_00000217f4a9a750;
L_00000217f4af3e10 .functor MUXZ 32, L_00000217f4a996a0, v00000217f4a3b070_0, L_00000217f4af5710, C4<>;
L_00000217f4af5350 .functor MUXZ 32, L_00000217f4af3e10, L_00000217f4a99160, L_00000217f4a997f0, C4<>;
S_00000217f4a155d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000217f49fa9a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000217f4a99470 .functor NOT 1, v00000217f4a07070_0, C4<0>, C4<0>, C4<0>;
v00000217f4a06e90_0 .net *"_ivl_0", 0 0, L_00000217f4a99470;  1 drivers
v00000217f4a076b0_0 .net "in1", 31 0, L_00000217f4a99160;  alias, 1 drivers
v00000217f4a068f0_0 .net "in2", 31 0, L_00000217f4af44f0;  alias, 1 drivers
v00000217f4a06fd0_0 .net "out", 31 0, L_00000217f4af3d70;  alias, 1 drivers
v00000217f4a07750_0 .net "s", 0 0, v00000217f4a07070_0;  alias, 1 drivers
L_00000217f4af3d70 .functor MUXZ 32, L_00000217f4af44f0, L_00000217f4a99160, L_00000217f4a99470, C4<>;
S_00000217f49a5db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000217f4a90090 .param/l "RType" 0 4 2, C4<000000>;
P_00000217f4a900c8 .param/l "add" 0 4 5, C4<100000>;
P_00000217f4a90100 .param/l "addi" 0 4 8, C4<001000>;
P_00000217f4a90138 .param/l "addu" 0 4 5, C4<100001>;
P_00000217f4a90170 .param/l "and_" 0 4 5, C4<100100>;
P_00000217f4a901a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000217f4a901e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000217f4a90218 .param/l "bne" 0 4 10, C4<000101>;
P_00000217f4a90250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000217f4a90288 .param/l "j" 0 4 12, C4<000010>;
P_00000217f4a902c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000217f4a902f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000217f4a90330 .param/l "lw" 0 4 8, C4<100011>;
P_00000217f4a90368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000217f4a903a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000217f4a903d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000217f4a90410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000217f4a90448 .param/l "sll" 0 4 6, C4<000000>;
P_00000217f4a90480 .param/l "slt" 0 4 5, C4<101010>;
P_00000217f4a904b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000217f4a904f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000217f4a90528 .param/l "sub" 0 4 5, C4<100010>;
P_00000217f4a90560 .param/l "subu" 0 4 5, C4<100011>;
P_00000217f4a90598 .param/l "sw" 0 4 8, C4<101011>;
P_00000217f4a905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000217f4a90608 .param/l "xori" 0 4 8, C4<001110>;
v00000217f4a05e50_0 .var "ALUOp", 3 0;
v00000217f4a07070_0 .var "ALUSrc", 0 0;
v00000217f4a05f90_0 .var "MemReadEn", 0 0;
v00000217f4a077f0_0 .var "MemWriteEn", 0 0;
v00000217f4a06710_0 .var "MemtoReg", 0 0;
v00000217f4a072f0_0 .var "RegDst", 0 0;
v00000217f4a067b0_0 .var "RegWriteEn", 0 0;
v00000217f4a06210_0 .net "funct", 5 0, L_00000217f4ae3010;  alias, 1 drivers
v00000217f4a07390_0 .var "hlt", 0 0;
v00000217f4a07b10_0 .net "opcode", 5 0, L_00000217f4a97860;  alias, 1 drivers
v00000217f4a07930_0 .net "rst", 0 0, v00000217f4a97040_0;  alias, 1 drivers
E_00000217f49fa620 .event anyedge, v00000217f4a07930_0, v00000217f4a07b10_0, v00000217f4a06210_0;
S_00000217f4a569c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000217f49fad60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000217f4a99630 .functor BUFZ 32, L_00000217f4ae2390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000217f4a06530_0 .net "Data_Out", 31 0, L_00000217f4a99630;  alias, 1 drivers
v00000217f4a07bb0 .array "InstMem", 0 1023, 31 0;
v00000217f4a07cf0_0 .net *"_ivl_0", 31 0, L_00000217f4ae2390;  1 drivers
v00000217f4a06670_0 .net *"_ivl_3", 9 0, L_00000217f4ae3510;  1 drivers
v00000217f4a074d0_0 .net *"_ivl_4", 11 0, L_00000217f4ae1fd0;  1 drivers
L_00000217f4a9a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000217f4a07570_0 .net *"_ivl_7", 1 0, L_00000217f4a9a240;  1 drivers
v00000217f4a06990_0 .net "addr", 31 0, v00000217f4a3b070_0;  alias, 1 drivers
v00000217f4a05ef0_0 .var/i "i", 31 0;
L_00000217f4ae2390 .array/port v00000217f4a07bb0, L_00000217f4ae1fd0;
L_00000217f4ae3510 .part v00000217f4a3b070_0, 0, 10;
L_00000217f4ae1fd0 .concat [ 10 2 0 0], L_00000217f4ae3510, L_00000217f4a9a240;
S_00000217f4a56b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000217f4a996a0 .functor BUFZ 32, L_00000217f4ae3830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000217f4a99160 .functor BUFZ 32, L_00000217f4ae2250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000217f4a06b70_0 .net *"_ivl_0", 31 0, L_00000217f4ae3830;  1 drivers
v00000217f4a06030_0 .net *"_ivl_10", 6 0, L_00000217f4ae38d0;  1 drivers
L_00000217f4a9a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000217f49e3d70_0 .net *"_ivl_13", 1 0, L_00000217f4a9a318;  1 drivers
v00000217f49e4d10_0 .net *"_ivl_2", 6 0, L_00000217f4ae1cb0;  1 drivers
L_00000217f4a9a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000217f4a3bf70_0 .net *"_ivl_5", 1 0, L_00000217f4a9a2d0;  1 drivers
v00000217f4a3bed0_0 .net *"_ivl_8", 31 0, L_00000217f4ae2250;  1 drivers
v00000217f4a3b110_0 .net "clk", 0 0, L_00000217f4a99a20;  alias, 1 drivers
v00000217f4a3aad0_0 .var/i "i", 31 0;
v00000217f4a3b4d0_0 .net "readData1", 31 0, L_00000217f4a996a0;  alias, 1 drivers
v00000217f4a3a350_0 .net "readData2", 31 0, L_00000217f4a99160;  alias, 1 drivers
v00000217f4a3a3f0_0 .net "readRegister1", 4 0, L_00000217f4a983a0;  alias, 1 drivers
v00000217f4a3afd0_0 .net "readRegister2", 4 0, L_00000217f4ae2110;  alias, 1 drivers
v00000217f4a3b930 .array "registers", 31 0, 31 0;
v00000217f4a3a670_0 .net "rst", 0 0, v00000217f4a97040_0;  alias, 1 drivers
v00000217f4a3a490_0 .net "we", 0 0, v00000217f4a067b0_0;  alias, 1 drivers
v00000217f4a3b890_0 .net "writeData", 31 0, L_00000217f4af43b0;  alias, 1 drivers
v00000217f4a3a5d0_0 .net "writeRegister", 4 0, L_00000217f4ae2430;  alias, 1 drivers
E_00000217f49fae20/0 .event negedge, v00000217f4a07930_0;
E_00000217f49fae20/1 .event posedge, v00000217f4a3b110_0;
E_00000217f49fae20 .event/or E_00000217f49fae20/0, E_00000217f49fae20/1;
L_00000217f4ae3830 .array/port v00000217f4a3b930, L_00000217f4ae1cb0;
L_00000217f4ae1cb0 .concat [ 5 2 0 0], L_00000217f4a983a0, L_00000217f4a9a2d0;
L_00000217f4ae2250 .array/port v00000217f4a3b930, L_00000217f4ae38d0;
L_00000217f4ae38d0 .concat [ 5 2 0 0], L_00000217f4ae2110, L_00000217f4a9a318;
S_00000217f49a52e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000217f4a56b50;
 .timescale 0 0;
v00000217f4a06ad0_0 .var/i "i", 31 0;
S_00000217f49a5470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000217f49faea0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000217f4a99940 .functor NOT 1, v00000217f4a072f0_0, C4<0>, C4<0>, C4<0>;
v00000217f4a3a990_0 .net *"_ivl_0", 0 0, L_00000217f4a99940;  1 drivers
v00000217f4a3ba70_0 .net "in1", 4 0, L_00000217f4ae2110;  alias, 1 drivers
v00000217f4a3bb10_0 .net "in2", 4 0, L_00000217f4a98260;  alias, 1 drivers
v00000217f4a3a530_0 .net "out", 4 0, L_00000217f4ae2430;  alias, 1 drivers
v00000217f4a3b250_0 .net "s", 0 0, v00000217f4a072f0_0;  alias, 1 drivers
L_00000217f4ae2430 .functor MUXZ 5, L_00000217f4a98260, L_00000217f4ae2110, L_00000217f4a99940, C4<>;
S_00000217f498d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000217f49fafa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000217f4a99860 .functor NOT 1, v00000217f4a06710_0, C4<0>, C4<0>, C4<0>;
v00000217f4a3b750_0 .net *"_ivl_0", 0 0, L_00000217f4a99860;  1 drivers
v00000217f4a3adf0_0 .net "in1", 31 0, v00000217f4a3c010_0;  alias, 1 drivers
v00000217f4a3c0b0_0 .net "in2", 31 0, v00000217f4a3bbb0_0;  alias, 1 drivers
v00000217f4a3ad50_0 .net "out", 31 0, L_00000217f4af43b0;  alias, 1 drivers
v00000217f4a3b390_0 .net "s", 0 0, v00000217f4a06710_0;  alias, 1 drivers
L_00000217f4af43b0 .functor MUXZ 32, v00000217f4a3bbb0_0, v00000217f4a3c010_0, L_00000217f4a99860, C4<>;
S_00000217f498d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000217f49d5120 .param/l "ADD" 0 9 12, C4<0000>;
P_00000217f49d5158 .param/l "AND" 0 9 12, C4<0010>;
P_00000217f49d5190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000217f49d51c8 .param/l "OR" 0 9 12, C4<0011>;
P_00000217f49d5200 .param/l "SGT" 0 9 12, C4<0111>;
P_00000217f49d5238 .param/l "SLL" 0 9 12, C4<1000>;
P_00000217f49d5270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000217f49d52a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000217f49d52e0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000217f49d5318 .param/l "XOR" 0 9 12, C4<0100>;
P_00000217f49d5350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000217f49d5388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000217f4a9a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217f4a3b430_0 .net/2u *"_ivl_0", 31 0, L_00000217f4a9a798;  1 drivers
v00000217f4a3b6b0_0 .net "opSel", 3 0, v00000217f4a05e50_0;  alias, 1 drivers
v00000217f4a3c150_0 .net "operand1", 31 0, L_00000217f4af5350;  alias, 1 drivers
v00000217f4a3ae90_0 .net "operand2", 31 0, L_00000217f4af3d70;  alias, 1 drivers
v00000217f4a3c010_0 .var "result", 31 0;
v00000217f4a3b610_0 .net "zero", 0 0, L_00000217f4af3eb0;  alias, 1 drivers
E_00000217f49fafe0 .event anyedge, v00000217f4a05e50_0, v00000217f4a3c150_0, v00000217f4a06fd0_0;
L_00000217f4af3eb0 .cmp/eq 32, v00000217f4a3c010_0, L_00000217f4a9a798;
S_00000217f49d53d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000217f4a90650 .param/l "RType" 0 4 2, C4<000000>;
P_00000217f4a90688 .param/l "add" 0 4 5, C4<100000>;
P_00000217f4a906c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000217f4a906f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000217f4a90730 .param/l "and_" 0 4 5, C4<100100>;
P_00000217f4a90768 .param/l "andi" 0 4 8, C4<001100>;
P_00000217f4a907a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000217f4a907d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000217f4a90810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000217f4a90848 .param/l "j" 0 4 12, C4<000010>;
P_00000217f4a90880 .param/l "jal" 0 4 12, C4<000011>;
P_00000217f4a908b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000217f4a908f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000217f4a90928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000217f4a90960 .param/l "or_" 0 4 5, C4<100101>;
P_00000217f4a90998 .param/l "ori" 0 4 8, C4<001101>;
P_00000217f4a909d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000217f4a90a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000217f4a90a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000217f4a90a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000217f4a90ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000217f4a90ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000217f4a90b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000217f4a90b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000217f4a90b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000217f4a90bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000217f4a3c1f0_0 .var "PCsrc", 0 0;
v00000217f4a3b570_0 .net "funct", 5 0, L_00000217f4ae3010;  alias, 1 drivers
v00000217f4a3a710_0 .net "opcode", 5 0, L_00000217f4a97860;  alias, 1 drivers
v00000217f4a3bc50_0 .net "operand1", 31 0, L_00000217f4a996a0;  alias, 1 drivers
v00000217f4a3a8f0_0 .net "operand2", 31 0, L_00000217f4af3d70;  alias, 1 drivers
v00000217f4a3a7b0_0 .net "rst", 0 0, v00000217f4a97040_0;  alias, 1 drivers
E_00000217f49f7de0/0 .event anyedge, v00000217f4a07930_0, v00000217f4a07b10_0, v00000217f4a3b4d0_0, v00000217f4a06fd0_0;
E_00000217f49f7de0/1 .event anyedge, v00000217f4a06210_0;
E_00000217f49f7de0 .event/or E_00000217f49f7de0/0, E_00000217f49f7de0/1;
S_00000217f49bd7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000217f4a3a850 .array "DataMem", 0 1023, 31 0;
v00000217f4a3af30_0 .net "address", 31 0, v00000217f4a3c010_0;  alias, 1 drivers
v00000217f4a3be30_0 .net "clock", 0 0, L_00000217f4a98ec0;  1 drivers
v00000217f4a3acb0_0 .net "data", 31 0, L_00000217f4a99160;  alias, 1 drivers
v00000217f4a3aa30_0 .var/i "i", 31 0;
v00000217f4a3bbb0_0 .var "q", 31 0;
v00000217f4a3bcf0_0 .net "rden", 0 0, v00000217f4a05f90_0;  alias, 1 drivers
v00000217f4a3ab70_0 .net "wren", 0 0, v00000217f4a077f0_0;  alias, 1 drivers
E_00000217f49f86a0 .event posedge, v00000217f4a3be30_0;
S_00000217f49bd940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000217f49a5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000217f49fa120 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000217f4a3ac10_0 .net "PCin", 31 0, L_00000217f4ae21b0;  alias, 1 drivers
v00000217f4a3b070_0 .var "PCout", 31 0;
v00000217f4a3b1b0_0 .net "clk", 0 0, L_00000217f4a99a20;  alias, 1 drivers
v00000217f4a3b2f0_0 .net "rst", 0 0, v00000217f4a97040_0;  alias, 1 drivers
    .scope S_00000217f49d53d0;
T_0 ;
    %wait E_00000217f49f7de0;
    %load/vec4 v00000217f4a3a7b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217f4a3c1f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000217f4a3a710_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000217f4a3bc50_0;
    %load/vec4 v00000217f4a3a8f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000217f4a3a710_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000217f4a3bc50_0;
    %load/vec4 v00000217f4a3a8f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000217f4a3a710_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000217f4a3a710_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000217f4a3a710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000217f4a3b570_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000217f4a3c1f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000217f49bd940;
T_1 ;
    %wait E_00000217f49fae20;
    %load/vec4 v00000217f4a3b2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000217f4a3b070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000217f4a3ac10_0;
    %assign/vec4 v00000217f4a3b070_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000217f4a569c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217f4a05ef0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000217f4a05ef0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000217f4a05ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %load/vec4 v00000217f4a05ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217f4a05ef0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a07bb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000217f49a5db0;
T_3 ;
    %wait E_00000217f49fa620;
    %load/vec4 v00000217f4a07930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000217f4a07390_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217f4a077f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217f4a06710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000217f4a05f90_0, 0;
    %assign/vec4 v00000217f4a072f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000217f4a07390_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000217f4a05e50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000217f4a07070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000217f4a067b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000217f4a077f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000217f4a06710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000217f4a05f90_0, 0, 1;
    %store/vec4 v00000217f4a072f0_0, 0, 1;
    %load/vec4 v00000217f4a07b10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07390_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a072f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %load/vec4 v00000217f4a06210_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a072f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217f4a072f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a05f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a067b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a06710_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a077f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217f4a07070_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000217f4a05e50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000217f4a56b50;
T_4 ;
    %wait E_00000217f49fae20;
    %fork t_1, S_00000217f49a52e0;
    %jmp t_0;
    .scope S_00000217f49a52e0;
t_1 ;
    %load/vec4 v00000217f4a3a670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217f4a06ad0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000217f4a06ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000217f4a06ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3b930, 0, 4;
    %load/vec4 v00000217f4a06ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217f4a06ad0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000217f4a3a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000217f4a3b890_0;
    %load/vec4 v00000217f4a3a5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3b930, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000217f4a56b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000217f4a56b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217f4a3aad0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000217f4a3aad0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000217f4a3aad0_0;
    %ix/getv/s 4, v00000217f4a3aad0_0;
    %load/vec4a v00000217f4a3b930, 4;
    %ix/getv/s 4, v00000217f4a3aad0_0;
    %load/vec4a v00000217f4a3b930, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000217f4a3aad0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217f4a3aad0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000217f498d6c0;
T_6 ;
    %wait E_00000217f49fafe0;
    %load/vec4 v00000217f4a3b6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %add;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %sub;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %and;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %or;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %xor;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %or;
    %inv;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000217f4a3c150_0;
    %load/vec4 v00000217f4a3ae90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000217f4a3ae90_0;
    %load/vec4 v00000217f4a3c150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000217f4a3c150_0;
    %ix/getv 4, v00000217f4a3ae90_0;
    %shiftl 4;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000217f4a3c150_0;
    %ix/getv 4, v00000217f4a3ae90_0;
    %shiftr 4;
    %assign/vec4 v00000217f4a3c010_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000217f49bd7b0;
T_7 ;
    %wait E_00000217f49f86a0;
    %load/vec4 v00000217f4a3bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000217f4a3af30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000217f4a3a850, 4;
    %assign/vec4 v00000217f4a3bbb0_0, 0;
T_7.0 ;
    %load/vec4 v00000217f4a3ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000217f4a3acb0_0;
    %ix/getv 3, v00000217f4a3af30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000217f49bd7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217f4a3aa30_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000217f4a3aa30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000217f4a3aa30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %load/vec4 v00000217f4a3aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217f4a3aa30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217f4a3a850, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000217f49bd7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217f4a3aa30_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000217f4a3aa30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000217f4a3aa30_0;
    %load/vec4a v00000217f4a3a850, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000217f4a3aa30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000217f4a3aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217f4a3aa30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000217f49a5c20;
T_10 ;
    %wait E_00000217f49fae20;
    %load/vec4 v00000217f4a97220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217f4a989e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000217f4a989e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000217f4a989e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000217f49fed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217f4a975e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217f4a97040_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000217f49fed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000217f4a975e0_0;
    %inv;
    %assign/vec4 v00000217f4a975e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000217f49fed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217f4a97040_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217f4a97040_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000217f4a98080_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
