============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:25:52 pm
  Module:                 cla_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[9]
       Endpoint: (F) S[14]

                   Capture    Launch  
      Path Delay:+    1650         -  
      Drv Adjust:+       0         0  
         Arrival:=    1650            
                                      
   Required Time:=    1650            
       Data Path:-    1650            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1650            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  B[9]                                        -       -      F     (arrival)                      2  5.5  1000     0       0    (-,-) 
  g59/X                                       -       A->X   F     sky130_fd_sc_hd__clkbuf_1      2  5.5    62   324     324    (-,-) 
  GENERATE_PROPAGATE[9].PROPAGATE/g2/Y        -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      1  5.6    61   160     484    (-,-) 
  GENERATE_PROPAGATE[9].PROPAGATE/g26__4733/Y -       A->Y   R     sky130_fd_sc_hd__nand2_2       4 14.0    91    94     579    (-,-) 
  CLA3/g14/Y                                  -       C->Y   F     sky130_fd_sc_hd__nand3_2       2  8.2    74    95     674    (-,-) 
  CLA3/g134__7482/Y                           -       B->Y   R     sky130_fd_sc_hd__nor2_2        2  9.0   125   127     801    (-,-) 
  CLA5/g10/X                                  -       B->X   R     sky130_fd_sc_hd__and3_4        4 11.1    63   211    1012    (-,-) 
  CLA6/g143__154/X                            -       A->X   R     sky130_fd_sc_hd__and2_4        2  5.9    40   136    1148    (-,-) 
  CLA6/g140__155/X                            -       A->X   R     sky130_fd_sc_hd__and2_1        1  5.9    75   130    1278    (-,-) 
  C13/g20__6161/Y                             -       A->Y   F     sky130_fd_sc_hd__nand2_2       1  9.7    71    66    1344    (-,-) 
  C13/g19__4733/Y                             -       B->Y   R     sky130_fd_sc_hd__nand2_4       2 15.8    69    93    1437    (-,-) 
  S14/g19/Y                                   -       A->Y   F     sky130_fd_sc_hd__inv_2         1  9.6    32    46    1483    (-,-) 
  S14/g17__6260/Y                             -       A->Y   R     sky130_fd_sc_hd__nand2_4       1 10.1    62    54    1537    (-,-) 
  S14/g15__5107/Y                             -       A->Y   F     sky130_fd_sc_hd__nand2_4       1 51.3   116   113    1650    (-,-) 
  S[14]                                       <<<     -      F     (port)                         -    -     -     0    1650    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

