# Task
<<<<<<< Updated upstream
This code can't achieve optimal throughput due to a ports problem. Fix this first by reducing the area(eliminating pipeline) and then by increasing the number of ports in the memory by a cyclic factor of 2. Then run the synthesis and compare the results
=======
This code can't achieve optimal throughput due to a ports problem. Fix this first by reducing the area(eliminating pipeline) and then by increasing the number of ports in the memory by a cyclic factor of 2. Then run the synthesis and compare the results.

## Finished Table
| Metric                        | **Without Partitioning** | **With Partitioning** |Without Pipeline
| ----------------------------- | ---------------------- | ------------------------------- | ------------------------------- | 
| **Total Latency (cycles)**    |                       |   |                              |                                    |
| **LUTs Used**                 |           |            |                                 |                                    |
| **FFs Used**                  |           |             |                                 |                                    |
 **BRAMs used**                  |           |             |                                 | 
 |**DSP used**||||
>>>>>>> Stashed changes
