T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nT_2 V_2 ;\r\nT_3 V_3 ;\r\nT_3 V_4 ;\r\nT_4 V_5 = 24 ;\r\nT_4 V_6 = 2 ;\r\nT_1 error = V_7 ;\r\nmemset ( & V_1 , 0 , sizeof( T_2 ) ) ;\r\nmemset ( & V_2 , 0 , sizeof( T_2 ) ) ;\r\nmemset ( & V_3 , 0 , sizeof( V_3 ) ) ;\r\nmemset ( & V_4 , 0 , sizeof( V_4 ) ) ;\r\nerror = F_2 () ;\r\nif ( error != V_7 )\r\nreturn error ;\r\nerror = F_3 (\r\n0 ,\r\nV_8 ,\r\nV_1 ,\r\n32 ,\r\n6 ,\r\nV_5 ,\r\nV_6 ,\r\nV_3 ,\r\n3 ) ;\r\nif ( error != V_7 )\r\nreturn error ;\r\nerror = F_3 (\r\n1 ,\r\nV_9 ,\r\nV_1 ,\r\n16 ,\r\n3 ,\r\nV_5 ,\r\nV_6 ,\r\nV_3 ,\r\n3 ) ;\r\nif ( error != V_7 )\r\nreturn error ;\r\nerror = F_3 (\r\n2 ,\r\nV_10 ,\r\nV_2 ,\r\n32 ,\r\n3 ,\r\nV_5 ,\r\nV_6 ,\r\nV_4 ,\r\n2 ) ;\r\nif ( error != V_7 )\r\nreturn error ;\r\nerror = F_4 () ;\r\nreturn error ;\r\n}\r\nT_1 F_1 ( void )\r\n{\r\nT_1 error = V_7 ;\r\nF_5 () ;\r\nF_6 () ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_9 ( V_11 ,\r\n1 ) ;\r\nF_10 ( V_12 ) ;\r\nF_10 ( V_13 ) ;\r\nF_10 ( V_14 ) ;\r\nreturn error ;\r\n}\r\nvoid F_11 ( void )\r\n{\r\n}\r\nvoid F_11 ( void )\r\n{\r\nF_12 () ;\r\nF_13 () ;\r\nF_14 () ;\r\nF_15 () ;\r\n}
