$date
	Sun Jan 29 17:58:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_drink $end
$var wire 1 ! drink $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module drink_seller $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 % rst $end
$var reg 2 ' change [1:0] $end
$var reg 3 ( current_state [2:0] $end
$var reg 1 ! drink $end
$var reg 3 ) next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
bx &
0%
bx $
0#
b0 "
0!
$end
#10
1%
1#
#20
b10 )
b10 $
b10 &
0#
#30
b0 )
b10 (
1#
#40
0#
#50
b10 )
1!
b0 (
1#
#60
0#
#70
b0 )
b10 (
0!
1#
#80
0#
#90
b10 )
1!
b0 (
1#
#100
0#
#110
b0 )
b10 (
0!
1#
#120
0#
#130
b10 )
1!
b0 (
1#
#140
0#
#150
b0 )
b10 (
0!
1#
#160
0#
#170
b10 )
1!
b0 (
1#
#180
0#
#190
b0 )
b10 (
0!
1#
#200
0#
