
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00800200  00002204  00002298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002204  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  0080023a  0080023a  000022d2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000022d2  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b8  00000000  00000000  0000232e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001322  00000000  00000000  000025e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000aad  00000000  00000000  00003908  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001654  00000000  00000000  000043b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000754  00000000  00000000  00005a0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006f9  00000000  00000000  00006160  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d04  00000000  00000000  00006859  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  0000755d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 46 09 	jmp	0x128c	; 0x128c <__vector_39>
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	75 09       	sbc	r23, r5
      e6:	e3 09       	sbc	r30, r3
      e8:	e3 09       	sbc	r30, r3
      ea:	e3 09       	sbc	r30, r3
      ec:	e3 09       	sbc	r30, r3
      ee:	e3 09       	sbc	r30, r3
      f0:	e3 09       	sbc	r30, r3
      f2:	e3 09       	sbc	r30, r3
      f4:	75 09       	sbc	r23, r5
      f6:	e3 09       	sbc	r30, r3
      f8:	e3 09       	sbc	r30, r3
      fa:	e3 09       	sbc	r30, r3
      fc:	e3 09       	sbc	r30, r3
      fe:	e3 09       	sbc	r30, r3
     100:	e3 09       	sbc	r30, r3
     102:	e3 09       	sbc	r30, r3
     104:	77 09       	sbc	r23, r7
     106:	e3 09       	sbc	r30, r3
     108:	e3 09       	sbc	r30, r3
     10a:	e3 09       	sbc	r30, r3
     10c:	e3 09       	sbc	r30, r3
     10e:	e3 09       	sbc	r30, r3
     110:	e3 09       	sbc	r30, r3
     112:	e3 09       	sbc	r30, r3
     114:	e3 09       	sbc	r30, r3
     116:	e3 09       	sbc	r30, r3
     118:	e3 09       	sbc	r30, r3
     11a:	e3 09       	sbc	r30, r3
     11c:	e3 09       	sbc	r30, r3
     11e:	e3 09       	sbc	r30, r3
     120:	e3 09       	sbc	r30, r3
     122:	e3 09       	sbc	r30, r3
     124:	77 09       	sbc	r23, r7
     126:	e3 09       	sbc	r30, r3
     128:	e3 09       	sbc	r30, r3
     12a:	e3 09       	sbc	r30, r3
     12c:	e3 09       	sbc	r30, r3
     12e:	e3 09       	sbc	r30, r3
     130:	e3 09       	sbc	r30, r3
     132:	e3 09       	sbc	r30, r3
     134:	e3 09       	sbc	r30, r3
     136:	e3 09       	sbc	r30, r3
     138:	e3 09       	sbc	r30, r3
     13a:	e3 09       	sbc	r30, r3
     13c:	e3 09       	sbc	r30, r3
     13e:	e3 09       	sbc	r30, r3
     140:	e3 09       	sbc	r30, r3
     142:	e3 09       	sbc	r30, r3
     144:	dd 09       	sbc	r29, r13
     146:	e3 09       	sbc	r30, r3
     148:	e3 09       	sbc	r30, r3
     14a:	e3 09       	sbc	r30, r3
     14c:	e3 09       	sbc	r30, r3
     14e:	e3 09       	sbc	r30, r3
     150:	e3 09       	sbc	r30, r3
     152:	e3 09       	sbc	r30, r3
     154:	ae 09       	sbc	r26, r14
     156:	e3 09       	sbc	r30, r3
     158:	e3 09       	sbc	r30, r3
     15a:	e3 09       	sbc	r30, r3
     15c:	e3 09       	sbc	r30, r3
     15e:	e3 09       	sbc	r30, r3
     160:	e3 09       	sbc	r30, r3
     162:	e3 09       	sbc	r30, r3
     164:	e3 09       	sbc	r30, r3
     166:	e3 09       	sbc	r30, r3
     168:	e3 09       	sbc	r30, r3
     16a:	e3 09       	sbc	r30, r3
     16c:	e3 09       	sbc	r30, r3
     16e:	e3 09       	sbc	r30, r3
     170:	e3 09       	sbc	r30, r3
     172:	e3 09       	sbc	r30, r3
     174:	9e 09       	sbc	r25, r14
     176:	e3 09       	sbc	r30, r3
     178:	e3 09       	sbc	r30, r3
     17a:	e3 09       	sbc	r30, r3
     17c:	e3 09       	sbc	r30, r3
     17e:	e3 09       	sbc	r30, r3
     180:	e3 09       	sbc	r30, r3
     182:	e3 09       	sbc	r30, r3
     184:	c6 09       	sbc	r28, r6

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e0       	ldi	r30, 0x04	; 4
     19e:	f2 e2       	ldi	r31, 0x22	; 34
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 33       	cpi	r26, 0x3A	; 58
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	aa e3       	ldi	r26, 0x3A	; 58
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a3 35       	cpi	r26, 0x53	; 83
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	7c d0       	rcall	.+248    	; 0x2ba <main>
     1c2:	0c 94 00 11 	jmp	0x2200	; 0x2200 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
}


int adc_done(){
	return (ADCSRA & (1<<ADIF));
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	8c e7       	ldi	r24, 0x7C	; 124
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	2c e7       	ldi	r18, 0x7C	; 124
     1d6:	30 e0       	ldi	r19, 0x00	; 0
     1d8:	f9 01       	movw	r30, r18
     1da:	20 81       	ld	r18, Z
     1dc:	20 68       	ori	r18, 0x80	; 128
     1de:	fc 01       	movw	r30, r24
     1e0:	20 83       	st	Z, r18
     1e2:	8c e7       	ldi	r24, 0x7C	; 124
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	2c e7       	ldi	r18, 0x7C	; 124
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	f9 01       	movw	r30, r18
     1ec:	20 81       	ld	r18, Z
     1ee:	2f 7b       	andi	r18, 0xBF	; 191
     1f0:	fc 01       	movw	r30, r24
     1f2:	20 83       	st	Z, r18
     1f4:	8c e7       	ldi	r24, 0x7C	; 124
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	2c e7       	ldi	r18, 0x7C	; 124
     1fa:	30 e0       	ldi	r19, 0x00	; 0
     1fc:	f9 01       	movw	r30, r18
     1fe:	20 81       	ld	r18, Z
     200:	2f 7d       	andi	r18, 0xDF	; 223
     202:	fc 01       	movw	r30, r24
     204:	20 83       	st	Z, r18
     206:	80 e3       	ldi	r24, 0x30	; 48
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	20 e3       	ldi	r18, 0x30	; 48
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	f9 01       	movw	r30, r18
     210:	20 81       	ld	r18, Z
     212:	2e 7f       	andi	r18, 0xFE	; 254
     214:	fc 01       	movw	r30, r24
     216:	20 83       	st	Z, r18
     218:	8b e7       	ldi	r24, 0x7B	; 123
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	2b e7       	ldi	r18, 0x7B	; 123
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	f9 01       	movw	r30, r18
     222:	20 81       	ld	r18, Z
     224:	27 7f       	andi	r18, 0xF7	; 247
     226:	fc 01       	movw	r30, r24
     228:	20 83       	st	Z, r18
     22a:	8c e7       	ldi	r24, 0x7C	; 124
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	2c e7       	ldi	r18, 0x7C	; 124
     230:	30 e0       	ldi	r19, 0x00	; 0
     232:	f9 01       	movw	r30, r18
     234:	20 81       	ld	r18, Z
     236:	20 7e       	andi	r18, 0xE0	; 224
     238:	fc 01       	movw	r30, r24
     23a:	20 83       	st	Z, r18
     23c:	8a e7       	ldi	r24, 0x7A	; 122
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	2a e7       	ldi	r18, 0x7A	; 122
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	f9 01       	movw	r30, r18
     246:	20 81       	ld	r18, Z
     248:	27 60       	ori	r18, 0x07	; 7
     24a:	fc 01       	movw	r30, r24
     24c:	20 83       	st	Z, r18
     24e:	8b e7       	ldi	r24, 0x7B	; 123
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	2b e7       	ldi	r18, 0x7B	; 123
     254:	30 e0       	ldi	r19, 0x00	; 0
     256:	f9 01       	movw	r30, r18
     258:	20 81       	ld	r18, Z
     25a:	28 7f       	andi	r18, 0xF8	; 248
     25c:	fc 01       	movw	r30, r24
     25e:	20 83       	st	Z, r18
     260:	8a e7       	ldi	r24, 0x7A	; 122
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	2a e7       	ldi	r18, 0x7A	; 122
     266:	30 e0       	ldi	r19, 0x00	; 0
     268:	f9 01       	movw	r30, r18
     26a:	20 81       	ld	r18, Z
     26c:	20 68       	ori	r18, 0x80	; 128
     26e:	fc 01       	movw	r30, r24
     270:	20 83       	st	Z, r18
     272:	df 91       	pop	r29
     274:	cf 91       	pop	r28
     276:	08 95       	ret

00000278 <read_adc_out>:

int read_adc_out(){
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= (1<<ADSC);				//Start ADC. First run takes 25 cycles. Others take 13.
     280:	8a e7       	ldi	r24, 0x7A	; 122
     282:	90 e0       	ldi	r25, 0x00	; 0
     284:	2a e7       	ldi	r18, 0x7A	; 122
     286:	30 e0       	ldi	r19, 0x00	; 0
     288:	f9 01       	movw	r30, r18
     28a:	20 81       	ld	r18, Z
     28c:	20 64       	ori	r18, 0x40	; 64
     28e:	fc 01       	movw	r30, r24
     290:	20 83       	st	Z, r18
	
	while ((ADCSRA & (1<<ADSC))) {}		//Wait till conversion is done. 
     292:	00 00       	nop
     294:	8a e7       	ldi	r24, 0x7A	; 122
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	fc 01       	movw	r30, r24
     29a:	80 81       	ld	r24, Z
     29c:	88 2f       	mov	r24, r24
     29e:	90 e0       	ldi	r25, 0x00	; 0
     2a0:	80 74       	andi	r24, 0x40	; 64
     2a2:	99 27       	eor	r25, r25
     2a4:	00 97       	sbiw	r24, 0x00	; 0
     2a6:	b1 f7       	brne	.-20     	; 0x294 <read_adc_out+0x1c>
	
	return ADCH;
     2a8:	89 e7       	ldi	r24, 0x79	; 121
     2aa:	90 e0       	ldi	r25, 0x00	; 0
     2ac:	fc 01       	movw	r30, r24
     2ae:	80 81       	ld	r24, Z
     2b0:	88 2f       	mov	r24, r24
     2b2:	90 e0       	ldi	r25, 0x00	; 0
}
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	08 95       	ret

000002ba <main>:
#define FOSC 16000000
#define MYUBRR FOSC/16/BAUD-1



int main(void){
     2ba:	cf 93       	push	r28
     2bc:	df 93       	push	r29
     2be:	cd b7       	in	r28, 0x3d	; 61
     2c0:	de b7       	in	r29, 0x3e	; 62
     2c2:	a7 97       	sbiw	r28, 0x27	; 39
     2c4:	0f b6       	in	r0, 0x3f	; 63
     2c6:	f8 94       	cli
     2c8:	de bf       	out	0x3e, r29	; 62
     2ca:	0f be       	out	0x3f, r0	; 63
     2cc:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
     2ce:	87 e6       	ldi	r24, 0x67	; 103
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	0e 94 03 0a 	call	0x1406	; 0x1406 <UART_Init>
	printf("Atmega2560 start.\n");
     2d6:	89 e0       	ldi	r24, 0x09	; 9
     2d8:	92 e0       	ldi	r25, 0x02	; 2
     2da:	0e 94 f7 0c 	call	0x19ee	; 0x19ee <puts>
	
	CAN_init();
     2de:	4c d0       	rcall	.+152    	; 0x378 <CAN_init>
	motor_init();
     2e0:	49 d1       	rcall	.+658    	; 0x574 <motor_init>
	pwm_init();
     2e2:	a7 d4       	rcall	.+2382   	; 0xc32 <pwm_init>
	solenoid_init();
     2e4:	47 d6       	rcall	.+3214   	; 0xf74 <solenoid_init>
	ir_init();
     2e6:	27 d1       	rcall	.+590    	; 0x536 <ir_init>
	//calibrate_encoder();
	
	CAN_struct send_msg;
	send_msg.ID = NODE2_ID;
     2e8:	86 e1       	ldi	r24, 0x16	; 22
     2ea:	8c 83       	std	Y+4, r24	; 0x04
	send_msg.length=4;
     2ec:	84 e0       	ldi	r24, 0x04	; 4
     2ee:	8d 83       	std	Y+5, r24	; 0x05
	
	CAN_struct rcv_msg;
	rcv_msg.ID = RCV_ID;
     2f0:	83 e0       	ldi	r24, 0x03	; 3
     2f2:	8e 8b       	std	Y+22, r24	; 0x16
	rcv_msg.length = 4;
     2f4:	84 e0       	ldi	r24, 0x04	; 4
     2f6:	8f 8b       	std	Y+23, r24	; 0x17
	
	send_msg.data[0] = 0;	//joy_x
     2f8:	1f 82       	std	Y+7, r1	; 0x07
     2fa:	1e 82       	std	Y+6, r1	; 0x06
	send_msg.data[1] = 0;	//slider_left
     2fc:	19 86       	std	Y+9, r1	; 0x09
     2fe:	18 86       	std	Y+8, r1	; 0x08
	send_msg.data[2] = 0;	//button_left / interrupt
     300:	1b 86       	std	Y+11, r1	; 0x0b
     302:	1a 86       	std	Y+10, r1	; 0x0a
	
	rcv_msg.data[3] = 0;	//highscore value
     304:	1f 8e       	std	Y+31, r1	; 0x1f
     306:	1e 8e       	std	Y+30, r1	; 0x1e
	
	while(1){
		send_msg.data[3] = 0;	//highscore value			<---
     308:	1d 86       	std	Y+13, r1	; 0x0d
     30a:	1c 86       	std	Y+12, r1	; 0x0c
		
		rcv_msg.data[0] = 0;	//joy_x						<---
     30c:	19 8e       	std	Y+25, r1	; 0x19
     30e:	18 8e       	std	Y+24, r1	; 0x18
		rcv_msg.data[1] = 0;	//slider_left				<---
     310:	1b 8e       	std	Y+27, r1	; 0x1b
     312:	1a 8e       	std	Y+26, r1	; 0x1a
		rcv_msg.data[2] = 0;	//button_left / interrupt	<---
     314:	1d 8e       	std	Y+29, r1	; 0x1d
     316:	1c 8e       	std	Y+28, r1	; 0x1c
		
		rcv_CAN_message(&rcv_msg);
     318:	ce 01       	movw	r24, r28
     31a:	46 96       	adiw	r24, 0x16	; 22
     31c:	9e d0       	rcall	.+316    	; 0x45a <rcv_CAN_message>
		
		if (rcv_msg.data[0] != 0){		//joy_x
     31e:	88 8d       	ldd	r24, Y+24	; 0x18
     320:	99 8d       	ldd	r25, Y+25	; 0x19
     322:	00 97       	sbiw	r24, 0x00	; 0
     324:	81 f0       	breq	.+32     	; 0x346 <main+0x8c>
			int8_t temp_joy_x= rcv_msg.data[0];
     326:	88 8d       	ldd	r24, Y+24	; 0x18
     328:	99 8d       	ldd	r25, Y+25	; 0x19
     32a:	89 83       	std	Y+1, r24	; 0x01
			set_motor_dir(temp_joy_x);
     32c:	89 81       	ldd	r24, Y+1	; 0x01
     32e:	ff d2       	rcall	.+1534   	; 0x92e <set_motor_dir>
			uint8_t regulated_speed=speed_regulator(temp_joy_x, 0.01);
     330:	4a e0       	ldi	r20, 0x0A	; 10
     332:	57 ed       	ldi	r21, 0xD7	; 215
     334:	63 e2       	ldi	r22, 0x23	; 35
     336:	7c e3       	ldi	r23, 0x3C	; 60
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	81 d3       	rcall	.+1794   	; 0xa3e <speed_regulator>
     33c:	8a 83       	std	Y+2, r24	; 0x02
			send_motor_speed(regulated_speed);
     33e:	8a 81       	ldd	r24, Y+2	; 0x02
     340:	88 2f       	mov	r24, r24
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	db d2       	rcall	.+1462   	; 0x8fc <send_motor_speed>
		}
		
		if (rcv_msg.data[1] != 0){		//slider_left
     346:	8a 8d       	ldd	r24, Y+26	; 0x1a
     348:	9b 8d       	ldd	r25, Y+27	; 0x1b
     34a:	00 97       	sbiw	r24, 0x00	; 0
     34c:	29 f0       	breq	.+10     	; 0x358 <main+0x9e>
			uint8_t temp_slider = rcv_msg.data[1];
     34e:	8a 8d       	ldd	r24, Y+26	; 0x1a
     350:	9b 8d       	ldd	r25, Y+27	; 0x1b
     352:	8b 83       	std	Y+3, r24	; 0x03
			set_pwm_duty_cycle(temp_slider);
     354:	8b 81       	ldd	r24, Y+3	; 0x03
     356:	ca d4       	rcall	.+2452   	; 0xcec <set_pwm_duty_cycle>
		}
		
		if (rcv_msg.data[2] != 0){		//button_left / interrupt
     358:	8c 8d       	ldd	r24, Y+28	; 0x1c
     35a:	9d 8d       	ldd	r25, Y+29	; 0x1d
     35c:	00 97       	sbiw	r24, 0x00	; 0
     35e:	29 f0       	breq	.+10     	; 0x36a <main+0xb0>
			printf("CAN button data\n");
     360:	8b e1       	ldi	r24, 0x1B	; 27
     362:	92 e0       	ldi	r25, 0x02	; 2
     364:	0e 94 f7 0c 	call	0x19ee	; 0x19ee <puts>
			push_solenoid();
     368:	1e d6       	rcall	.+3132   	; 0xfa6 <push_solenoid>
		}
		
		send_msg.data[3] = score_count();
     36a:	5b d5       	rcall	.+2742   	; 0xe22 <score_count>
     36c:	9d 87       	std	Y+13, r25	; 0x0d
     36e:	8c 87       	std	Y+12, r24	; 0x0c

		
		
		send_CAN_message(& send_msg);
     370:	ce 01       	movw	r24, r28
     372:	04 96       	adiw	r24, 0x04	; 4
     374:	19 d0       	rcall	.+50     	; 0x3a8 <send_CAN_message>
	
	}
     376:	c8 cf       	rjmp	.-112    	; 0x308 <main+0x4e>

00000378 <CAN_init>:

#define RX0IF 0



void CAN_init(){
     378:	cf 93       	push	r28
     37a:	df 93       	push	r29
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
	MCP2515_init();
     380:	f6 d2       	rcall	.+1516   	; 0x96e <MCP2515_init>
	
	bit_modify_MCP2515(MCP_RXB0CTRL, 0b01100000, 0xff);//set filters off
     382:	4f ef       	ldi	r20, 0xFF	; 255
     384:	60 e6       	ldi	r22, 0x60	; 96
     386:	80 e6       	ldi	r24, 0x60	; 96
     388:	37 d3       	rcall	.+1646   	; 0x9f8 <bit_modify_MCP2515>
	bit_modify_MCP2515( MCP_RXB0CTRL, 0b00000100, 0x00);//sett rollover off
     38a:	40 e0       	ldi	r20, 0x00	; 0
     38c:	64 e0       	ldi	r22, 0x04	; 4
     38e:	80 e6       	ldi	r24, 0x60	; 96
     390:	33 d3       	rcall	.+1638   	; 0x9f8 <bit_modify_MCP2515>
	
	bit_modify_MCP2515(MCP_CANINTE, 0b00000101, 0b00000001);//Set RX0 full enable
     392:	41 e0       	ldi	r20, 0x01	; 1
     394:	65 e0       	ldi	r22, 0x05	; 5
     396:	8b e2       	ldi	r24, 0x2B	; 43
     398:	2f d3       	rcall	.+1630   	; 0x9f8 <bit_modify_MCP2515>
	
	bit_modify_MCP2515(MCP_CANCTRL,0xF0,MODE_NORMAL);//Enables normal mode
     39a:	40 e0       	ldi	r20, 0x00	; 0
     39c:	60 ef       	ldi	r22, 0xF0	; 240
     39e:	8f e0       	ldi	r24, 0x0F	; 15
     3a0:	2b d3       	rcall	.+1622   	; 0x9f8 <bit_modify_MCP2515>
}
     3a2:	df 91       	pop	r29
     3a4:	cf 91       	pop	r28
     3a6:	08 95       	ret

000003a8 <send_CAN_message>:

void send_CAN_message(CAN_struct *msg){
     3a8:	cf 93       	push	r28
     3aa:	df 93       	push	r29
     3ac:	00 d0       	rcall	.+0      	; 0x3ae <send_CAN_message+0x6>
     3ae:	1f 92       	push	r1
     3b0:	cd b7       	in	r28, 0x3d	; 61
     3b2:	de b7       	in	r29, 0x3e	; 62
     3b4:	9c 83       	std	Y+4, r25	; 0x04
     3b6:	8b 83       	std	Y+3, r24	; 0x03
	while (read_MCP2515(MCP_TXB0CTRL) & (1<<TXREQ)){// & TXREQ){ //will be cleared when finished
     3b8:	00 00       	nop
     3ba:	80 e3       	ldi	r24, 0x30	; 48
     3bc:	e1 d2       	rcall	.+1474   	; 0x980 <read_MCP2515>
     3be:	88 2f       	mov	r24, r24
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	88 70       	andi	r24, 0x08	; 8
     3c4:	99 27       	eor	r25, r25
     3c6:	00 97       	sbiw	r24, 0x00	; 0
     3c8:	c1 f7       	brne	.-16     	; 0x3ba <send_CAN_message+0x12>
		//wait until finished transmitting
	}

	//load SIDL
	write_MCP2515(MCP_TXB0_SIDL, (*msg).ID << 5);
     3ca:	8b 81       	ldd	r24, Y+3	; 0x03
     3cc:	9c 81       	ldd	r25, Y+4	; 0x04
     3ce:	fc 01       	movw	r30, r24
     3d0:	80 81       	ld	r24, Z
     3d2:	82 95       	swap	r24
     3d4:	88 0f       	add	r24, r24
     3d6:	80 7e       	andi	r24, 0xE0	; 224
     3d8:	68 2f       	mov	r22, r24
     3da:	82 e3       	ldi	r24, 0x32	; 50
     3dc:	e6 d2       	rcall	.+1484   	; 0x9aa <write_MCP2515>
	
	//load SIDH
	write_MCP2515(MCP_TXB0_SIDH, (*msg).ID >> 3);
     3de:	8b 81       	ldd	r24, Y+3	; 0x03
     3e0:	9c 81       	ldd	r25, Y+4	; 0x04
     3e2:	fc 01       	movw	r30, r24
     3e4:	80 81       	ld	r24, Z
     3e6:	86 95       	lsr	r24
     3e8:	86 95       	lsr	r24
     3ea:	86 95       	lsr	r24
     3ec:	68 2f       	mov	r22, r24
     3ee:	81 e3       	ldi	r24, 0x31	; 49
     3f0:	dc d2       	rcall	.+1464   	; 0x9aa <write_MCP2515>

	write_MCP2515(MCP_TXB0_DLC,(char)(*msg).length);
     3f2:	8b 81       	ldd	r24, Y+3	; 0x03
     3f4:	9c 81       	ldd	r25, Y+4	; 0x04
     3f6:	fc 01       	movw	r30, r24
     3f8:	81 81       	ldd	r24, Z+1	; 0x01
     3fa:	68 2f       	mov	r22, r24
     3fc:	85 e3       	ldi	r24, 0x35	; 53
     3fe:	d5 d2       	rcall	.+1450   	; 0x9aa <write_MCP2515>

	/*PUTTING DATA IN DATABUFFER*/
	for (int i=0; i < (*msg).length; i++){
     400:	1a 82       	std	Y+2, r1	; 0x02
     402:	19 82       	std	Y+1, r1	; 0x01
     404:	16 c0       	rjmp	.+44     	; 0x432 <send_CAN_message+0x8a>
		write_MCP2515(MCP_TXB0_D0+i,(char)(*msg).data[i]);
     406:	2b 81       	ldd	r18, Y+3	; 0x03
     408:	3c 81       	ldd	r19, Y+4	; 0x04
     40a:	89 81       	ldd	r24, Y+1	; 0x01
     40c:	9a 81       	ldd	r25, Y+2	; 0x02
     40e:	01 96       	adiw	r24, 0x01	; 1
     410:	88 0f       	add	r24, r24
     412:	99 1f       	adc	r25, r25
     414:	82 0f       	add	r24, r18
     416:	93 1f       	adc	r25, r19
     418:	fc 01       	movw	r30, r24
     41a:	80 81       	ld	r24, Z
     41c:	91 81       	ldd	r25, Z+1	; 0x01
     41e:	98 2f       	mov	r25, r24
     420:	89 81       	ldd	r24, Y+1	; 0x01
     422:	8a 5c       	subi	r24, 0xCA	; 202
     424:	69 2f       	mov	r22, r25
     426:	c1 d2       	rcall	.+1410   	; 0x9aa <write_MCP2515>
	write_MCP2515(MCP_TXB0_SIDH, (*msg).ID >> 3);

	write_MCP2515(MCP_TXB0_DLC,(char)(*msg).length);

	/*PUTTING DATA IN DATABUFFER*/
	for (int i=0; i < (*msg).length; i++){
     428:	89 81       	ldd	r24, Y+1	; 0x01
     42a:	9a 81       	ldd	r25, Y+2	; 0x02
     42c:	01 96       	adiw	r24, 0x01	; 1
     42e:	9a 83       	std	Y+2, r25	; 0x02
     430:	89 83       	std	Y+1, r24	; 0x01
     432:	8b 81       	ldd	r24, Y+3	; 0x03
     434:	9c 81       	ldd	r25, Y+4	; 0x04
     436:	fc 01       	movw	r30, r24
     438:	81 81       	ldd	r24, Z+1	; 0x01
     43a:	28 2f       	mov	r18, r24
     43c:	30 e0       	ldi	r19, 0x00	; 0
     43e:	89 81       	ldd	r24, Y+1	; 0x01
     440:	9a 81       	ldd	r25, Y+2	; 0x02
     442:	82 17       	cp	r24, r18
     444:	93 07       	cpc	r25, r19
     446:	fc f2       	brlt	.-66     	; 0x406 <send_CAN_message+0x5e>
		write_MCP2515(MCP_TXB0_D0+i,(char)(*msg).data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
     448:	81 e0       	ldi	r24, 0x01	; 1
     44a:	c4 d2       	rcall	.+1416   	; 0x9d4 <request_to_send_MCP2515>
}
     44c:	0f 90       	pop	r0
     44e:	0f 90       	pop	r0
     450:	0f 90       	pop	r0
     452:	0f 90       	pop	r0
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <rcv_CAN_message>:


void rcv_CAN_message(CAN_struct * msg){
     45a:	1f 93       	push	r17
     45c:	cf 93       	push	r28
     45e:	df 93       	push	r29
     460:	00 d0       	rcall	.+0      	; 0x462 <rcv_CAN_message+0x8>
     462:	1f 92       	push	r1
     464:	cd b7       	in	r28, 0x3d	; 61
     466:	de b7       	in	r29, 0x3e	; 62
     468:	9c 83       	std	Y+4, r25	; 0x04
     46a:	8b 83       	std	Y+3, r24	; 0x03
	
	msg->data[0] = 0;
     46c:	8b 81       	ldd	r24, Y+3	; 0x03
     46e:	9c 81       	ldd	r25, Y+4	; 0x04
     470:	fc 01       	movw	r30, r24
     472:	13 82       	std	Z+3, r1	; 0x03
     474:	12 82       	std	Z+2, r1	; 0x02
	msg->ID = 0;
     476:	8b 81       	ldd	r24, Y+3	; 0x03
     478:	9c 81       	ldd	r25, Y+4	; 0x04
     47a:	fc 01       	movw	r30, r24
     47c:	10 82       	st	Z, r1
	msg->length = 0;
     47e:	8b 81       	ldd	r24, Y+3	; 0x03
     480:	9c 81       	ldd	r25, Y+4	; 0x04
     482:	fc 01       	movw	r30, r24
     484:	11 82       	std	Z+1, r1	; 0x01

	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
     486:	00 00       	nop
     488:	8c e2       	ldi	r24, 0x2C	; 44
     48a:	7a d2       	rcall	.+1268   	; 0x980 <read_MCP2515>
     48c:	88 2f       	mov	r24, r24
     48e:	90 e0       	ldi	r25, 0x00	; 0
     490:	81 70       	andi	r24, 0x01	; 1
     492:	99 27       	eor	r25, r25
     494:	00 97       	sbiw	r24, 0x00	; 0
     496:	c1 f3       	breq	.-16     	; 0x488 <rcv_CAN_message+0x2e>
	
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
     498:	81 e6       	ldi	r24, 0x61	; 97
     49a:	72 d2       	rcall	.+1252   	; 0x980 <read_MCP2515>
     49c:	88 2f       	mov	r24, r24
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	88 0f       	add	r24, r24
     4a2:	99 1f       	adc	r25, r25
     4a4:	88 0f       	add	r24, r24
     4a6:	99 1f       	adc	r25, r25
     4a8:	88 0f       	add	r24, r24
     4aa:	99 1f       	adc	r25, r25
     4ac:	18 2f       	mov	r17, r24
     4ae:	82 e6       	ldi	r24, 0x62	; 98
     4b0:	67 d2       	rcall	.+1230   	; 0x980 <read_MCP2515>
     4b2:	82 95       	swap	r24
     4b4:	86 95       	lsr	r24
     4b6:	87 70       	andi	r24, 0x07	; 7
     4b8:	81 2b       	or	r24, r17
     4ba:	28 2f       	mov	r18, r24
     4bc:	8b 81       	ldd	r24, Y+3	; 0x03
     4be:	9c 81       	ldd	r25, Y+4	; 0x04
     4c0:	fc 01       	movw	r30, r24
     4c2:	20 83       	st	Z, r18
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
     4c4:	85 e6       	ldi	r24, 0x65	; 101
     4c6:	5c d2       	rcall	.+1208   	; 0x980 <read_MCP2515>
     4c8:	28 2f       	mov	r18, r24
     4ca:	2f 70       	andi	r18, 0x0F	; 15
     4cc:	8b 81       	ldd	r24, Y+3	; 0x03
     4ce:	9c 81       	ldd	r25, Y+4	; 0x04
     4d0:	fc 01       	movw	r30, r24
     4d2:	21 83       	std	Z+1, r18	; 0x01
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     4d4:	1a 82       	std	Y+2, r1	; 0x02
     4d6:	19 82       	std	Y+1, r1	; 0x01
     4d8:	17 c0       	rjmp	.+46     	; 0x508 <rcv_CAN_message+0xae>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
     4da:	89 81       	ldd	r24, Y+1	; 0x01
     4dc:	8a 59       	subi	r24, 0x9A	; 154
     4de:	50 d2       	rcall	.+1184   	; 0x980 <read_MCP2515>
     4e0:	88 2f       	mov	r24, r24
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	9c 01       	movw	r18, r24
     4e6:	4b 81       	ldd	r20, Y+3	; 0x03
     4e8:	5c 81       	ldd	r21, Y+4	; 0x04
     4ea:	89 81       	ldd	r24, Y+1	; 0x01
     4ec:	9a 81       	ldd	r25, Y+2	; 0x02
     4ee:	01 96       	adiw	r24, 0x01	; 1
     4f0:	88 0f       	add	r24, r24
     4f2:	99 1f       	adc	r25, r25
     4f4:	84 0f       	add	r24, r20
     4f6:	95 1f       	adc	r25, r21
     4f8:	fc 01       	movw	r30, r24
     4fa:	31 83       	std	Z+1, r19	; 0x01
     4fc:	20 83       	st	Z, r18
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     4fe:	89 81       	ldd	r24, Y+1	; 0x01
     500:	9a 81       	ldd	r25, Y+2	; 0x02
     502:	01 96       	adiw	r24, 0x01	; 1
     504:	9a 83       	std	Y+2, r25	; 0x02
     506:	89 83       	std	Y+1, r24	; 0x01
     508:	8b 81       	ldd	r24, Y+3	; 0x03
     50a:	9c 81       	ldd	r25, Y+4	; 0x04
     50c:	fc 01       	movw	r30, r24
     50e:	81 81       	ldd	r24, Z+1	; 0x01
     510:	28 2f       	mov	r18, r24
     512:	30 e0       	ldi	r19, 0x00	; 0
     514:	89 81       	ldd	r24, Y+1	; 0x01
     516:	9a 81       	ldd	r25, Y+2	; 0x02
     518:	82 17       	cp	r24, r18
     51a:	93 07       	cpc	r25, r19
     51c:	f4 f2       	brlt	.-68     	; 0x4da <rcv_CAN_message+0x80>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
	
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	61 e0       	ldi	r22, 0x01	; 1
     522:	8c e2       	ldi	r24, 0x2C	; 44
     524:	69 d2       	rcall	.+1234   	; 0x9f8 <bit_modify_MCP2515>


}
     526:	0f 90       	pop	r0
     528:	0f 90       	pop	r0
     52a:	0f 90       	pop	r0
     52c:	0f 90       	pop	r0
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	1f 91       	pop	r17
     534:	08 95       	ret

00000536 <ir_init>:

#include "adc.h"



void ir_init(){
     536:	cf 93       	push	r28
     538:	df 93       	push	r29
     53a:	cd b7       	in	r28, 0x3d	; 61
     53c:	de b7       	in	r29, 0x3e	; 62
	adc_init();
     53e:	44 de       	rcall	.-888    	; 0x1c8 <adc_init>
}
     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	08 95       	ret

00000546 <triggered_ir>:

/* Read IR LED and say if it's triggered/blocked. */
int triggered_ir(){
     546:	cf 93       	push	r28
     548:	df 93       	push	r29
     54a:	1f 92       	push	r1
     54c:	1f 92       	push	r1
     54e:	cd b7       	in	r28, 0x3d	; 61
     550:	de b7       	in	r29, 0x3e	; 62
	int out = read_adc_out();
     552:	92 de       	rcall	.-732    	; 0x278 <read_adc_out>
     554:	9a 83       	std	Y+2, r25	; 0x02
     556:	89 83       	std	Y+1, r24	; 0x01
	if (out){
     558:	89 81       	ldd	r24, Y+1	; 0x01
     55a:	9a 81       	ldd	r25, Y+2	; 0x02
     55c:	00 97       	sbiw	r24, 0x00	; 0
     55e:	19 f0       	breq	.+6      	; 0x566 <triggered_ir+0x20>
		return 0;
     560:	80 e0       	ldi	r24, 0x00	; 0
     562:	90 e0       	ldi	r25, 0x00	; 0
     564:	02 c0       	rjmp	.+4      	; 0x56a <triggered_ir+0x24>
	}
	//TODO Create trigger area somewhere. This is "digital filter".
	
	
	return 1;
     566:	81 e0       	ldi	r24, 0x01	; 1
     568:	90 e0       	ldi	r25, 0x00	; 0
}
     56a:	0f 90       	pop	r0
     56c:	0f 90       	pop	r0
     56e:	df 91       	pop	r29
     570:	cf 91       	pop	r28
     572:	08 95       	ret

00000574 <motor_init>:

#define TWI_DAC_SLAVE_ADDR 0b01010000

/*motor baud rate is 115200*/

void motor_init(){
     574:	cf 93       	push	r28
     576:	df 93       	push	r29
     578:	cd b7       	in	r28, 0x3d	; 61
     57a:	de b7       	in	r29, 0x3e	; 62
	TWI_Master_Initialise();
     57c:	1a d6       	rcall	.+3124   	; 0x11b2 <TWI_Master_Initialise>
	CAN_init();
     57e:	fc de       	rcall	.-520    	; 0x378 <CAN_init>
	DDRD |= (1<<SCL) | (1<<SDA);	//Set SCL and SDA as output. 
     580:	8a e2       	ldi	r24, 0x2A	; 42
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	2a e2       	ldi	r18, 0x2A	; 42
     586:	30 e0       	ldi	r19, 0x00	; 0
     588:	f9 01       	movw	r30, r18
     58a:	20 81       	ld	r18, Z
     58c:	23 60       	ori	r18, 0x03	; 3
     58e:	fc 01       	movw	r30, r24
     590:	20 83       	st	Z, r18
	DDRK =0x00; //set A as input. Used to read encoder data
     592:	87 e0       	ldi	r24, 0x07	; 7
     594:	91 e0       	ldi	r25, 0x01	; 1
     596:	fc 01       	movw	r30, r24
     598:	10 82       	st	Z, r1
	TWBR = 12;// Set SCK on TWI to 400kbps
     59a:	88 eb       	ldi	r24, 0xB8	; 184
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	2c e0       	ldi	r18, 0x0C	; 12
     5a0:	fc 01       	movw	r30, r24
     5a2:	20 83       	st	Z, r18
	
	DDRH= 0xFF; //setting all PINH to output.
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	91 e0       	ldi	r25, 0x01	; 1
     5a8:	2f ef       	ldi	r18, 0xFF	; 255
     5aa:	fc 01       	movw	r30, r24
     5ac:	20 83       	st	Z, r18
	PORTH|=(1<<EN)|(1<<DIR)|(1<<RSTn);
     5ae:	82 e0       	ldi	r24, 0x02	; 2
     5b0:	91 e0       	ldi	r25, 0x01	; 1
     5b2:	22 e0       	ldi	r18, 0x02	; 2
     5b4:	31 e0       	ldi	r19, 0x01	; 1
     5b6:	f9 01       	movw	r30, r18
     5b8:	20 81       	ld	r18, Z
     5ba:	22 65       	ori	r18, 0x52	; 82
     5bc:	fc 01       	movw	r30, r24
     5be:	20 83       	st	Z, r18
	sei();
     5c0:	78 94       	sei
}
     5c2:	df 91       	pop	r29
     5c4:	cf 91       	pop	r28
     5c6:	08 95       	ret

000005c8 <read_encoder_input>:

int16_t read_encoder_input(){
     5c8:	cf 93       	push	r28
     5ca:	df 93       	push	r29
     5cc:	cd b7       	in	r28, 0x3d	; 61
     5ce:	de b7       	in	r29, 0x3e	; 62
     5d0:	ac 97       	sbiw	r28, 0x2c	; 44
     5d2:	0f b6       	in	r0, 0x3f	; 63
     5d4:	f8 94       	cli
     5d6:	de bf       	out	0x3e, r29	; 62
     5d8:	0f be       	out	0x3f, r0	; 63
     5da:	cd bf       	out	0x3d, r28	; 61
	/*Read on MJ2*/
	
	PORTH&=~((1<<OEn)|(1<<SEL)); //Output enable to low to enable output of encode, set SEL low to get high byte
     5dc:	82 e0       	ldi	r24, 0x02	; 2
     5de:	91 e0       	ldi	r25, 0x01	; 1
     5e0:	22 e0       	ldi	r18, 0x02	; 2
     5e2:	31 e0       	ldi	r19, 0x01	; 1
     5e4:	f9 01       	movw	r30, r18
     5e6:	20 81       	ld	r18, Z
     5e8:	27 7d       	andi	r18, 0xD7	; 215
     5ea:	fc 01       	movw	r30, r24
     5ec:	20 83       	st	Z, r18
     5ee:	80 e0       	ldi	r24, 0x00	; 0
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	a0 ea       	ldi	r26, 0xA0	; 160
     5f4:	b1 e4       	ldi	r27, 0x41	; 65
     5f6:	8b 83       	std	Y+3, r24	; 0x03
     5f8:	9c 83       	std	Y+4, r25	; 0x04
     5fa:	ad 83       	std	Y+5, r26	; 0x05
     5fc:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     5fe:	20 e0       	ldi	r18, 0x00	; 0
     600:	30 e0       	ldi	r19, 0x00	; 0
     602:	4a e7       	ldi	r20, 0x7A	; 122
     604:	55 e4       	ldi	r21, 0x45	; 69
     606:	6b 81       	ldd	r22, Y+3	; 0x03
     608:	7c 81       	ldd	r23, Y+4	; 0x04
     60a:	8d 81       	ldd	r24, Y+5	; 0x05
     60c:	9e 81       	ldd	r25, Y+6	; 0x06
     60e:	0e 94 06 0c 	call	0x180c	; 0x180c <__mulsf3>
     612:	dc 01       	movw	r26, r24
     614:	cb 01       	movw	r24, r22
     616:	8f 83       	std	Y+7, r24	; 0x07
     618:	98 87       	std	Y+8, r25	; 0x08
     61a:	a9 87       	std	Y+9, r26	; 0x09
     61c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     61e:	20 e0       	ldi	r18, 0x00	; 0
     620:	30 e0       	ldi	r19, 0x00	; 0
     622:	40 e8       	ldi	r20, 0x80	; 128
     624:	5f e3       	ldi	r21, 0x3F	; 63
     626:	6f 81       	ldd	r22, Y+7	; 0x07
     628:	78 85       	ldd	r23, Y+8	; 0x08
     62a:	89 85       	ldd	r24, Y+9	; 0x09
     62c:	9a 85       	ldd	r25, Y+10	; 0x0a
     62e:	a0 d7       	rcall	.+3904   	; 0x1570 <__cmpsf2>
     630:	88 23       	and	r24, r24
     632:	2c f4       	brge	.+10     	; 0x63e <read_encoder_input+0x76>
		__ticks = 1;
     634:	81 e0       	ldi	r24, 0x01	; 1
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	9c 87       	std	Y+12, r25	; 0x0c
     63a:	8b 87       	std	Y+11, r24	; 0x0b
     63c:	3d c0       	rjmp	.+122    	; 0x6b8 <read_encoder_input+0xf0>
	else if (__tmp > 65535)
     63e:	20 e0       	ldi	r18, 0x00	; 0
     640:	3f ef       	ldi	r19, 0xFF	; 255
     642:	4f e7       	ldi	r20, 0x7F	; 127
     644:	57 e4       	ldi	r21, 0x47	; 71
     646:	6f 81       	ldd	r22, Y+7	; 0x07
     648:	78 85       	ldd	r23, Y+8	; 0x08
     64a:	89 85       	ldd	r24, Y+9	; 0x09
     64c:	9a 85       	ldd	r25, Y+10	; 0x0a
     64e:	0e 94 02 0c 	call	0x1804	; 0x1804 <__gesf2>
     652:	18 16       	cp	r1, r24
     654:	44 f5       	brge	.+80     	; 0x6a6 <read_encoder_input+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     656:	20 e0       	ldi	r18, 0x00	; 0
     658:	30 e0       	ldi	r19, 0x00	; 0
     65a:	40 e2       	ldi	r20, 0x20	; 32
     65c:	51 e4       	ldi	r21, 0x41	; 65
     65e:	6b 81       	ldd	r22, Y+3	; 0x03
     660:	7c 81       	ldd	r23, Y+4	; 0x04
     662:	8d 81       	ldd	r24, Y+5	; 0x05
     664:	9e 81       	ldd	r25, Y+6	; 0x06
     666:	0e 94 06 0c 	call	0x180c	; 0x180c <__mulsf3>
     66a:	dc 01       	movw	r26, r24
     66c:	cb 01       	movw	r24, r22
     66e:	bc 01       	movw	r22, r24
     670:	cd 01       	movw	r24, r26
     672:	ea d7       	rcall	.+4052   	; 0x1648 <__fixunssfsi>
     674:	dc 01       	movw	r26, r24
     676:	cb 01       	movw	r24, r22
     678:	9c 87       	std	Y+12, r25	; 0x0c
     67a:	8b 87       	std	Y+11, r24	; 0x0b
     67c:	0f c0       	rjmp	.+30     	; 0x69c <read_encoder_input+0xd4>
     67e:	80 e9       	ldi	r24, 0x90	; 144
     680:	91 e0       	ldi	r25, 0x01	; 1
     682:	9e 87       	std	Y+14, r25	; 0x0e
     684:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     686:	8d 85       	ldd	r24, Y+13	; 0x0d
     688:	9e 85       	ldd	r25, Y+14	; 0x0e
     68a:	01 97       	sbiw	r24, 0x01	; 1
     68c:	f1 f7       	brne	.-4      	; 0x68a <read_encoder_input+0xc2>
     68e:	9e 87       	std	Y+14, r25	; 0x0e
     690:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     692:	8b 85       	ldd	r24, Y+11	; 0x0b
     694:	9c 85       	ldd	r25, Y+12	; 0x0c
     696:	01 97       	sbiw	r24, 0x01	; 1
     698:	9c 87       	std	Y+12, r25	; 0x0c
     69a:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     69c:	8b 85       	ldd	r24, Y+11	; 0x0b
     69e:	9c 85       	ldd	r25, Y+12	; 0x0c
     6a0:	00 97       	sbiw	r24, 0x00	; 0
     6a2:	69 f7       	brne	.-38     	; 0x67e <read_encoder_input+0xb6>
     6a4:	13 c0       	rjmp	.+38     	; 0x6cc <read_encoder_input+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     6a6:	6f 81       	ldd	r22, Y+7	; 0x07
     6a8:	78 85       	ldd	r23, Y+8	; 0x08
     6aa:	89 85       	ldd	r24, Y+9	; 0x09
     6ac:	9a 85       	ldd	r25, Y+10	; 0x0a
     6ae:	cc d7       	rcall	.+3992   	; 0x1648 <__fixunssfsi>
     6b0:	dc 01       	movw	r26, r24
     6b2:	cb 01       	movw	r24, r22
     6b4:	9c 87       	std	Y+12, r25	; 0x0c
     6b6:	8b 87       	std	Y+11, r24	; 0x0b
     6b8:	8b 85       	ldd	r24, Y+11	; 0x0b
     6ba:	9c 85       	ldd	r25, Y+12	; 0x0c
     6bc:	98 8b       	std	Y+16, r25	; 0x10
     6be:	8f 87       	std	Y+15, r24	; 0x0f
     6c0:	8f 85       	ldd	r24, Y+15	; 0x0f
     6c2:	98 89       	ldd	r25, Y+16	; 0x10
     6c4:	01 97       	sbiw	r24, 0x01	; 1
     6c6:	f1 f7       	brne	.-4      	; 0x6c4 <read_encoder_input+0xfc>
     6c8:	98 8b       	std	Y+16, r25	; 0x10
     6ca:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(20); //delay about 20 ms
	int16_t motor_encoder_data= ((PINK&0xFF) <<8); // read MSB
     6cc:	86 e0       	ldi	r24, 0x06	; 6
     6ce:	91 e0       	ldi	r25, 0x01	; 1
     6d0:	fc 01       	movw	r30, r24
     6d2:	80 81       	ld	r24, Z
     6d4:	88 2f       	mov	r24, r24
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	98 2f       	mov	r25, r24
     6da:	88 27       	eor	r24, r24
     6dc:	9a 83       	std	Y+2, r25	; 0x02
     6de:	89 83       	std	Y+1, r24	; 0x01
	PORTH|=(1<<SEL);
     6e0:	82 e0       	ldi	r24, 0x02	; 2
     6e2:	91 e0       	ldi	r25, 0x01	; 1
     6e4:	22 e0       	ldi	r18, 0x02	; 2
     6e6:	31 e0       	ldi	r19, 0x01	; 1
     6e8:	f9 01       	movw	r30, r18
     6ea:	20 81       	ld	r18, Z
     6ec:	28 60       	ori	r18, 0x08	; 8
     6ee:	fc 01       	movw	r30, r24
     6f0:	20 83       	st	Z, r18
     6f2:	80 e0       	ldi	r24, 0x00	; 0
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	a0 ea       	ldi	r26, 0xA0	; 160
     6f8:	b1 e4       	ldi	r27, 0x41	; 65
     6fa:	89 8b       	std	Y+17, r24	; 0x11
     6fc:	9a 8b       	std	Y+18, r25	; 0x12
     6fe:	ab 8b       	std	Y+19, r26	; 0x13
     700:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     702:	20 e0       	ldi	r18, 0x00	; 0
     704:	30 e0       	ldi	r19, 0x00	; 0
     706:	4a e7       	ldi	r20, 0x7A	; 122
     708:	55 e4       	ldi	r21, 0x45	; 69
     70a:	69 89       	ldd	r22, Y+17	; 0x11
     70c:	7a 89       	ldd	r23, Y+18	; 0x12
     70e:	8b 89       	ldd	r24, Y+19	; 0x13
     710:	9c 89       	ldd	r25, Y+20	; 0x14
     712:	0e 94 06 0c 	call	0x180c	; 0x180c <__mulsf3>
     716:	dc 01       	movw	r26, r24
     718:	cb 01       	movw	r24, r22
     71a:	8d 8b       	std	Y+21, r24	; 0x15
     71c:	9e 8b       	std	Y+22, r25	; 0x16
     71e:	af 8b       	std	Y+23, r26	; 0x17
     720:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     722:	20 e0       	ldi	r18, 0x00	; 0
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	40 e8       	ldi	r20, 0x80	; 128
     728:	5f e3       	ldi	r21, 0x3F	; 63
     72a:	6d 89       	ldd	r22, Y+21	; 0x15
     72c:	7e 89       	ldd	r23, Y+22	; 0x16
     72e:	8f 89       	ldd	r24, Y+23	; 0x17
     730:	98 8d       	ldd	r25, Y+24	; 0x18
     732:	1e d7       	rcall	.+3644   	; 0x1570 <__cmpsf2>
     734:	88 23       	and	r24, r24
     736:	2c f4       	brge	.+10     	; 0x742 <read_encoder_input+0x17a>
		__ticks = 1;
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	9a 8f       	std	Y+26, r25	; 0x1a
     73e:	89 8f       	std	Y+25, r24	; 0x19
     740:	3d c0       	rjmp	.+122    	; 0x7bc <read_encoder_input+0x1f4>
	else if (__tmp > 65535)
     742:	20 e0       	ldi	r18, 0x00	; 0
     744:	3f ef       	ldi	r19, 0xFF	; 255
     746:	4f e7       	ldi	r20, 0x7F	; 127
     748:	57 e4       	ldi	r21, 0x47	; 71
     74a:	6d 89       	ldd	r22, Y+21	; 0x15
     74c:	7e 89       	ldd	r23, Y+22	; 0x16
     74e:	8f 89       	ldd	r24, Y+23	; 0x17
     750:	98 8d       	ldd	r25, Y+24	; 0x18
     752:	0e 94 02 0c 	call	0x1804	; 0x1804 <__gesf2>
     756:	18 16       	cp	r1, r24
     758:	44 f5       	brge	.+80     	; 0x7aa <read_encoder_input+0x1e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     75a:	20 e0       	ldi	r18, 0x00	; 0
     75c:	30 e0       	ldi	r19, 0x00	; 0
     75e:	40 e2       	ldi	r20, 0x20	; 32
     760:	51 e4       	ldi	r21, 0x41	; 65
     762:	69 89       	ldd	r22, Y+17	; 0x11
     764:	7a 89       	ldd	r23, Y+18	; 0x12
     766:	8b 89       	ldd	r24, Y+19	; 0x13
     768:	9c 89       	ldd	r25, Y+20	; 0x14
     76a:	0e 94 06 0c 	call	0x180c	; 0x180c <__mulsf3>
     76e:	dc 01       	movw	r26, r24
     770:	cb 01       	movw	r24, r22
     772:	bc 01       	movw	r22, r24
     774:	cd 01       	movw	r24, r26
     776:	68 d7       	rcall	.+3792   	; 0x1648 <__fixunssfsi>
     778:	dc 01       	movw	r26, r24
     77a:	cb 01       	movw	r24, r22
     77c:	9a 8f       	std	Y+26, r25	; 0x1a
     77e:	89 8f       	std	Y+25, r24	; 0x19
     780:	0f c0       	rjmp	.+30     	; 0x7a0 <read_encoder_input+0x1d8>
     782:	80 e9       	ldi	r24, 0x90	; 144
     784:	91 e0       	ldi	r25, 0x01	; 1
     786:	9c 8f       	std	Y+28, r25	; 0x1c
     788:	8b 8f       	std	Y+27, r24	; 0x1b
     78a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     78c:	9c 8d       	ldd	r25, Y+28	; 0x1c
     78e:	01 97       	sbiw	r24, 0x01	; 1
     790:	f1 f7       	brne	.-4      	; 0x78e <read_encoder_input+0x1c6>
     792:	9c 8f       	std	Y+28, r25	; 0x1c
     794:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     796:	89 8d       	ldd	r24, Y+25	; 0x19
     798:	9a 8d       	ldd	r25, Y+26	; 0x1a
     79a:	01 97       	sbiw	r24, 0x01	; 1
     79c:	9a 8f       	std	Y+26, r25	; 0x1a
     79e:	89 8f       	std	Y+25, r24	; 0x19
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7a0:	89 8d       	ldd	r24, Y+25	; 0x19
     7a2:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7a4:	00 97       	sbiw	r24, 0x00	; 0
     7a6:	69 f7       	brne	.-38     	; 0x782 <read_encoder_input+0x1ba>
     7a8:	13 c0       	rjmp	.+38     	; 0x7d0 <read_encoder_input+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     7aa:	6d 89       	ldd	r22, Y+21	; 0x15
     7ac:	7e 89       	ldd	r23, Y+22	; 0x16
     7ae:	8f 89       	ldd	r24, Y+23	; 0x17
     7b0:	98 8d       	ldd	r25, Y+24	; 0x18
     7b2:	4a d7       	rcall	.+3732   	; 0x1648 <__fixunssfsi>
     7b4:	dc 01       	movw	r26, r24
     7b6:	cb 01       	movw	r24, r22
     7b8:	9a 8f       	std	Y+26, r25	; 0x1a
     7ba:	89 8f       	std	Y+25, r24	; 0x19
     7bc:	89 8d       	ldd	r24, Y+25	; 0x19
     7be:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7c0:	9e 8f       	std	Y+30, r25	; 0x1e
     7c2:	8d 8f       	std	Y+29, r24	; 0x1d
     7c4:	8d 8d       	ldd	r24, Y+29	; 0x1d
     7c6:	9e 8d       	ldd	r25, Y+30	; 0x1e
     7c8:	01 97       	sbiw	r24, 0x01	; 1
     7ca:	f1 f7       	brne	.-4      	; 0x7c8 <read_encoder_input+0x200>
     7cc:	9e 8f       	std	Y+30, r25	; 0x1e
     7ce:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(20); //delay about 20 ms
	
	motor_encoder_data|= (PINK&0xFF); // read MSB
     7d0:	86 e0       	ldi	r24, 0x06	; 6
     7d2:	91 e0       	ldi	r25, 0x01	; 1
     7d4:	fc 01       	movw	r30, r24
     7d6:	80 81       	ld	r24, Z
     7d8:	88 2f       	mov	r24, r24
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	99 27       	eor	r25, r25
     7de:	29 81       	ldd	r18, Y+1	; 0x01
     7e0:	3a 81       	ldd	r19, Y+2	; 0x02
     7e2:	82 2b       	or	r24, r18
     7e4:	93 2b       	or	r25, r19
     7e6:	9a 83       	std	Y+2, r25	; 0x02
     7e8:	89 83       	std	Y+1, r24	; 0x01
	
	PORTH&=~(1<<RSTn);//Toggle reset to start counting again
     7ea:	82 e0       	ldi	r24, 0x02	; 2
     7ec:	91 e0       	ldi	r25, 0x01	; 1
     7ee:	22 e0       	ldi	r18, 0x02	; 2
     7f0:	31 e0       	ldi	r19, 0x01	; 1
     7f2:	f9 01       	movw	r30, r18
     7f4:	20 81       	ld	r18, Z
     7f6:	2f 7b       	andi	r18, 0xBF	; 191
     7f8:	fc 01       	movw	r30, r24
     7fa:	20 83       	st	Z, r18
     7fc:	80 e0       	ldi	r24, 0x00	; 0
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	a0 ea       	ldi	r26, 0xA0	; 160
     802:	b0 e4       	ldi	r27, 0x40	; 64
     804:	8f 8f       	std	Y+31, r24	; 0x1f
     806:	98 a3       	std	Y+32, r25	; 0x20
     808:	a9 a3       	std	Y+33, r26	; 0x21
     80a:	ba a3       	std	Y+34, r27	; 0x22

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     80c:	20 e0       	ldi	r18, 0x00	; 0
     80e:	30 e0       	ldi	r19, 0x00	; 0
     810:	4a e7       	ldi	r20, 0x7A	; 122
     812:	55 e4       	ldi	r21, 0x45	; 69
     814:	6f 8d       	ldd	r22, Y+31	; 0x1f
     816:	78 a1       	ldd	r23, Y+32	; 0x20
     818:	89 a1       	ldd	r24, Y+33	; 0x21
     81a:	9a a1       	ldd	r25, Y+34	; 0x22
     81c:	f7 d7       	rcall	.+4078   	; 0x180c <__mulsf3>
     81e:	dc 01       	movw	r26, r24
     820:	cb 01       	movw	r24, r22
     822:	8b a3       	std	Y+35, r24	; 0x23
     824:	9c a3       	std	Y+36, r25	; 0x24
     826:	ad a3       	std	Y+37, r26	; 0x25
     828:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     82a:	20 e0       	ldi	r18, 0x00	; 0
     82c:	30 e0       	ldi	r19, 0x00	; 0
     82e:	40 e8       	ldi	r20, 0x80	; 128
     830:	5f e3       	ldi	r21, 0x3F	; 63
     832:	6b a1       	ldd	r22, Y+35	; 0x23
     834:	7c a1       	ldd	r23, Y+36	; 0x24
     836:	8d a1       	ldd	r24, Y+37	; 0x25
     838:	9e a1       	ldd	r25, Y+38	; 0x26
     83a:	9a d6       	rcall	.+3380   	; 0x1570 <__cmpsf2>
     83c:	88 23       	and	r24, r24
     83e:	2c f4       	brge	.+10     	; 0x84a <read_encoder_input+0x282>
		__ticks = 1;
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	98 a7       	std	Y+40, r25	; 0x28
     846:	8f a3       	std	Y+39, r24	; 0x27
     848:	3b c0       	rjmp	.+118    	; 0x8c0 <read_encoder_input+0x2f8>
	else if (__tmp > 65535)
     84a:	20 e0       	ldi	r18, 0x00	; 0
     84c:	3f ef       	ldi	r19, 0xFF	; 255
     84e:	4f e7       	ldi	r20, 0x7F	; 127
     850:	57 e4       	ldi	r21, 0x47	; 71
     852:	6b a1       	ldd	r22, Y+35	; 0x23
     854:	7c a1       	ldd	r23, Y+36	; 0x24
     856:	8d a1       	ldd	r24, Y+37	; 0x25
     858:	9e a1       	ldd	r25, Y+38	; 0x26
     85a:	d4 d7       	rcall	.+4008   	; 0x1804 <__gesf2>
     85c:	18 16       	cp	r1, r24
     85e:	3c f5       	brge	.+78     	; 0x8ae <read_encoder_input+0x2e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     860:	20 e0       	ldi	r18, 0x00	; 0
     862:	30 e0       	ldi	r19, 0x00	; 0
     864:	40 e2       	ldi	r20, 0x20	; 32
     866:	51 e4       	ldi	r21, 0x41	; 65
     868:	6f 8d       	ldd	r22, Y+31	; 0x1f
     86a:	78 a1       	ldd	r23, Y+32	; 0x20
     86c:	89 a1       	ldd	r24, Y+33	; 0x21
     86e:	9a a1       	ldd	r25, Y+34	; 0x22
     870:	cd d7       	rcall	.+3994   	; 0x180c <__mulsf3>
     872:	dc 01       	movw	r26, r24
     874:	cb 01       	movw	r24, r22
     876:	bc 01       	movw	r22, r24
     878:	cd 01       	movw	r24, r26
     87a:	e6 d6       	rcall	.+3532   	; 0x1648 <__fixunssfsi>
     87c:	dc 01       	movw	r26, r24
     87e:	cb 01       	movw	r24, r22
     880:	98 a7       	std	Y+40, r25	; 0x28
     882:	8f a3       	std	Y+39, r24	; 0x27
     884:	0f c0       	rjmp	.+30     	; 0x8a4 <read_encoder_input+0x2dc>
     886:	80 e9       	ldi	r24, 0x90	; 144
     888:	91 e0       	ldi	r25, 0x01	; 1
     88a:	9a a7       	std	Y+42, r25	; 0x2a
     88c:	89 a7       	std	Y+41, r24	; 0x29
     88e:	89 a5       	ldd	r24, Y+41	; 0x29
     890:	9a a5       	ldd	r25, Y+42	; 0x2a
     892:	01 97       	sbiw	r24, 0x01	; 1
     894:	f1 f7       	brne	.-4      	; 0x892 <read_encoder_input+0x2ca>
     896:	9a a7       	std	Y+42, r25	; 0x2a
     898:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     89a:	8f a1       	ldd	r24, Y+39	; 0x27
     89c:	98 a5       	ldd	r25, Y+40	; 0x28
     89e:	01 97       	sbiw	r24, 0x01	; 1
     8a0:	98 a7       	std	Y+40, r25	; 0x28
     8a2:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8a4:	8f a1       	ldd	r24, Y+39	; 0x27
     8a6:	98 a5       	ldd	r25, Y+40	; 0x28
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	69 f7       	brne	.-38     	; 0x886 <read_encoder_input+0x2be>
     8ac:	13 c0       	rjmp	.+38     	; 0x8d4 <read_encoder_input+0x30c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8ae:	6b a1       	ldd	r22, Y+35	; 0x23
     8b0:	7c a1       	ldd	r23, Y+36	; 0x24
     8b2:	8d a1       	ldd	r24, Y+37	; 0x25
     8b4:	9e a1       	ldd	r25, Y+38	; 0x26
     8b6:	c8 d6       	rcall	.+3472   	; 0x1648 <__fixunssfsi>
     8b8:	dc 01       	movw	r26, r24
     8ba:	cb 01       	movw	r24, r22
     8bc:	98 a7       	std	Y+40, r25	; 0x28
     8be:	8f a3       	std	Y+39, r24	; 0x27
     8c0:	8f a1       	ldd	r24, Y+39	; 0x27
     8c2:	98 a5       	ldd	r25, Y+40	; 0x28
     8c4:	9c a7       	std	Y+44, r25	; 0x2c
     8c6:	8b a7       	std	Y+43, r24	; 0x2b
     8c8:	8b a5       	ldd	r24, Y+43	; 0x2b
     8ca:	9c a5       	ldd	r25, Y+44	; 0x2c
     8cc:	01 97       	sbiw	r24, 0x01	; 1
     8ce:	f1 f7       	brne	.-4      	; 0x8cc <read_encoder_input+0x304>
     8d0:	9c a7       	std	Y+44, r25	; 0x2c
     8d2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5); //delay about 20 ms
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder
     8d4:	82 e0       	ldi	r24, 0x02	; 2
     8d6:	91 e0       	ldi	r25, 0x01	; 1
     8d8:	22 e0       	ldi	r18, 0x02	; 2
     8da:	31 e0       	ldi	r19, 0x01	; 1
     8dc:	f9 01       	movw	r30, r18
     8de:	20 81       	ld	r18, Z
     8e0:	20 66       	ori	r18, 0x60	; 96
     8e2:	fc 01       	movw	r30, r24
     8e4:	20 83       	st	Z, r18

	return motor_encoder_data;	
     8e6:	89 81       	ldd	r24, Y+1	; 0x01
     8e8:	9a 81       	ldd	r25, Y+2	; 0x02
}
     8ea:	ac 96       	adiw	r28, 0x2c	; 44
     8ec:	0f b6       	in	r0, 0x3f	; 63
     8ee:	f8 94       	cli
     8f0:	de bf       	out	0x3e, r29	; 62
     8f2:	0f be       	out	0x3f, r0	; 63
     8f4:	cd bf       	out	0x3d, r28	; 61
     8f6:	df 91       	pop	r29
     8f8:	cf 91       	pop	r28
     8fa:	08 95       	ret

000008fc <send_motor_speed>:

void send_motor_speed(uint8_t speed_data){
     8fc:	cf 93       	push	r28
     8fe:	df 93       	push	r29
     900:	00 d0       	rcall	.+0      	; 0x902 <send_motor_speed+0x6>
     902:	1f 92       	push	r1
     904:	1f 92       	push	r1
     906:	cd b7       	in	r28, 0x3d	; 61
     908:	de b7       	in	r29, 0x3e	; 62
     90a:	8d 83       	std	Y+5, r24	; 0x05
	
		int8_t messageBuf[4];
		
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
     90c:	80 e5       	ldi	r24, 0x50	; 80
     90e:	89 83       	std	Y+1, r24	; 0x01
		messageBuf[1] = 0x00;             // The first byte is used for commands.
     910:	1a 82       	std	Y+2, r1	; 0x02
		
		messageBuf[2] =speed_data;                         // The second byte is used for the data.
     912:	8d 81       	ldd	r24, Y+5	; 0x05
     914:	8b 83       	std	Y+3, r24	; 0x03
		
		TWI_Start_Transceiver_With_Data(messageBuf,3);
     916:	63 e0       	ldi	r22, 0x03	; 3
     918:	ce 01       	movw	r24, r28
     91a:	01 96       	adiw	r24, 0x01	; 1
     91c:	6c d4       	rcall	.+2264   	; 0x11f6 <TWI_Start_Transceiver_With_Data>

}
     91e:	0f 90       	pop	r0
     920:	0f 90       	pop	r0
     922:	0f 90       	pop	r0
     924:	0f 90       	pop	r0
     926:	0f 90       	pop	r0
     928:	df 91       	pop	r29
     92a:	cf 91       	pop	r28
     92c:	08 95       	ret

0000092e <set_motor_dir>:
void set_motor_dir(int8_t input_joy){
     92e:	cf 93       	push	r28
     930:	df 93       	push	r29
     932:	1f 92       	push	r1
     934:	cd b7       	in	r28, 0x3d	; 61
     936:	de b7       	in	r29, 0x3e	; 62
     938:	89 83       	std	Y+1, r24	; 0x01
	if (input_joy>0){
     93a:	89 81       	ldd	r24, Y+1	; 0x01
     93c:	18 16       	cp	r1, r24
     93e:	54 f4       	brge	.+20     	; 0x954 <set_motor_dir+0x26>
			PORTH|=(1<< DIR);
     940:	82 e0       	ldi	r24, 0x02	; 2
     942:	91 e0       	ldi	r25, 0x01	; 1
     944:	22 e0       	ldi	r18, 0x02	; 2
     946:	31 e0       	ldi	r19, 0x01	; 1
     948:	f9 01       	movw	r30, r18
     94a:	20 81       	ld	r18, Z
     94c:	22 60       	ori	r18, 0x02	; 2
     94e:	fc 01       	movw	r30, r24
     950:	20 83       	st	Z, r18
     952:	09 c0       	rjmp	.+18     	; 0x966 <set_motor_dir+0x38>
	}
	else{
		PORTH&=~(1<<DIR);
     954:	82 e0       	ldi	r24, 0x02	; 2
     956:	91 e0       	ldi	r25, 0x01	; 1
     958:	22 e0       	ldi	r18, 0x02	; 2
     95a:	31 e0       	ldi	r19, 0x01	; 1
     95c:	f9 01       	movw	r30, r18
     95e:	20 81       	ld	r18, Z
     960:	2d 7f       	andi	r18, 0xFD	; 253
     962:	fc 01       	movw	r30, r24
     964:	20 83       	st	Z, r18
	}
	
	
	
}
     966:	0f 90       	pop	r0
     968:	df 91       	pop	r29
     96a:	cf 91       	pop	r28
     96c:	08 95       	ret

0000096e <MCP2515_init>:
	char out = read_master_SPI();
	char repeat = read_master_SPI();
	spi_chipselect_activate();
	
	return out;
}
     96e:	cf 93       	push	r28
     970:	df 93       	push	r29
     972:	cd b7       	in	r28, 0x3d	; 61
     974:	de b7       	in	r29, 0x3e	; 62
     976:	a8 d3       	rcall	.+1872   	; 0x10c8 <SPI_master_init>
     978:	57 d0       	rcall	.+174    	; 0xa28 <reset_MCP2515>
     97a:	df 91       	pop	r29
     97c:	cf 91       	pop	r28
     97e:	08 95       	ret

00000980 <read_MCP2515>:
     980:	cf 93       	push	r28
     982:	df 93       	push	r29
     984:	1f 92       	push	r1
     986:	1f 92       	push	r1
     988:	cd b7       	in	r28, 0x3d	; 61
     98a:	de b7       	in	r29, 0x3e	; 62
     98c:	8a 83       	std	Y+2, r24	; 0x02
     98e:	01 d4       	rcall	.+2050   	; 0x1192 <spi_chipselect_deactivate>
     990:	83 e0       	ldi	r24, 0x03	; 3
     992:	c5 d3       	rcall	.+1930   	; 0x111e <send_master_SPI>
     994:	8a 81       	ldd	r24, Y+2	; 0x02
     996:	c3 d3       	rcall	.+1926   	; 0x111e <send_master_SPI>
     998:	d8 d3       	rcall	.+1968   	; 0x114a <read_master_SPI>
     99a:	89 83       	std	Y+1, r24	; 0x01
     99c:	ea d3       	rcall	.+2004   	; 0x1172 <spi_chipselect_activate>
     99e:	89 81       	ldd	r24, Y+1	; 0x01
     9a0:	0f 90       	pop	r0
     9a2:	0f 90       	pop	r0
     9a4:	df 91       	pop	r29
     9a6:	cf 91       	pop	r28
     9a8:	08 95       	ret

000009aa <write_MCP2515>:
     9aa:	cf 93       	push	r28
     9ac:	df 93       	push	r29
     9ae:	1f 92       	push	r1
     9b0:	1f 92       	push	r1
     9b2:	cd b7       	in	r28, 0x3d	; 61
     9b4:	de b7       	in	r29, 0x3e	; 62
     9b6:	89 83       	std	Y+1, r24	; 0x01
     9b8:	6a 83       	std	Y+2, r22	; 0x02
     9ba:	eb d3       	rcall	.+2006   	; 0x1192 <spi_chipselect_deactivate>
     9bc:	82 e0       	ldi	r24, 0x02	; 2
     9be:	af d3       	rcall	.+1886   	; 0x111e <send_master_SPI>
     9c0:	89 81       	ldd	r24, Y+1	; 0x01
     9c2:	ad d3       	rcall	.+1882   	; 0x111e <send_master_SPI>
     9c4:	8a 81       	ldd	r24, Y+2	; 0x02
     9c6:	ab d3       	rcall	.+1878   	; 0x111e <send_master_SPI>
     9c8:	d4 d3       	rcall	.+1960   	; 0x1172 <spi_chipselect_activate>
     9ca:	0f 90       	pop	r0
     9cc:	0f 90       	pop	r0
     9ce:	df 91       	pop	r29
     9d0:	cf 91       	pop	r28
     9d2:	08 95       	ret

000009d4 <request_to_send_MCP2515>:
     9d4:	cf 93       	push	r28
     9d6:	df 93       	push	r29
     9d8:	1f 92       	push	r1
     9da:	cd b7       	in	r28, 0x3d	; 61
     9dc:	de b7       	in	r29, 0x3e	; 62
     9de:	89 83       	std	Y+1, r24	; 0x01
     9e0:	d8 d3       	rcall	.+1968   	; 0x1192 <spi_chipselect_deactivate>
     9e2:	89 81       	ldd	r24, Y+1	; 0x01
     9e4:	87 70       	andi	r24, 0x07	; 7
     9e6:	89 83       	std	Y+1, r24	; 0x01
     9e8:	89 81       	ldd	r24, Y+1	; 0x01
     9ea:	80 58       	subi	r24, 0x80	; 128
     9ec:	98 d3       	rcall	.+1840   	; 0x111e <send_master_SPI>
     9ee:	c1 d3       	rcall	.+1922   	; 0x1172 <spi_chipselect_activate>
     9f0:	0f 90       	pop	r0
     9f2:	df 91       	pop	r29
     9f4:	cf 91       	pop	r28
     9f6:	08 95       	ret

000009f8 <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
     9f8:	cf 93       	push	r28
     9fa:	df 93       	push	r29
     9fc:	00 d0       	rcall	.+0      	; 0x9fe <bit_modify_MCP2515+0x6>
     9fe:	cd b7       	in	r28, 0x3d	; 61
     a00:	de b7       	in	r29, 0x3e	; 62
     a02:	89 83       	std	Y+1, r24	; 0x01
     a04:	6a 83       	std	Y+2, r22	; 0x02
     a06:	4b 83       	std	Y+3, r20	; 0x03
	spi_chipselect_deactivate();
     a08:	c4 d3       	rcall	.+1928   	; 0x1192 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
     a0a:	85 e0       	ldi	r24, 0x05	; 5
     a0c:	88 d3       	rcall	.+1808   	; 0x111e <send_master_SPI>
	send_master_SPI(address);
     a0e:	89 81       	ldd	r24, Y+1	; 0x01
     a10:	86 d3       	rcall	.+1804   	; 0x111e <send_master_SPI>
	send_master_SPI(mask_byte);
     a12:	8a 81       	ldd	r24, Y+2	; 0x02
     a14:	84 d3       	rcall	.+1800   	; 0x111e <send_master_SPI>
	send_master_SPI(data);
     a16:	8b 81       	ldd	r24, Y+3	; 0x03
     a18:	82 d3       	rcall	.+1796   	; 0x111e <send_master_SPI>
	spi_chipselect_activate();
     a1a:	ab d3       	rcall	.+1878   	; 0x1172 <spi_chipselect_activate>
}
     a1c:	0f 90       	pop	r0
     a1e:	0f 90       	pop	r0
     a20:	0f 90       	pop	r0
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <reset_MCP2515>:

void reset_MCP2515(){
     a28:	cf 93       	push	r28
     a2a:	df 93       	push	r29
     a2c:	cd b7       	in	r28, 0x3d	; 61
     a2e:	de b7       	in	r29, 0x3e	; 62
	spi_chipselect_deactivate();
     a30:	b0 d3       	rcall	.+1888   	; 0x1192 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
     a32:	80 ec       	ldi	r24, 0xC0	; 192
     a34:	74 d3       	rcall	.+1768   	; 0x111e <send_master_SPI>
	spi_chipselect_activate();
     a36:	9d d3       	rcall	.+1850   	; 0x1172 <spi_chipselect_activate>
}
     a38:	df 91       	pop	r29
     a3a:	cf 91       	pop	r28
     a3c:	08 95       	ret

00000a3e <speed_regulator>:

void set_encoder_max(int value){
	encoder_max = value;
}

uint8_t speed_regulator(int8_t input_joy, float t){
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	cd b7       	in	r28, 0x3d	; 61
     a44:	de b7       	in	r29, 0x3e	; 62
     a46:	a6 97       	sbiw	r28, 0x26	; 38
     a48:	0f b6       	in	r0, 0x3f	; 63
     a4a:	f8 94       	cli
     a4c:	de bf       	out	0x3e, r29	; 62
     a4e:	0f be       	out	0x3f, r0	; 63
     a50:	cd bf       	out	0x3d, r28	; 61
     a52:	8c 8f       	std	Y+28, r24	; 0x1c
     a54:	4d 8f       	std	Y+29, r20	; 0x1d
     a56:	5e 8f       	std	Y+30, r21	; 0x1e
     a58:	6f 8f       	std	Y+31, r22	; 0x1f
     a5a:	78 a3       	std	Y+32, r23	; 0x20
	
	
	int16_t motor_pos = abs(read_encoder_input());
     a5c:	b5 dd       	rcall	.-1174   	; 0x5c8 <read_encoder_input>
     a5e:	99 23       	and	r25, r25
     a60:	1c f4       	brge	.+6      	; 0xa68 <speed_regulator+0x2a>
     a62:	91 95       	neg	r25
     a64:	81 95       	neg	r24
     a66:	91 09       	sbc	r25, r1
     a68:	9b 83       	std	Y+3, r25	; 0x03
     a6a:	8a 83       	std	Y+2, r24	; 0x02
	float e=0; //ERROR
     a6c:	1c 82       	std	Y+4, r1	; 0x04
     a6e:	1d 82       	std	Y+5, r1	; 0x05
     a70:	1e 82       	std	Y+6, r1	; 0x06
     a72:	1f 82       	std	Y+7, r1	; 0x07
	if(abs(input_joy)<10){
     a74:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a76:	99 27       	eor	r25, r25
     a78:	87 fd       	sbrc	r24, 7
     a7a:	90 95       	com	r25
     a7c:	87 3f       	cpi	r24, 0xF7	; 247
     a7e:	2f ef       	ldi	r18, 0xFF	; 255
     a80:	92 07       	cpc	r25, r18
     a82:	4c f0       	brlt	.+18     	; 0xa96 <speed_regulator+0x58>
     a84:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a86:	99 27       	eor	r25, r25
     a88:	87 fd       	sbrc	r24, 7
     a8a:	90 95       	com	r25
     a8c:	8a 30       	cpi	r24, 0x0A	; 10
     a8e:	91 05       	cpc	r25, r1
     a90:	14 f4       	brge	.+4      	; 0xa96 <speed_regulator+0x58>
		return 0;
     a92:	80 e0       	ldi	r24, 0x00	; 0
     a94:	c5 c0       	rjmp	.+394    	; 0xc20 <speed_regulator+0x1e2>
	}
	

	
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
     a96:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a98:	99 27       	eor	r25, r25
     a9a:	87 fd       	sbrc	r24, 7
     a9c:	90 95       	com	r25
     a9e:	99 23       	and	r25, r25
     aa0:	1c f4       	brge	.+6      	; 0xaa8 <speed_regulator+0x6a>
     aa2:	91 95       	neg	r25
     aa4:	81 95       	neg	r24
     aa6:	91 09       	sbc	r25, r1
     aa8:	24 e6       	ldi	r18, 0x64	; 100
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	f9 01       	movw	r30, r18
     aae:	e8 1b       	sub	r30, r24
     ab0:	f9 0b       	sbc	r31, r25
     ab2:	80 91 06 02 	lds	r24, 0x0206
     ab6:	90 91 07 02 	lds	r25, 0x0207
     aba:	24 e6       	ldi	r18, 0x64	; 100
     abc:	30 e0       	ldi	r19, 0x00	; 0
     abe:	b9 01       	movw	r22, r18
     ac0:	08 d7       	rcall	.+3600   	; 0x18d2 <__divmodhi4>
     ac2:	cb 01       	movw	r24, r22
     ac4:	9c 01       	movw	r18, r24
     ac6:	e2 9f       	mul	r30, r18
     ac8:	c0 01       	movw	r24, r0
     aca:	e3 9f       	mul	r30, r19
     acc:	90 0d       	add	r25, r0
     ace:	f2 9f       	mul	r31, r18
     ad0:	90 0d       	add	r25, r0
     ad2:	11 24       	eor	r1, r1
     ad4:	aa 27       	eor	r26, r26
     ad6:	97 fd       	sbrc	r25, 7
     ad8:	a0 95       	com	r26
     ada:	ba 2f       	mov	r27, r26
     adc:	bc 01       	movw	r22, r24
     ade:	cd 01       	movw	r24, r26
     ae0:	e1 d5       	rcall	.+3010   	; 0x16a4 <__floatsisf>
     ae2:	dc 01       	movw	r26, r24
     ae4:	cb 01       	movw	r24, r22
     ae6:	88 87       	std	Y+8, r24	; 0x08
     ae8:	99 87       	std	Y+9, r25	; 0x09
     aea:	aa 87       	std	Y+10, r26	; 0x0a
     aec:	bb 87       	std	Y+11, r27	; 0x0b
	
	e = joy_value - motor_pos; 
     aee:	8a 81       	ldd	r24, Y+2	; 0x02
     af0:	9b 81       	ldd	r25, Y+3	; 0x03
     af2:	aa 27       	eor	r26, r26
     af4:	97 fd       	sbrc	r25, 7
     af6:	a0 95       	com	r26
     af8:	ba 2f       	mov	r27, r26
     afa:	bc 01       	movw	r22, r24
     afc:	cd 01       	movw	r24, r26
     afe:	d2 d5       	rcall	.+2980   	; 0x16a4 <__floatsisf>
     b00:	dc 01       	movw	r26, r24
     b02:	cb 01       	movw	r24, r22
     b04:	9c 01       	movw	r18, r24
     b06:	ad 01       	movw	r20, r26
     b08:	68 85       	ldd	r22, Y+8	; 0x08
     b0a:	79 85       	ldd	r23, Y+9	; 0x09
     b0c:	8a 85       	ldd	r24, Y+10	; 0x0a
     b0e:	9b 85       	ldd	r25, Y+11	; 0x0b
     b10:	ca d4       	rcall	.+2452   	; 0x14a6 <__subsf3>
     b12:	dc 01       	movw	r26, r24
     b14:	cb 01       	movw	r24, r22
     b16:	8c 83       	std	Y+4, r24	; 0x04
     b18:	9d 83       	std	Y+5, r25	; 0x05
     b1a:	ae 83       	std	Y+6, r26	; 0x06
     b1c:	bf 83       	std	Y+7, r27	; 0x07

	float P = e*Kp;
     b1e:	2d ec       	ldi	r18, 0xCD	; 205
     b20:	3c ec       	ldi	r19, 0xCC	; 204
     b22:	4c ec       	ldi	r20, 0xCC	; 204
     b24:	5d eb       	ldi	r21, 0xBD	; 189
     b26:	6c 81       	ldd	r22, Y+4	; 0x04
     b28:	7d 81       	ldd	r23, Y+5	; 0x05
     b2a:	8e 81       	ldd	r24, Y+6	; 0x06
     b2c:	9f 81       	ldd	r25, Y+7	; 0x07
     b2e:	6e d6       	rcall	.+3292   	; 0x180c <__mulsf3>
     b30:	dc 01       	movw	r26, r24
     b32:	cb 01       	movw	r24, r22
     b34:	8c 87       	std	Y+12, r24	; 0x0c
     b36:	9d 87       	std	Y+13, r25	; 0x0d
     b38:	ae 87       	std	Y+14, r26	; 0x0e
     b3a:	bf 87       	std	Y+15, r27	; 0x0f
	
	
	float integrateError = e+previousError;
     b3c:	80 91 3a 02 	lds	r24, 0x023A
     b40:	90 91 3b 02 	lds	r25, 0x023B
     b44:	a0 91 3c 02 	lds	r26, 0x023C
     b48:	b0 91 3d 02 	lds	r27, 0x023D
     b4c:	9c 01       	movw	r18, r24
     b4e:	ad 01       	movw	r20, r26
     b50:	6c 81       	ldd	r22, Y+4	; 0x04
     b52:	7d 81       	ldd	r23, Y+5	; 0x05
     b54:	8e 81       	ldd	r24, Y+6	; 0x06
     b56:	9f 81       	ldd	r25, Y+7	; 0x07
     b58:	a7 d4       	rcall	.+2382   	; 0x14a8 <__addsf3>
     b5a:	dc 01       	movw	r26, r24
     b5c:	cb 01       	movw	r24, r22
     b5e:	88 8b       	std	Y+16, r24	; 0x10
     b60:	99 8b       	std	Y+17, r25	; 0x11
     b62:	aa 8b       	std	Y+18, r26	; 0x12
     b64:	bb 8b       	std	Y+19, r27	; 0x13
	float I=t*integrateError * Ki;
     b66:	28 89       	ldd	r18, Y+16	; 0x10
     b68:	39 89       	ldd	r19, Y+17	; 0x11
     b6a:	4a 89       	ldd	r20, Y+18	; 0x12
     b6c:	5b 89       	ldd	r21, Y+19	; 0x13
     b6e:	6d 8d       	ldd	r22, Y+29	; 0x1d
     b70:	7e 8d       	ldd	r23, Y+30	; 0x1e
     b72:	8f 8d       	ldd	r24, Y+31	; 0x1f
     b74:	98 a1       	ldd	r25, Y+32	; 0x20
     b76:	4a d6       	rcall	.+3220   	; 0x180c <__mulsf3>
     b78:	dc 01       	movw	r26, r24
     b7a:	cb 01       	movw	r24, r22
     b7c:	2a e0       	ldi	r18, 0x0A	; 10
     b7e:	37 ed       	ldi	r19, 0xD7	; 215
     b80:	43 ea       	ldi	r20, 0xA3	; 163
     b82:	5b eb       	ldi	r21, 0xBB	; 187
     b84:	bc 01       	movw	r22, r24
     b86:	cd 01       	movw	r24, r26
     b88:	41 d6       	rcall	.+3202   	; 0x180c <__mulsf3>
     b8a:	dc 01       	movw	r26, r24
     b8c:	cb 01       	movw	r24, r22
     b8e:	8c 8b       	std	Y+20, r24	; 0x14
     b90:	9d 8b       	std	Y+21, r25	; 0x15
     b92:	ae 8b       	std	Y+22, r26	; 0x16
     b94:	bf 8b       	std	Y+23, r27	; 0x17

	
	previousError += e;
     b96:	80 91 3a 02 	lds	r24, 0x023A
     b9a:	90 91 3b 02 	lds	r25, 0x023B
     b9e:	a0 91 3c 02 	lds	r26, 0x023C
     ba2:	b0 91 3d 02 	lds	r27, 0x023D
     ba6:	2c 81       	ldd	r18, Y+4	; 0x04
     ba8:	3d 81       	ldd	r19, Y+5	; 0x05
     baa:	4e 81       	ldd	r20, Y+6	; 0x06
     bac:	5f 81       	ldd	r21, Y+7	; 0x07
     bae:	bc 01       	movw	r22, r24
     bb0:	cd 01       	movw	r24, r26
     bb2:	7a d4       	rcall	.+2292   	; 0x14a8 <__addsf3>
     bb4:	dc 01       	movw	r26, r24
     bb6:	cb 01       	movw	r24, r22
     bb8:	80 93 3a 02 	sts	0x023A, r24
     bbc:	90 93 3b 02 	sts	0x023B, r25
     bc0:	a0 93 3c 02 	sts	0x023C, r26
     bc4:	b0 93 3d 02 	sts	0x023D, r27
	

	float u = P + I;
     bc8:	2c 89       	ldd	r18, Y+20	; 0x14
     bca:	3d 89       	ldd	r19, Y+21	; 0x15
     bcc:	4e 89       	ldd	r20, Y+22	; 0x16
     bce:	5f 89       	ldd	r21, Y+23	; 0x17
     bd0:	6c 85       	ldd	r22, Y+12	; 0x0c
     bd2:	7d 85       	ldd	r23, Y+13	; 0x0d
     bd4:	8e 85       	ldd	r24, Y+14	; 0x0e
     bd6:	9f 85       	ldd	r25, Y+15	; 0x0f
     bd8:	67 d4       	rcall	.+2254   	; 0x14a8 <__addsf3>
     bda:	dc 01       	movw	r26, r24
     bdc:	cb 01       	movw	r24, r22
     bde:	88 8f       	std	Y+24, r24	; 0x18
     be0:	99 8f       	std	Y+25, r25	; 0x19
     be2:	aa 8f       	std	Y+26, r26	; 0x1a
     be4:	bb 8f       	std	Y+27, r27	; 0x1b
	
	
	uint8_t out = abs(u) / (encoder_max/255);
     be6:	88 8d       	ldd	r24, Y+24	; 0x18
     be8:	99 8d       	ldd	r25, Y+25	; 0x19
     bea:	aa 8d       	ldd	r26, Y+26	; 0x1a
     bec:	bb 8d       	ldd	r27, Y+27	; 0x1b
     bee:	bc 01       	movw	r22, r24
     bf0:	cd 01       	movw	r24, r26
     bf2:	9c d6       	rcall	.+3384   	; 0x192c <abs>
     bf4:	fc 01       	movw	r30, r24
     bf6:	80 91 06 02 	lds	r24, 0x0206
     bfa:	90 91 07 02 	lds	r25, 0x0207
     bfe:	2f ef       	ldi	r18, 0xFF	; 255
     c00:	30 e0       	ldi	r19, 0x00	; 0
     c02:	b9 01       	movw	r22, r18
     c04:	66 d6       	rcall	.+3276   	; 0x18d2 <__divmodhi4>
     c06:	cb 01       	movw	r24, r22
     c08:	9c 01       	movw	r18, r24
     c0a:	cf 01       	movw	r24, r30
     c0c:	b9 01       	movw	r22, r18
     c0e:	61 d6       	rcall	.+3266   	; 0x18d2 <__divmodhi4>
     c10:	cb 01       	movw	r24, r22
     c12:	89 83       	std	Y+1, r24	; 0x01

	if (out > MAX_SPEED){
     c14:	89 81       	ldd	r24, Y+1	; 0x01
     c16:	85 36       	cpi	r24, 0x65	; 101
     c18:	10 f0       	brcs	.+4      	; 0xc1e <speed_regulator+0x1e0>
		out = MAX_SPEED; 
     c1a:	84 e6       	ldi	r24, 0x64	; 100
     c1c:	89 83       	std	Y+1, r24	; 0x01
	}
	return out;
     c1e:	89 81       	ldd	r24, Y+1	; 0x01
}
     c20:	a6 96       	adiw	r28, 0x26	; 38
     c22:	0f b6       	in	r0, 0x3f	; 63
     c24:	f8 94       	cli
     c26:	de bf       	out	0x3e, r29	; 62
     c28:	0f be       	out	0x3f, r0	; 63
     c2a:	cd bf       	out	0x3d, r28	; 61
     c2c:	df 91       	pop	r29
     c2e:	cf 91       	pop	r28
     c30:	08 95       	ret

00000c32 <pwm_init>:
#define SLIDE_NEUTRAL 20
#define SLIDE_MAX 255
#define SLIDE_MIN 0
#define SLIDE_CENTER (SLIDE_MAX/2)

void pwm_init(){
     c32:	cf 93       	push	r28
     c34:	df 93       	push	r29
     c36:	cd b7       	in	r28, 0x3d	; 61
     c38:	de b7       	in	r29, 0x3e	; 62
	/* Set period to 20 ms. */

	ICR1 = TIMER1_PERIOD;
     c3a:	86 e8       	ldi	r24, 0x86	; 134
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	21 ee       	ldi	r18, 0xE1	; 225
     c40:	34 e0       	ldi	r19, 0x04	; 4
     c42:	fc 01       	movw	r30, r24
     c44:	31 83       	std	Z+1, r19	; 0x01
     c46:	20 83       	st	Z, r18
	
	/* Initialize duty cycle to 1,5 ms for "neutral" position. */
	OCR1A = DUTY_CYCLE_CENTER;
     c48:	88 e8       	ldi	r24, 0x88	; 136
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	2e e5       	ldi	r18, 0x5E	; 94
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	fc 01       	movw	r30, r24
     c52:	31 83       	std	Z+1, r19	; 0x01
     c54:	20 83       	st	Z, r18
	
	/* Set DDRB OC1A as output. */
	DDRB |= (1<<PB5);
     c56:	84 e2       	ldi	r24, 0x24	; 36
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	24 e2       	ldi	r18, 0x24	; 36
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	f9 01       	movw	r30, r18
     c60:	20 81       	ld	r18, Z
     c62:	20 62       	ori	r18, 0x20	; 32
     c64:	fc 01       	movw	r30, r24
     c66:	20 83       	st	Z, r18
	
	/* Set Waveform Generation Mode 14 (fast PWM). */
	TCCR1A &= ~(1<<WGM10);
     c68:	80 e8       	ldi	r24, 0x80	; 128
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	20 e8       	ldi	r18, 0x80	; 128
     c6e:	30 e0       	ldi	r19, 0x00	; 0
     c70:	f9 01       	movw	r30, r18
     c72:	20 81       	ld	r18, Z
     c74:	2e 7f       	andi	r18, 0xFE	; 254
     c76:	fc 01       	movw	r30, r24
     c78:	20 83       	st	Z, r18
	TCCR1A |= (1<<WGM11);
     c7a:	80 e8       	ldi	r24, 0x80	; 128
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	20 e8       	ldi	r18, 0x80	; 128
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	f9 01       	movw	r30, r18
     c84:	20 81       	ld	r18, Z
     c86:	22 60       	ori	r18, 0x02	; 2
     c88:	fc 01       	movw	r30, r24
     c8a:	20 83       	st	Z, r18
	TCCR1B |= ((1<<WGM13) | (1<<WGM12));
     c8c:	81 e8       	ldi	r24, 0x81	; 129
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	21 e8       	ldi	r18, 0x81	; 129
     c92:	30 e0       	ldi	r19, 0x00	; 0
     c94:	f9 01       	movw	r30, r18
     c96:	20 81       	ld	r18, Z
     c98:	28 61       	ori	r18, 0x18	; 24
     c9a:	fc 01       	movw	r30, r24
     c9c:	20 83       	st	Z, r18
	
	/* Compare output mode for fast PWM. */
	TCCR1A &= ~(1<<COM1A0);
     c9e:	80 e8       	ldi	r24, 0x80	; 128
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	20 e8       	ldi	r18, 0x80	; 128
     ca4:	30 e0       	ldi	r19, 0x00	; 0
     ca6:	f9 01       	movw	r30, r18
     ca8:	20 81       	ld	r18, Z
     caa:	2f 7b       	andi	r18, 0xBF	; 191
     cac:	fc 01       	movw	r30, r24
     cae:	20 83       	st	Z, r18
	TCCR1A |= (1<<COM1A1);
     cb0:	80 e8       	ldi	r24, 0x80	; 128
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	20 e8       	ldi	r18, 0x80	; 128
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	f9 01       	movw	r30, r18
     cba:	20 81       	ld	r18, Z
     cbc:	20 68       	ori	r18, 0x80	; 128
     cbe:	fc 01       	movw	r30, r24
     cc0:	20 83       	st	Z, r18
	
	/* Prescaler 256. */
	TCCR1B &= ~((1<<CS11) | (1<<CS10));
     cc2:	81 e8       	ldi	r24, 0x81	; 129
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	21 e8       	ldi	r18, 0x81	; 129
     cc8:	30 e0       	ldi	r19, 0x00	; 0
     cca:	f9 01       	movw	r30, r18
     ccc:	20 81       	ld	r18, Z
     cce:	2c 7f       	andi	r18, 0xFC	; 252
     cd0:	fc 01       	movw	r30, r24
     cd2:	20 83       	st	Z, r18
	TCCR1B |= (1<<CS12);
     cd4:	81 e8       	ldi	r24, 0x81	; 129
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	21 e8       	ldi	r18, 0x81	; 129
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	f9 01       	movw	r30, r18
     cde:	20 81       	ld	r18, Z
     ce0:	24 60       	ori	r18, 0x04	; 4
     ce2:	fc 01       	movw	r30, r24
     ce4:	20 83       	st	Z, r18
}
     ce6:	df 91       	pop	r29
     ce8:	cf 91       	pop	r28
     cea:	08 95       	ret

00000cec <set_pwm_duty_cycle>:



void set_pwm_duty_cycle(uint8_t input_slide_pos){
     cec:	0f 93       	push	r16
     cee:	1f 93       	push	r17
     cf0:	cf 93       	push	r28
     cf2:	df 93       	push	r29
     cf4:	00 d0       	rcall	.+0      	; 0xcf6 <set_pwm_duty_cycle+0xa>
     cf6:	cd b7       	in	r28, 0x3d	; 61
     cf8:	de b7       	in	r29, 0x3e	; 62
     cfa:	8b 83       	std	Y+3, r24	; 0x03
	printf("Position %i \n", input_slide_pos);
     cfc:	8b 81       	ldd	r24, Y+3	; 0x03
     cfe:	88 2f       	mov	r24, r24
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	29 2f       	mov	r18, r25
     d04:	2f 93       	push	r18
     d06:	8f 93       	push	r24
     d08:	8b e2       	ldi	r24, 0x2B	; 43
     d0a:	92 e0       	ldi	r25, 0x02	; 2
     d0c:	89 2f       	mov	r24, r25
     d0e:	8f 93       	push	r24
     d10:	8b e2       	ldi	r24, 0x2B	; 43
     d12:	92 e0       	ldi	r25, 0x02	; 2
     d14:	8f 93       	push	r24
     d16:	5a d6       	rcall	.+3252   	; 0x19cc <printf>
     d18:	0f 90       	pop	r0
     d1a:	0f 90       	pop	r0
     d1c:	0f 90       	pop	r0
     d1e:	0f 90       	pop	r0
	if (input_slide_pos >= SLIDE_MAX){
     d20:	8b 81       	ldd	r24, Y+3	; 0x03
     d22:	8f 3f       	cpi	r24, 0xFF	; 255
     d24:	41 f4       	brne	.+16     	; 0xd36 <set_pwm_duty_cycle+0x4a>
		OCR1A = DUTY_CYCLE_CENTER + DUTY_MAX;
     d26:	88 e8       	ldi	r24, 0x88	; 136
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	23 e8       	ldi	r18, 0x83	; 131
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	fc 01       	movw	r30, r24
     d30:	31 83       	std	Z+1, r19	; 0x01
     d32:	20 83       	st	Z, r18
     d34:	6e c0       	rjmp	.+220    	; 0xe12 <set_pwm_duty_cycle+0x126>
	}
	else if (input_slide_pos <= SLIDE_MIN){
     d36:	8b 81       	ldd	r24, Y+3	; 0x03
     d38:	88 23       	and	r24, r24
     d3a:	41 f4       	brne	.+16     	; 0xd4c <set_pwm_duty_cycle+0x60>
		OCR1A = DUTY_CYCLE_CENTER - DUTY_MAX;
     d3c:	88 e8       	ldi	r24, 0x88	; 136
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	29 e3       	ldi	r18, 0x39	; 57
     d42:	30 e0       	ldi	r19, 0x00	; 0
     d44:	fc 01       	movw	r30, r24
     d46:	31 83       	std	Z+1, r19	; 0x01
     d48:	20 83       	st	Z, r18
     d4a:	63 c0       	rjmp	.+198    	; 0xe12 <set_pwm_duty_cycle+0x126>
	}
	else if (input_slide_pos >= SLIDE_CENTER+SLIDE_NEUTRAL){
     d4c:	8b 81       	ldd	r24, Y+3	; 0x03
     d4e:	83 39       	cpi	r24, 0x93	; 147
     d50:	58 f1       	brcs	.+86     	; 0xda8 <set_pwm_duty_cycle+0xbc>
		int8_t input_slide_pos_int = input_slide_pos -127;
     d52:	8b 81       	ldd	r24, Y+3	; 0x03
     d54:	8f 57       	subi	r24, 0x7F	; 127
     d56:	89 83       	std	Y+1, r24	; 0x01
		OCR1A = DUTY_CYCLE_CENTER + (input_slide_pos_int / DUTY_CONVERT_FACTOR);
     d58:	08 e8       	ldi	r16, 0x88	; 136
     d5a:	10 e0       	ldi	r17, 0x00	; 0
     d5c:	89 81       	ldd	r24, Y+1	; 0x01
     d5e:	99 27       	eor	r25, r25
     d60:	87 fd       	sbrc	r24, 7
     d62:	90 95       	com	r25
     d64:	a9 2f       	mov	r26, r25
     d66:	b9 2f       	mov	r27, r25
     d68:	bc 01       	movw	r22, r24
     d6a:	cd 01       	movw	r24, r26
     d6c:	9b d4       	rcall	.+2358   	; 0x16a4 <__floatsisf>
     d6e:	dc 01       	movw	r26, r24
     d70:	cb 01       	movw	r24, r22
     d72:	20 e0       	ldi	r18, 0x00	; 0
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	40 e6       	ldi	r20, 0x60	; 96
     d78:	50 e4       	ldi	r21, 0x40	; 64
     d7a:	bc 01       	movw	r22, r24
     d7c:	cd 01       	movw	r24, r26
     d7e:	fc d3       	rcall	.+2040   	; 0x1578 <__divsf3>
     d80:	dc 01       	movw	r26, r24
     d82:	cb 01       	movw	r24, r22
     d84:	20 e0       	ldi	r18, 0x00	; 0
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	4c eb       	ldi	r20, 0xBC	; 188
     d8a:	52 e4       	ldi	r21, 0x42	; 66
     d8c:	bc 01       	movw	r22, r24
     d8e:	cd 01       	movw	r24, r26
     d90:	8b d3       	rcall	.+1814   	; 0x14a8 <__addsf3>
     d92:	dc 01       	movw	r26, r24
     d94:	cb 01       	movw	r24, r22
     d96:	bc 01       	movw	r22, r24
     d98:	cd 01       	movw	r24, r26
     d9a:	56 d4       	rcall	.+2220   	; 0x1648 <__fixunssfsi>
     d9c:	dc 01       	movw	r26, r24
     d9e:	cb 01       	movw	r24, r22
     da0:	f8 01       	movw	r30, r16
     da2:	91 83       	std	Z+1, r25	; 0x01
     da4:	80 83       	st	Z, r24
     da6:	35 c0       	rjmp	.+106    	; 0xe12 <set_pwm_duty_cycle+0x126>
	}
	else if (input_slide_pos <= SLIDE_CENTER-SLIDE_NEUTRAL){
     da8:	8b 81       	ldd	r24, Y+3	; 0x03
     daa:	8c 36       	cpi	r24, 0x6C	; 108
     dac:	58 f5       	brcc	.+86     	; 0xe04 <set_pwm_duty_cycle+0x118>
		int8_t input_slide_pos_int = input_slide_pos -127;
     dae:	8b 81       	ldd	r24, Y+3	; 0x03
     db0:	8f 57       	subi	r24, 0x7F	; 127
     db2:	8a 83       	std	Y+2, r24	; 0x02
		OCR1A = DUTY_CYCLE_CENTER + (input_slide_pos_int / DUTY_CONVERT_FACTOR);
     db4:	08 e8       	ldi	r16, 0x88	; 136
     db6:	10 e0       	ldi	r17, 0x00	; 0
     db8:	8a 81       	ldd	r24, Y+2	; 0x02
     dba:	99 27       	eor	r25, r25
     dbc:	87 fd       	sbrc	r24, 7
     dbe:	90 95       	com	r25
     dc0:	a9 2f       	mov	r26, r25
     dc2:	b9 2f       	mov	r27, r25
     dc4:	bc 01       	movw	r22, r24
     dc6:	cd 01       	movw	r24, r26
     dc8:	6d d4       	rcall	.+2266   	; 0x16a4 <__floatsisf>
     dca:	dc 01       	movw	r26, r24
     dcc:	cb 01       	movw	r24, r22
     dce:	20 e0       	ldi	r18, 0x00	; 0
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	40 e6       	ldi	r20, 0x60	; 96
     dd4:	50 e4       	ldi	r21, 0x40	; 64
     dd6:	bc 01       	movw	r22, r24
     dd8:	cd 01       	movw	r24, r26
     dda:	ce d3       	rcall	.+1948   	; 0x1578 <__divsf3>
     ddc:	dc 01       	movw	r26, r24
     dde:	cb 01       	movw	r24, r22
     de0:	20 e0       	ldi	r18, 0x00	; 0
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	4c eb       	ldi	r20, 0xBC	; 188
     de6:	52 e4       	ldi	r21, 0x42	; 66
     de8:	bc 01       	movw	r22, r24
     dea:	cd 01       	movw	r24, r26
     dec:	5d d3       	rcall	.+1722   	; 0x14a8 <__addsf3>
     dee:	dc 01       	movw	r26, r24
     df0:	cb 01       	movw	r24, r22
     df2:	bc 01       	movw	r22, r24
     df4:	cd 01       	movw	r24, r26
     df6:	28 d4       	rcall	.+2128   	; 0x1648 <__fixunssfsi>
     df8:	dc 01       	movw	r26, r24
     dfa:	cb 01       	movw	r24, r22
     dfc:	f8 01       	movw	r30, r16
     dfe:	91 83       	std	Z+1, r25	; 0x01
     e00:	80 83       	st	Z, r24
     e02:	07 c0       	rjmp	.+14     	; 0xe12 <set_pwm_duty_cycle+0x126>
	}
	else {
		OCR1A = DUTY_CYCLE_CENTER;
     e04:	88 e8       	ldi	r24, 0x88	; 136
     e06:	90 e0       	ldi	r25, 0x00	; 0
     e08:	2e e5       	ldi	r18, 0x5E	; 94
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	fc 01       	movw	r30, r24
     e0e:	31 83       	std	Z+1, r19	; 0x01
     e10:	20 83       	st	Z, r18
	}
}
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	df 91       	pop	r29
     e1a:	cf 91       	pop	r28
     e1c:	1f 91       	pop	r17
     e1e:	0f 91       	pop	r16
     e20:	08 95       	ret

00000e22 <score_count>:


int score=0;
int previousTrigger=0;

int score_count(){
     e22:	cf 93       	push	r28
     e24:	df 93       	push	r29
     e26:	cd b7       	in	r28, 0x3d	; 61
     e28:	de b7       	in	r29, 0x3e	; 62
     e2a:	2f 97       	sbiw	r28, 0x0f	; 15
     e2c:	0f b6       	in	r0, 0x3f	; 63
     e2e:	f8 94       	cli
     e30:	de bf       	out	0x3e, r29	; 62
     e32:	0f be       	out	0x3f, r0	; 63
     e34:	cd bf       	out	0x3d, r28	; 61
	int8_t triggered =triggered_ir();
     e36:	87 db       	rcall	.-2290   	; 0x546 <triggered_ir>
     e38:	89 83       	std	Y+1, r24	; 0x01
	if (previousTrigger!=triggered){
     e3a:	89 81       	ldd	r24, Y+1	; 0x01
     e3c:	28 2f       	mov	r18, r24
     e3e:	33 27       	eor	r19, r19
     e40:	27 fd       	sbrc	r18, 7
     e42:	30 95       	com	r19
     e44:	80 91 40 02 	lds	r24, 0x0240
     e48:	90 91 41 02 	lds	r25, 0x0241
     e4c:	28 17       	cp	r18, r24
     e4e:	39 07       	cpc	r19, r25
     e50:	09 f4       	brne	.+2      	; 0xe54 <score_count+0x32>
     e52:	83 c0       	rjmp	.+262    	; 0xf5a <score_count+0x138>
		score+=triggered;
     e54:	89 81       	ldd	r24, Y+1	; 0x01
     e56:	28 2f       	mov	r18, r24
     e58:	33 27       	eor	r19, r19
     e5a:	27 fd       	sbrc	r18, 7
     e5c:	30 95       	com	r19
     e5e:	80 91 3e 02 	lds	r24, 0x023E
     e62:	90 91 3f 02 	lds	r25, 0x023F
     e66:	82 0f       	add	r24, r18
     e68:	93 1f       	adc	r25, r19
     e6a:	90 93 3f 02 	sts	0x023F, r25
     e6e:	80 93 3e 02 	sts	0x023E, r24
		previousTrigger=triggered;
     e72:	89 81       	ldd	r24, Y+1	; 0x01
     e74:	99 27       	eor	r25, r25
     e76:	87 fd       	sbrc	r24, 7
     e78:	90 95       	com	r25
     e7a:	90 93 41 02 	sts	0x0241, r25
     e7e:	80 93 40 02 	sts	0x0240, r24
     e82:	80 e0       	ldi	r24, 0x00	; 0
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	aa e7       	ldi	r26, 0x7A	; 122
     e88:	b4 e4       	ldi	r27, 0x44	; 68
     e8a:	8a 83       	std	Y+2, r24	; 0x02
     e8c:	9b 83       	std	Y+3, r25	; 0x03
     e8e:	ac 83       	std	Y+4, r26	; 0x04
     e90:	bd 83       	std	Y+5, r27	; 0x05

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     e92:	20 e0       	ldi	r18, 0x00	; 0
     e94:	30 e0       	ldi	r19, 0x00	; 0
     e96:	4a e7       	ldi	r20, 0x7A	; 122
     e98:	55 e4       	ldi	r21, 0x45	; 69
     e9a:	6a 81       	ldd	r22, Y+2	; 0x02
     e9c:	7b 81       	ldd	r23, Y+3	; 0x03
     e9e:	8c 81       	ldd	r24, Y+4	; 0x04
     ea0:	9d 81       	ldd	r25, Y+5	; 0x05
     ea2:	b4 d4       	rcall	.+2408   	; 0x180c <__mulsf3>
     ea4:	dc 01       	movw	r26, r24
     ea6:	cb 01       	movw	r24, r22
     ea8:	8e 83       	std	Y+6, r24	; 0x06
     eaa:	9f 83       	std	Y+7, r25	; 0x07
     eac:	a8 87       	std	Y+8, r26	; 0x08
     eae:	b9 87       	std	Y+9, r27	; 0x09
	if (__tmp < 1.0)
     eb0:	20 e0       	ldi	r18, 0x00	; 0
     eb2:	30 e0       	ldi	r19, 0x00	; 0
     eb4:	40 e8       	ldi	r20, 0x80	; 128
     eb6:	5f e3       	ldi	r21, 0x3F	; 63
     eb8:	6e 81       	ldd	r22, Y+6	; 0x06
     eba:	7f 81       	ldd	r23, Y+7	; 0x07
     ebc:	88 85       	ldd	r24, Y+8	; 0x08
     ebe:	99 85       	ldd	r25, Y+9	; 0x09
     ec0:	57 d3       	rcall	.+1710   	; 0x1570 <__cmpsf2>
     ec2:	88 23       	and	r24, r24
     ec4:	2c f4       	brge	.+10     	; 0xed0 <score_count+0xae>
		__ticks = 1;
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	9b 87       	std	Y+11, r25	; 0x0b
     ecc:	8a 87       	std	Y+10, r24	; 0x0a
     ece:	3b c0       	rjmp	.+118    	; 0xf46 <score_count+0x124>
	else if (__tmp > 65535)
     ed0:	20 e0       	ldi	r18, 0x00	; 0
     ed2:	3f ef       	ldi	r19, 0xFF	; 255
     ed4:	4f e7       	ldi	r20, 0x7F	; 127
     ed6:	57 e4       	ldi	r21, 0x47	; 71
     ed8:	6e 81       	ldd	r22, Y+6	; 0x06
     eda:	7f 81       	ldd	r23, Y+7	; 0x07
     edc:	88 85       	ldd	r24, Y+8	; 0x08
     ede:	99 85       	ldd	r25, Y+9	; 0x09
     ee0:	91 d4       	rcall	.+2338   	; 0x1804 <__gesf2>
     ee2:	18 16       	cp	r1, r24
     ee4:	3c f5       	brge	.+78     	; 0xf34 <score_count+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ee6:	20 e0       	ldi	r18, 0x00	; 0
     ee8:	30 e0       	ldi	r19, 0x00	; 0
     eea:	40 e2       	ldi	r20, 0x20	; 32
     eec:	51 e4       	ldi	r21, 0x41	; 65
     eee:	6a 81       	ldd	r22, Y+2	; 0x02
     ef0:	7b 81       	ldd	r23, Y+3	; 0x03
     ef2:	8c 81       	ldd	r24, Y+4	; 0x04
     ef4:	9d 81       	ldd	r25, Y+5	; 0x05
     ef6:	8a d4       	rcall	.+2324   	; 0x180c <__mulsf3>
     ef8:	dc 01       	movw	r26, r24
     efa:	cb 01       	movw	r24, r22
     efc:	bc 01       	movw	r22, r24
     efe:	cd 01       	movw	r24, r26
     f00:	a3 d3       	rcall	.+1862   	; 0x1648 <__fixunssfsi>
     f02:	dc 01       	movw	r26, r24
     f04:	cb 01       	movw	r24, r22
     f06:	9b 87       	std	Y+11, r25	; 0x0b
     f08:	8a 87       	std	Y+10, r24	; 0x0a
     f0a:	0f c0       	rjmp	.+30     	; 0xf2a <score_count+0x108>
     f0c:	80 e9       	ldi	r24, 0x90	; 144
     f0e:	91 e0       	ldi	r25, 0x01	; 1
     f10:	9d 87       	std	Y+13, r25	; 0x0d
     f12:	8c 87       	std	Y+12, r24	; 0x0c
     f14:	8c 85       	ldd	r24, Y+12	; 0x0c
     f16:	9d 85       	ldd	r25, Y+13	; 0x0d
     f18:	01 97       	sbiw	r24, 0x01	; 1
     f1a:	f1 f7       	brne	.-4      	; 0xf18 <score_count+0xf6>
     f1c:	9d 87       	std	Y+13, r25	; 0x0d
     f1e:	8c 87       	std	Y+12, r24	; 0x0c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f20:	8a 85       	ldd	r24, Y+10	; 0x0a
     f22:	9b 85       	ldd	r25, Y+11	; 0x0b
     f24:	01 97       	sbiw	r24, 0x01	; 1
     f26:	9b 87       	std	Y+11, r25	; 0x0b
     f28:	8a 87       	std	Y+10, r24	; 0x0a
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f2a:	8a 85       	ldd	r24, Y+10	; 0x0a
     f2c:	9b 85       	ldd	r25, Y+11	; 0x0b
     f2e:	00 97       	sbiw	r24, 0x00	; 0
     f30:	69 f7       	brne	.-38     	; 0xf0c <score_count+0xea>
     f32:	13 c0       	rjmp	.+38     	; 0xf5a <score_count+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f34:	6e 81       	ldd	r22, Y+6	; 0x06
     f36:	7f 81       	ldd	r23, Y+7	; 0x07
     f38:	88 85       	ldd	r24, Y+8	; 0x08
     f3a:	99 85       	ldd	r25, Y+9	; 0x09
     f3c:	85 d3       	rcall	.+1802   	; 0x1648 <__fixunssfsi>
     f3e:	dc 01       	movw	r26, r24
     f40:	cb 01       	movw	r24, r22
     f42:	9b 87       	std	Y+11, r25	; 0x0b
     f44:	8a 87       	std	Y+10, r24	; 0x0a
     f46:	8a 85       	ldd	r24, Y+10	; 0x0a
     f48:	9b 85       	ldd	r25, Y+11	; 0x0b
     f4a:	9f 87       	std	Y+15, r25	; 0x0f
     f4c:	8e 87       	std	Y+14, r24	; 0x0e
     f4e:	8e 85       	ldd	r24, Y+14	; 0x0e
     f50:	9f 85       	ldd	r25, Y+15	; 0x0f
     f52:	01 97       	sbiw	r24, 0x01	; 1
     f54:	f1 f7       	brne	.-4      	; 0xf52 <score_count+0x130>
     f56:	9f 87       	std	Y+15, r25	; 0x0f
     f58:	8e 87       	std	Y+14, r24	; 0x0e
		_delay_ms(NEW_ROUND_SETUP);		//move to print_score() afterwards. 
		
	}
	return triggered;
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	99 27       	eor	r25, r25
     f5e:	87 fd       	sbrc	r24, 7
     f60:	90 95       	com	r25
}
     f62:	2f 96       	adiw	r28, 0x0f	; 15
     f64:	0f b6       	in	r0, 0x3f	; 63
     f66:	f8 94       	cli
     f68:	de bf       	out	0x3e, r29	; 62
     f6a:	0f be       	out	0x3f, r0	; 63
     f6c:	cd bf       	out	0x3d, r28	; 61
     f6e:	df 91       	pop	r29
     f70:	cf 91       	pop	r28
     f72:	08 95       	ret

00000f74 <solenoid_init>:
#define DELAY_SOLENOIDE 700
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
     f74:	cf 93       	push	r28
     f76:	df 93       	push	r29
     f78:	cd b7       	in	r28, 0x3d	; 61
     f7a:	de b7       	in	r29, 0x3e	; 62
	DDRL |= (1<<PL7);
     f7c:	8a e0       	ldi	r24, 0x0A	; 10
     f7e:	91 e0       	ldi	r25, 0x01	; 1
     f80:	2a e0       	ldi	r18, 0x0A	; 10
     f82:	31 e0       	ldi	r19, 0x01	; 1
     f84:	f9 01       	movw	r30, r18
     f86:	20 81       	ld	r18, Z
     f88:	20 68       	ori	r18, 0x80	; 128
     f8a:	fc 01       	movw	r30, r24
     f8c:	20 83       	st	Z, r18
	PORTL |= (1<<PL7);
     f8e:	8b e0       	ldi	r24, 0x0B	; 11
     f90:	91 e0       	ldi	r25, 0x01	; 1
     f92:	2b e0       	ldi	r18, 0x0B	; 11
     f94:	31 e0       	ldi	r19, 0x01	; 1
     f96:	f9 01       	movw	r30, r18
     f98:	20 81       	ld	r18, Z
     f9a:	20 68       	ori	r18, 0x80	; 128
     f9c:	fc 01       	movw	r30, r24
     f9e:	20 83       	st	Z, r18
}
     fa0:	df 91       	pop	r29
     fa2:	cf 91       	pop	r28
     fa4:	08 95       	ret

00000fa6 <push_solenoid>:

void push_solenoid(){
     fa6:	cf 93       	push	r28
     fa8:	df 93       	push	r29
     faa:	cd b7       	in	r28, 0x3d	; 61
     fac:	de b7       	in	r29, 0x3e	; 62
     fae:	2e 97       	sbiw	r28, 0x0e	; 14
     fb0:	0f b6       	in	r0, 0x3f	; 63
     fb2:	f8 94       	cli
     fb4:	de bf       	out	0x3e, r29	; 62
     fb6:	0f be       	out	0x3f, r0	; 63
     fb8:	cd bf       	out	0x3d, r28	; 61

	PORTL &= ~(1<<PL7);
     fba:	8b e0       	ldi	r24, 0x0B	; 11
     fbc:	91 e0       	ldi	r25, 0x01	; 1
     fbe:	2b e0       	ldi	r18, 0x0B	; 11
     fc0:	31 e0       	ldi	r19, 0x01	; 1
     fc2:	f9 01       	movw	r30, r18
     fc4:	20 81       	ld	r18, Z
     fc6:	2f 77       	andi	r18, 0x7F	; 127
     fc8:	fc 01       	movw	r30, r24
     fca:	20 83       	st	Z, r18
     fcc:	80 e0       	ldi	r24, 0x00	; 0
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	af e2       	ldi	r26, 0x2F	; 47
     fd2:	b4 e4       	ldi	r27, 0x44	; 68
     fd4:	89 83       	std	Y+1, r24	; 0x01
     fd6:	9a 83       	std	Y+2, r25	; 0x02
     fd8:	ab 83       	std	Y+3, r26	; 0x03
     fda:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     fdc:	20 e0       	ldi	r18, 0x00	; 0
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	4a e7       	ldi	r20, 0x7A	; 122
     fe2:	53 e4       	ldi	r21, 0x43	; 67
     fe4:	69 81       	ldd	r22, Y+1	; 0x01
     fe6:	7a 81       	ldd	r23, Y+2	; 0x02
     fe8:	8b 81       	ldd	r24, Y+3	; 0x03
     fea:	9c 81       	ldd	r25, Y+4	; 0x04
     fec:	0f d4       	rcall	.+2078   	; 0x180c <__mulsf3>
     fee:	dc 01       	movw	r26, r24
     ff0:	cb 01       	movw	r24, r22
     ff2:	8d 83       	std	Y+5, r24	; 0x05
     ff4:	9e 83       	std	Y+6, r25	; 0x06
     ff6:	af 83       	std	Y+7, r26	; 0x07
     ff8:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     ffa:	20 e0       	ldi	r18, 0x00	; 0
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	40 e8       	ldi	r20, 0x80	; 128
    1000:	5f e3       	ldi	r21, 0x3F	; 63
    1002:	6d 81       	ldd	r22, Y+5	; 0x05
    1004:	7e 81       	ldd	r23, Y+6	; 0x06
    1006:	8f 81       	ldd	r24, Y+7	; 0x07
    1008:	98 85       	ldd	r25, Y+8	; 0x08
    100a:	b2 d2       	rcall	.+1380   	; 0x1570 <__cmpsf2>
    100c:	88 23       	and	r24, r24
    100e:	2c f4       	brge	.+10     	; 0x101a <push_solenoid+0x74>
		__ticks = 1;
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	9a 87       	std	Y+10, r25	; 0x0a
    1016:	89 87       	std	Y+9, r24	; 0x09
    1018:	3b c0       	rjmp	.+118    	; 0x1090 <push_solenoid+0xea>
	else if (__tmp > 65535)
    101a:	20 e0       	ldi	r18, 0x00	; 0
    101c:	3f ef       	ldi	r19, 0xFF	; 255
    101e:	4f e7       	ldi	r20, 0x7F	; 127
    1020:	57 e4       	ldi	r21, 0x47	; 71
    1022:	6d 81       	ldd	r22, Y+5	; 0x05
    1024:	7e 81       	ldd	r23, Y+6	; 0x06
    1026:	8f 81       	ldd	r24, Y+7	; 0x07
    1028:	98 85       	ldd	r25, Y+8	; 0x08
    102a:	ec d3       	rcall	.+2008   	; 0x1804 <__gesf2>
    102c:	18 16       	cp	r1, r24
    102e:	3c f5       	brge	.+78     	; 0x107e <push_solenoid+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1030:	20 e0       	ldi	r18, 0x00	; 0
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	40 e2       	ldi	r20, 0x20	; 32
    1036:	51 e4       	ldi	r21, 0x41	; 65
    1038:	69 81       	ldd	r22, Y+1	; 0x01
    103a:	7a 81       	ldd	r23, Y+2	; 0x02
    103c:	8b 81       	ldd	r24, Y+3	; 0x03
    103e:	9c 81       	ldd	r25, Y+4	; 0x04
    1040:	e5 d3       	rcall	.+1994   	; 0x180c <__mulsf3>
    1042:	dc 01       	movw	r26, r24
    1044:	cb 01       	movw	r24, r22
    1046:	bc 01       	movw	r22, r24
    1048:	cd 01       	movw	r24, r26
    104a:	fe d2       	rcall	.+1532   	; 0x1648 <__fixunssfsi>
    104c:	dc 01       	movw	r26, r24
    104e:	cb 01       	movw	r24, r22
    1050:	9a 87       	std	Y+10, r25	; 0x0a
    1052:	89 87       	std	Y+9, r24	; 0x09
    1054:	0f c0       	rjmp	.+30     	; 0x1074 <push_solenoid+0xce>
    1056:	89 e1       	ldi	r24, 0x19	; 25
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	9c 87       	std	Y+12, r25	; 0x0c
    105c:	8b 87       	std	Y+11, r24	; 0x0b
    105e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1060:	9c 85       	ldd	r25, Y+12	; 0x0c
    1062:	01 97       	sbiw	r24, 0x01	; 1
    1064:	f1 f7       	brne	.-4      	; 0x1062 <push_solenoid+0xbc>
    1066:	9c 87       	std	Y+12, r25	; 0x0c
    1068:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    106a:	89 85       	ldd	r24, Y+9	; 0x09
    106c:	9a 85       	ldd	r25, Y+10	; 0x0a
    106e:	01 97       	sbiw	r24, 0x01	; 1
    1070:	9a 87       	std	Y+10, r25	; 0x0a
    1072:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1074:	89 85       	ldd	r24, Y+9	; 0x09
    1076:	9a 85       	ldd	r25, Y+10	; 0x0a
    1078:	00 97       	sbiw	r24, 0x00	; 0
    107a:	69 f7       	brne	.-38     	; 0x1056 <push_solenoid+0xb0>
    107c:	13 c0       	rjmp	.+38     	; 0x10a4 <push_solenoid+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    107e:	6d 81       	ldd	r22, Y+5	; 0x05
    1080:	7e 81       	ldd	r23, Y+6	; 0x06
    1082:	8f 81       	ldd	r24, Y+7	; 0x07
    1084:	98 85       	ldd	r25, Y+8	; 0x08
    1086:	e0 d2       	rcall	.+1472   	; 0x1648 <__fixunssfsi>
    1088:	dc 01       	movw	r26, r24
    108a:	cb 01       	movw	r24, r22
    108c:	9a 87       	std	Y+10, r25	; 0x0a
    108e:	89 87       	std	Y+9, r24	; 0x09
    1090:	89 85       	ldd	r24, Y+9	; 0x09
    1092:	9a 85       	ldd	r25, Y+10	; 0x0a
    1094:	9e 87       	std	Y+14, r25	; 0x0e
    1096:	8d 87       	std	Y+13, r24	; 0x0d
    1098:	8d 85       	ldd	r24, Y+13	; 0x0d
    109a:	9e 85       	ldd	r25, Y+14	; 0x0e
    109c:	01 97       	sbiw	r24, 0x01	; 1
    109e:	f1 f7       	brne	.-4      	; 0x109c <push_solenoid+0xf6>
    10a0:	9e 87       	std	Y+14, r25	; 0x0e
    10a2:	8d 87       	std	Y+13, r24	; 0x0d
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
    10a4:	8b e0       	ldi	r24, 0x0B	; 11
    10a6:	91 e0       	ldi	r25, 0x01	; 1
    10a8:	2b e0       	ldi	r18, 0x0B	; 11
    10aa:	31 e0       	ldi	r19, 0x01	; 1
    10ac:	f9 01       	movw	r30, r18
    10ae:	20 81       	ld	r18, Z
    10b0:	20 68       	ori	r18, 0x80	; 128
    10b2:	fc 01       	movw	r30, r24
    10b4:	20 83       	st	Z, r18
	
}
    10b6:	2e 96       	adiw	r28, 0x0e	; 14
    10b8:	0f b6       	in	r0, 0x3f	; 63
    10ba:	f8 94       	cli
    10bc:	de bf       	out	0x3e, r29	; 62
    10be:	0f be       	out	0x3f, r0	; 63
    10c0:	cd bf       	out	0x3d, r28	; 61
    10c2:	df 91       	pop	r29
    10c4:	cf 91       	pop	r28
    10c6:	08 95       	ret

000010c8 <SPI_master_init>:
#define MOSI	2
#define MISO	3



void SPI_master_init(){
    10c8:	cf 93       	push	r28
    10ca:	df 93       	push	r29
    10cc:	cd b7       	in	r28, 0x3d	; 61
    10ce:	de b7       	in	r29, 0x3e	; 62
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
    10d0:	84 e2       	ldi	r24, 0x24	; 36
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	24 e2       	ldi	r18, 0x24	; 36
    10d6:	30 e0       	ldi	r19, 0x00	; 0
    10d8:	f9 01       	movw	r30, r18
    10da:	20 81       	ld	r18, Z
    10dc:	27 68       	ori	r18, 0x87	; 135
    10de:	fc 01       	movw	r30, r24
    10e0:	20 83       	st	Z, r18
	DDRB &= ~((1<<MISO));		//Set MISO input.
    10e2:	84 e2       	ldi	r24, 0x24	; 36
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	24 e2       	ldi	r18, 0x24	; 36
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	f9 01       	movw	r30, r18
    10ec:	20 81       	ld	r18, Z
    10ee:	27 7f       	andi	r18, 0xF7	; 247
    10f0:	fc 01       	movw	r30, r24
    10f2:	20 83       	st	Z, r18
	PORTB|=(1<<MISO);
    10f4:	85 e2       	ldi	r24, 0x25	; 37
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	25 e2       	ldi	r18, 0x25	; 37
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	f9 01       	movw	r30, r18
    10fe:	20 81       	ld	r18, Z
    1100:	28 60       	ori	r18, 0x08	; 8
    1102:	fc 01       	movw	r30, r24
    1104:	20 83       	st	Z, r18
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
    1106:	8c e4       	ldi	r24, 0x4C	; 76
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	2c e4       	ldi	r18, 0x4C	; 76
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	f9 01       	movw	r30, r18
    1110:	20 81       	ld	r18, Z
    1112:	22 65       	ori	r18, 0x52	; 82
    1114:	fc 01       	movw	r30, r24
    1116:	20 83       	st	Z, r18
	
}
    1118:	df 91       	pop	r29
    111a:	cf 91       	pop	r28
    111c:	08 95       	ret

0000111e <send_master_SPI>:

void send_master_SPI(char data){
    111e:	cf 93       	push	r28
    1120:	df 93       	push	r29
    1122:	1f 92       	push	r1
    1124:	cd b7       	in	r28, 0x3d	; 61
    1126:	de b7       	in	r29, 0x3e	; 62
    1128:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;			//Send data.
    112a:	8e e4       	ldi	r24, 0x4E	; 78
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	29 81       	ldd	r18, Y+1	; 0x01
    1130:	fc 01       	movw	r30, r24
    1132:	20 83       	st	Z, r18
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
    1134:	00 00       	nop
    1136:	8d e4       	ldi	r24, 0x4D	; 77
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	fc 01       	movw	r30, r24
    113c:	80 81       	ld	r24, Z
    113e:	88 23       	and	r24, r24
    1140:	d4 f7       	brge	.-12     	; 0x1136 <send_master_SPI+0x18>
}
    1142:	0f 90       	pop	r0
    1144:	df 91       	pop	r29
    1146:	cf 91       	pop	r28
    1148:	08 95       	ret

0000114a <read_master_SPI>:

char read_master_SPI(){
    114a:	cf 93       	push	r28
    114c:	df 93       	push	r29
    114e:	cd b7       	in	r28, 0x3d	; 61
    1150:	de b7       	in	r29, 0x3e	; 62
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
    1152:	8f ef       	ldi	r24, 0xFF	; 255
    1154:	e4 df       	rcall	.-56     	; 0x111e <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
    1156:	00 00       	nop
    1158:	8d e4       	ldi	r24, 0x4D	; 77
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	fc 01       	movw	r30, r24
    115e:	80 81       	ld	r24, Z
    1160:	88 23       	and	r24, r24
    1162:	d4 f7       	brge	.-12     	; 0x1158 <read_master_SPI+0xe>
	return SPDR;
    1164:	8e e4       	ldi	r24, 0x4E	; 78
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	fc 01       	movw	r30, r24
    116a:	80 81       	ld	r24, Z
}
    116c:	df 91       	pop	r29
    116e:	cf 91       	pop	r28
    1170:	08 95       	ret

00001172 <spi_chipselect_activate>:

void spi_chipselect_activate(){
    1172:	cf 93       	push	r28
    1174:	df 93       	push	r29
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
	PORTB |=(1<<SSn);
    117a:	85 e2       	ldi	r24, 0x25	; 37
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	25 e2       	ldi	r18, 0x25	; 37
    1180:	30 e0       	ldi	r19, 0x00	; 0
    1182:	f9 01       	movw	r30, r18
    1184:	20 81       	ld	r18, Z
    1186:	20 68       	ori	r18, 0x80	; 128
    1188:	fc 01       	movw	r30, r24
    118a:	20 83       	st	Z, r18
}
    118c:	df 91       	pop	r29
    118e:	cf 91       	pop	r28
    1190:	08 95       	ret

00001192 <spi_chipselect_deactivate>:

void spi_chipselect_deactivate(){
    1192:	cf 93       	push	r28
    1194:	df 93       	push	r29
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
	PORTB &=~(1<<SSn);
    119a:	85 e2       	ldi	r24, 0x25	; 37
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	25 e2       	ldi	r18, 0x25	; 37
    11a0:	30 e0       	ldi	r19, 0x00	; 0
    11a2:	f9 01       	movw	r30, r18
    11a4:	20 81       	ld	r18, Z
    11a6:	2f 77       	andi	r18, 0x7F	; 127
    11a8:	fc 01       	movw	r30, r24
    11aa:	20 83       	st	Z, r18
}
    11ac:	df 91       	pop	r29
    11ae:	cf 91       	pop	r28
    11b0:	08 95       	ret

000011b2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    11b2:	cf 93       	push	r28
    11b4:	df 93       	push	r29
    11b6:	cd b7       	in	r28, 0x3d	; 61
    11b8:	de b7       	in	r29, 0x3e	; 62
    11ba:	88 eb       	ldi	r24, 0xB8	; 184
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	2c e0       	ldi	r18, 0x0C	; 12
    11c0:	fc 01       	movw	r30, r24
    11c2:	20 83       	st	Z, r18
    11c4:	8b eb       	ldi	r24, 0xBB	; 187
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	2f ef       	ldi	r18, 0xFF	; 255
    11ca:	fc 01       	movw	r30, r24
    11cc:	20 83       	st	Z, r18
    11ce:	8c eb       	ldi	r24, 0xBC	; 188
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	24 e0       	ldi	r18, 0x04	; 4
    11d4:	fc 01       	movw	r30, r24
    11d6:	20 83       	st	Z, r18
    11d8:	df 91       	pop	r29
    11da:	cf 91       	pop	r28
    11dc:	08 95       	ret

000011de <TWI_Transceiver_Busy>:
    11de:	cf 93       	push	r28
    11e0:	df 93       	push	r29
    11e2:	cd b7       	in	r28, 0x3d	; 61
    11e4:	de b7       	in	r29, 0x3e	; 62
    11e6:	8c eb       	ldi	r24, 0xBC	; 188
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	fc 01       	movw	r30, r24
    11ec:	80 81       	ld	r24, Z
    11ee:	81 70       	andi	r24, 0x01	; 1
    11f0:	df 91       	pop	r29
    11f2:	cf 91       	pop	r28
    11f4:	08 95       	ret

000011f6 <TWI_Start_Transceiver_With_Data>:
    11f6:	cf 93       	push	r28
    11f8:	df 93       	push	r29
    11fa:	00 d0       	rcall	.+0      	; 0x11fc <TWI_Start_Transceiver_With_Data+0x6>
    11fc:	1f 92       	push	r1
    11fe:	cd b7       	in	r28, 0x3d	; 61
    1200:	de b7       	in	r29, 0x3e	; 62
    1202:	9b 83       	std	Y+3, r25	; 0x03
    1204:	8a 83       	std	Y+2, r24	; 0x02
    1206:	6c 83       	std	Y+4, r22	; 0x04
    1208:	00 00       	nop
    120a:	e9 df       	rcall	.-46     	; 0x11de <TWI_Transceiver_Busy>
    120c:	88 23       	and	r24, r24
    120e:	e9 f7       	brne	.-6      	; 0x120a <TWI_Start_Transceiver_With_Data+0x14>
    1210:	8c 81       	ldd	r24, Y+4	; 0x04
    1212:	80 93 46 02 	sts	0x0246, r24
    1216:	8a 81       	ldd	r24, Y+2	; 0x02
    1218:	9b 81       	ldd	r25, Y+3	; 0x03
    121a:	fc 01       	movw	r30, r24
    121c:	80 81       	ld	r24, Z
    121e:	80 93 42 02 	sts	0x0242, r24
    1222:	8a 81       	ldd	r24, Y+2	; 0x02
    1224:	9b 81       	ldd	r25, Y+3	; 0x03
    1226:	fc 01       	movw	r30, r24
    1228:	80 81       	ld	r24, Z
    122a:	88 2f       	mov	r24, r24
    122c:	90 e0       	ldi	r25, 0x00	; 0
    122e:	81 70       	andi	r24, 0x01	; 1
    1230:	99 27       	eor	r25, r25
    1232:	00 97       	sbiw	r24, 0x00	; 0
    1234:	d1 f4       	brne	.+52     	; 0x126a <TWI_Start_Transceiver_With_Data+0x74>
    1236:	81 e0       	ldi	r24, 0x01	; 1
    1238:	89 83       	std	Y+1, r24	; 0x01
    123a:	13 c0       	rjmp	.+38     	; 0x1262 <TWI_Start_Transceiver_With_Data+0x6c>
    123c:	89 81       	ldd	r24, Y+1	; 0x01
    123e:	88 2f       	mov	r24, r24
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	29 81       	ldd	r18, Y+1	; 0x01
    1244:	22 2f       	mov	r18, r18
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	4a 81       	ldd	r20, Y+2	; 0x02
    124a:	5b 81       	ldd	r21, Y+3	; 0x03
    124c:	24 0f       	add	r18, r20
    124e:	35 1f       	adc	r19, r21
    1250:	f9 01       	movw	r30, r18
    1252:	20 81       	ld	r18, Z
    1254:	8e 5b       	subi	r24, 0xBE	; 190
    1256:	9d 4f       	sbci	r25, 0xFD	; 253
    1258:	fc 01       	movw	r30, r24
    125a:	20 83       	st	Z, r18
    125c:	89 81       	ldd	r24, Y+1	; 0x01
    125e:	8f 5f       	subi	r24, 0xFF	; 255
    1260:	89 83       	std	Y+1, r24	; 0x01
    1262:	99 81       	ldd	r25, Y+1	; 0x01
    1264:	8c 81       	ldd	r24, Y+4	; 0x04
    1266:	98 17       	cp	r25, r24
    1268:	48 f3       	brcs	.-46     	; 0x123c <TWI_Start_Transceiver_With_Data+0x46>
    126a:	10 92 47 02 	sts	0x0247, r1
    126e:	88 ef       	ldi	r24, 0xF8	; 248
    1270:	80 93 08 02 	sts	0x0208, r24
    1274:	8c eb       	ldi	r24, 0xBC	; 188
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	25 ea       	ldi	r18, 0xA5	; 165
    127a:	fc 01       	movw	r30, r24
    127c:	20 83       	st	Z, r18
    127e:	0f 90       	pop	r0
    1280:	0f 90       	pop	r0
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	df 91       	pop	r29
    1288:	cf 91       	pop	r28
    128a:	08 95       	ret

0000128c <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
    128c:	1f 92       	push	r1
    128e:	0f 92       	push	r0
    1290:	00 90 5f 00 	lds	r0, 0x005F
    1294:	0f 92       	push	r0
    1296:	11 24       	eor	r1, r1
    1298:	00 90 5b 00 	lds	r0, 0x005B
    129c:	0f 92       	push	r0
    129e:	2f 93       	push	r18
    12a0:	3f 93       	push	r19
    12a2:	4f 93       	push	r20
    12a4:	5f 93       	push	r21
    12a6:	8f 93       	push	r24
    12a8:	9f 93       	push	r25
    12aa:	af 93       	push	r26
    12ac:	bf 93       	push	r27
    12ae:	ef 93       	push	r30
    12b0:	ff 93       	push	r31
    12b2:	cf 93       	push	r28
    12b4:	df 93       	push	r29
    12b6:	cd b7       	in	r28, 0x3d	; 61
    12b8:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    12ba:	89 eb       	ldi	r24, 0xB9	; 185
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	fc 01       	movw	r30, r24
    12c0:	80 81       	ld	r24, Z
    12c2:	88 2f       	mov	r24, r24
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	aa 27       	eor	r26, r26
    12c8:	97 fd       	sbrc	r25, 7
    12ca:	a0 95       	com	r26
    12cc:	ba 2f       	mov	r27, r26
    12ce:	48 e0       	ldi	r20, 0x08	; 8
    12d0:	50 e0       	ldi	r21, 0x00	; 0
    12d2:	20 e5       	ldi	r18, 0x50	; 80
    12d4:	30 e0       	ldi	r19, 0x00	; 0
    12d6:	84 1b       	sub	r24, r20
    12d8:	95 0b       	sbc	r25, r21
    12da:	28 17       	cp	r18, r24
    12dc:	39 07       	cpc	r19, r25
    12de:	08 f4       	brcc	.+2      	; 0x12e2 <__vector_39+0x56>
    12e0:	72 c0       	rjmp	.+228    	; 0x13c6 <__vector_39+0x13a>
    12e2:	8e 58       	subi	r24, 0x8E	; 142
    12e4:	9f 4f       	sbci	r25, 0xFF	; 255
    12e6:	fc 01       	movw	r30, r24
    12e8:	07 c3       	rjmp	.+1550   	; 0x18f8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    12ea:	10 92 48 02 	sts	0x0248, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    12ee:	90 91 48 02 	lds	r25, 0x0248
    12f2:	80 91 46 02 	lds	r24, 0x0246
    12f6:	98 17       	cp	r25, r24
    12f8:	b0 f4       	brcc	.+44     	; 0x1326 <__vector_39+0x9a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    12fa:	8b eb       	ldi	r24, 0xBB	; 187
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	20 91 48 02 	lds	r18, 0x0248
    1302:	31 e0       	ldi	r19, 0x01	; 1
    1304:	32 0f       	add	r19, r18
    1306:	30 93 48 02 	sts	0x0248, r19
    130a:	22 2f       	mov	r18, r18
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	2e 5b       	subi	r18, 0xBE	; 190
    1310:	3d 4f       	sbci	r19, 0xFD	; 253
    1312:	f9 01       	movw	r30, r18
    1314:	20 81       	ld	r18, Z
    1316:	fc 01       	movw	r30, r24
    1318:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    131a:	8c eb       	ldi	r24, 0xBC	; 188
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	25 e8       	ldi	r18, 0x85	; 133
    1320:	fc 01       	movw	r30, r24
    1322:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    1324:	5b c0       	rjmp	.+182    	; 0x13dc <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1326:	80 91 47 02 	lds	r24, 0x0247
    132a:	81 60       	ori	r24, 0x01	; 1
    132c:	80 93 47 02 	sts	0x0247, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1330:	8c eb       	ldi	r24, 0xBC	; 188
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	24 e9       	ldi	r18, 0x94	; 148
    1336:	fc 01       	movw	r30, r24
    1338:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    133a:	50 c0       	rjmp	.+160    	; 0x13dc <__vector_39+0x150>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    133c:	80 91 48 02 	lds	r24, 0x0248
    1340:	91 e0       	ldi	r25, 0x01	; 1
    1342:	98 0f       	add	r25, r24
    1344:	90 93 48 02 	sts	0x0248, r25
    1348:	88 2f       	mov	r24, r24
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	2b eb       	ldi	r18, 0xBB	; 187
    134e:	30 e0       	ldi	r19, 0x00	; 0
    1350:	f9 01       	movw	r30, r18
    1352:	20 81       	ld	r18, Z
    1354:	8e 5b       	subi	r24, 0xBE	; 190
    1356:	9d 4f       	sbci	r25, 0xFD	; 253
    1358:	fc 01       	movw	r30, r24
    135a:	20 83       	st	Z, r18
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    135c:	80 91 48 02 	lds	r24, 0x0248
    1360:	28 2f       	mov	r18, r24
    1362:	30 e0       	ldi	r19, 0x00	; 0
    1364:	80 91 46 02 	lds	r24, 0x0246
    1368:	88 2f       	mov	r24, r24
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	01 97       	sbiw	r24, 0x01	; 1
    136e:	28 17       	cp	r18, r24
    1370:	39 07       	cpc	r19, r25
    1372:	34 f4       	brge	.+12     	; 0x1380 <__vector_39+0xf4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1374:	8c eb       	ldi	r24, 0xBC	; 188
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	25 ec       	ldi	r18, 0xC5	; 197
    137a:	fc 01       	movw	r30, r24
    137c:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    137e:	2e c0       	rjmp	.+92     	; 0x13dc <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1380:	8c eb       	ldi	r24, 0xBC	; 188
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	25 e8       	ldi	r18, 0x85	; 133
    1386:	fc 01       	movw	r30, r24
    1388:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    138a:	28 c0       	rjmp	.+80     	; 0x13dc <__vector_39+0x150>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    138c:	80 91 48 02 	lds	r24, 0x0248
    1390:	88 2f       	mov	r24, r24
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	2b eb       	ldi	r18, 0xBB	; 187
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	f9 01       	movw	r30, r18
    139a:	20 81       	ld	r18, Z
    139c:	8e 5b       	subi	r24, 0xBE	; 190
    139e:	9d 4f       	sbci	r25, 0xFD	; 253
    13a0:	fc 01       	movw	r30, r24
    13a2:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    13a4:	80 91 47 02 	lds	r24, 0x0247
    13a8:	81 60       	ori	r24, 0x01	; 1
    13aa:	80 93 47 02 	sts	0x0247, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13ae:	8c eb       	ldi	r24, 0xBC	; 188
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	24 e9       	ldi	r18, 0x94	; 148
    13b4:	fc 01       	movw	r30, r24
    13b6:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    13b8:	11 c0       	rjmp	.+34     	; 0x13dc <__vector_39+0x150>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13ba:	8c eb       	ldi	r24, 0xBC	; 188
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	25 ea       	ldi	r18, 0xA5	; 165
    13c0:	fc 01       	movw	r30, r24
    13c2:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    13c4:	0b c0       	rjmp	.+22     	; 0x13dc <__vector_39+0x150>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    13c6:	89 eb       	ldi	r24, 0xB9	; 185
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	fc 01       	movw	r30, r24
    13cc:	80 81       	ld	r24, Z
    13ce:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    13d2:	8c eb       	ldi	r24, 0xBC	; 188
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	24 e0       	ldi	r18, 0x04	; 4
    13d8:	fc 01       	movw	r30, r24
    13da:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    13dc:	df 91       	pop	r29
    13de:	cf 91       	pop	r28
    13e0:	ff 91       	pop	r31
    13e2:	ef 91       	pop	r30
    13e4:	bf 91       	pop	r27
    13e6:	af 91       	pop	r26
    13e8:	9f 91       	pop	r25
    13ea:	8f 91       	pop	r24
    13ec:	5f 91       	pop	r21
    13ee:	4f 91       	pop	r20
    13f0:	3f 91       	pop	r19
    13f2:	2f 91       	pop	r18
    13f4:	0f 90       	pop	r0
    13f6:	00 92 5b 00 	sts	0x005B, r0
    13fa:	0f 90       	pop	r0
    13fc:	00 92 5f 00 	sts	0x005F, r0
    1400:	0f 90       	pop	r0
    1402:	1f 90       	pop	r1
    1404:	18 95       	reti

00001406 <UART_Init>:
#define XCK3 2
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
    1406:	cf 93       	push	r28
    1408:	df 93       	push	r29
    140a:	1f 92       	push	r1
    140c:	1f 92       	push	r1
    140e:	cd b7       	in	r28, 0x3d	; 61
    1410:	de b7       	in	r29, 0x3e	; 62
    1412:	9a 83       	std	Y+2, r25	; 0x02
    1414:	89 83       	std	Y+1, r24	; 0x01
	UBRR0H = (unsigned char)(ubrr>>8);
    1416:	85 ec       	ldi	r24, 0xC5	; 197
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	29 81       	ldd	r18, Y+1	; 0x01
    141c:	3a 81       	ldd	r19, Y+2	; 0x02
    141e:	23 2f       	mov	r18, r19
    1420:	33 27       	eor	r19, r19
    1422:	fc 01       	movw	r30, r24
    1424:	20 83       	st	Z, r18
	UBRR0L = (unsigned char)ubrr;
    1426:	84 ec       	ldi	r24, 0xC4	; 196
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	29 81       	ldd	r18, Y+1	; 0x01
    142c:	fc 01       	movw	r30, r24
    142e:	20 83       	st	Z, r18
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
    1430:	81 ec       	ldi	r24, 0xC1	; 193
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	28 e1       	ldi	r18, 0x18	; 24
    1436:	fc 01       	movw	r30, r24
    1438:	20 83       	st	Z, r18
		
	fdevopen(&UART_Transmit, &UART_Receive);
    143a:	61 e4       	ldi	r22, 0x41	; 65
    143c:	7a e0       	ldi	r23, 0x0A	; 10
    143e:	87 e2       	ldi	r24, 0x27	; 39
    1440:	9a e0       	ldi	r25, 0x0A	; 10
    1442:	7a d2       	rcall	.+1268   	; 0x1938 <fdevopen>
}
    1444:	0f 90       	pop	r0
    1446:	0f 90       	pop	r0
    1448:	df 91       	pop	r29
    144a:	cf 91       	pop	r28
    144c:	08 95       	ret

0000144e <UART_Transmit>:
	
void UART_Transmit( unsigned char data )
{
    144e:	cf 93       	push	r28
    1450:	df 93       	push	r29
    1452:	1f 92       	push	r1
    1454:	cd b7       	in	r28, 0x3d	; 61
    1456:	de b7       	in	r29, 0x3e	; 62
    1458:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
    145a:	00 00       	nop
    145c:	80 ec       	ldi	r24, 0xC0	; 192
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	fc 01       	movw	r30, r24
    1462:	80 81       	ld	r24, Z
    1464:	88 2f       	mov	r24, r24
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	80 72       	andi	r24, 0x20	; 32
    146a:	99 27       	eor	r25, r25
    146c:	00 97       	sbiw	r24, 0x00	; 0
    146e:	b1 f3       	breq	.-20     	; 0x145c <UART_Transmit+0xe>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
    1470:	86 ec       	ldi	r24, 0xC6	; 198
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	29 81       	ldd	r18, Y+1	; 0x01
    1476:	fc 01       	movw	r30, r24
    1478:	20 83       	st	Z, r18
}
    147a:	0f 90       	pop	r0
    147c:	df 91       	pop	r29
    147e:	cf 91       	pop	r28
    1480:	08 95       	ret

00001482 <UART_Receive>:

unsigned char UART_Receive(void)
	{
    1482:	cf 93       	push	r28
    1484:	df 93       	push	r29
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
    148a:	00 00       	nop
    148c:	80 ec       	ldi	r24, 0xC0	; 192
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	fc 01       	movw	r30, r24
    1492:	80 81       	ld	r24, Z
    1494:	88 23       	and	r24, r24
    1496:	d4 f7       	brge	.-12     	; 0x148c <UART_Receive+0xa>
			;
		/* Get and return received data from buffer*/
		return UDR0;
    1498:	86 ec       	ldi	r24, 0xC6	; 198
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	fc 01       	movw	r30, r24
    149e:	80 81       	ld	r24, Z
    14a0:	df 91       	pop	r29
    14a2:	cf 91       	pop	r28
    14a4:	08 95       	ret

000014a6 <__subsf3>:
    14a6:	50 58       	subi	r21, 0x80	; 128

000014a8 <__addsf3>:
    14a8:	bb 27       	eor	r27, r27
    14aa:	aa 27       	eor	r26, r26
    14ac:	0e d0       	rcall	.+28     	; 0x14ca <__addsf3x>
    14ae:	70 c1       	rjmp	.+736    	; 0x1790 <__fp_round>
    14b0:	61 d1       	rcall	.+706    	; 0x1774 <__fp_pscA>
    14b2:	30 f0       	brcs	.+12     	; 0x14c0 <__addsf3+0x18>
    14b4:	66 d1       	rcall	.+716    	; 0x1782 <__fp_pscB>
    14b6:	20 f0       	brcs	.+8      	; 0x14c0 <__addsf3+0x18>
    14b8:	31 f4       	brne	.+12     	; 0x14c6 <__addsf3+0x1e>
    14ba:	9f 3f       	cpi	r25, 0xFF	; 255
    14bc:	11 f4       	brne	.+4      	; 0x14c2 <__addsf3+0x1a>
    14be:	1e f4       	brtc	.+6      	; 0x14c6 <__addsf3+0x1e>
    14c0:	56 c1       	rjmp	.+684    	; 0x176e <__fp_nan>
    14c2:	0e f4       	brtc	.+2      	; 0x14c6 <__addsf3+0x1e>
    14c4:	e0 95       	com	r30
    14c6:	e7 fb       	bst	r30, 7
    14c8:	4c c1       	rjmp	.+664    	; 0x1762 <__fp_inf>

000014ca <__addsf3x>:
    14ca:	e9 2f       	mov	r30, r25
    14cc:	72 d1       	rcall	.+740    	; 0x17b2 <__fp_split3>
    14ce:	80 f3       	brcs	.-32     	; 0x14b0 <__addsf3+0x8>
    14d0:	ba 17       	cp	r27, r26
    14d2:	62 07       	cpc	r22, r18
    14d4:	73 07       	cpc	r23, r19
    14d6:	84 07       	cpc	r24, r20
    14d8:	95 07       	cpc	r25, r21
    14da:	18 f0       	brcs	.+6      	; 0x14e2 <__addsf3x+0x18>
    14dc:	71 f4       	brne	.+28     	; 0x14fa <__addsf3x+0x30>
    14de:	9e f5       	brtc	.+102    	; 0x1546 <__addsf3x+0x7c>
    14e0:	8a c1       	rjmp	.+788    	; 0x17f6 <__fp_zero>
    14e2:	0e f4       	brtc	.+2      	; 0x14e6 <__addsf3x+0x1c>
    14e4:	e0 95       	com	r30
    14e6:	0b 2e       	mov	r0, r27
    14e8:	ba 2f       	mov	r27, r26
    14ea:	a0 2d       	mov	r26, r0
    14ec:	0b 01       	movw	r0, r22
    14ee:	b9 01       	movw	r22, r18
    14f0:	90 01       	movw	r18, r0
    14f2:	0c 01       	movw	r0, r24
    14f4:	ca 01       	movw	r24, r20
    14f6:	a0 01       	movw	r20, r0
    14f8:	11 24       	eor	r1, r1
    14fa:	ff 27       	eor	r31, r31
    14fc:	59 1b       	sub	r21, r25
    14fe:	99 f0       	breq	.+38     	; 0x1526 <__addsf3x+0x5c>
    1500:	59 3f       	cpi	r21, 0xF9	; 249
    1502:	50 f4       	brcc	.+20     	; 0x1518 <__addsf3x+0x4e>
    1504:	50 3e       	cpi	r21, 0xE0	; 224
    1506:	68 f1       	brcs	.+90     	; 0x1562 <__addsf3x+0x98>
    1508:	1a 16       	cp	r1, r26
    150a:	f0 40       	sbci	r31, 0x00	; 0
    150c:	a2 2f       	mov	r26, r18
    150e:	23 2f       	mov	r18, r19
    1510:	34 2f       	mov	r19, r20
    1512:	44 27       	eor	r20, r20
    1514:	58 5f       	subi	r21, 0xF8	; 248
    1516:	f3 cf       	rjmp	.-26     	; 0x14fe <__addsf3x+0x34>
    1518:	46 95       	lsr	r20
    151a:	37 95       	ror	r19
    151c:	27 95       	ror	r18
    151e:	a7 95       	ror	r26
    1520:	f0 40       	sbci	r31, 0x00	; 0
    1522:	53 95       	inc	r21
    1524:	c9 f7       	brne	.-14     	; 0x1518 <__addsf3x+0x4e>
    1526:	7e f4       	brtc	.+30     	; 0x1546 <__addsf3x+0x7c>
    1528:	1f 16       	cp	r1, r31
    152a:	ba 0b       	sbc	r27, r26
    152c:	62 0b       	sbc	r22, r18
    152e:	73 0b       	sbc	r23, r19
    1530:	84 0b       	sbc	r24, r20
    1532:	ba f0       	brmi	.+46     	; 0x1562 <__addsf3x+0x98>
    1534:	91 50       	subi	r25, 0x01	; 1
    1536:	a1 f0       	breq	.+40     	; 0x1560 <__addsf3x+0x96>
    1538:	ff 0f       	add	r31, r31
    153a:	bb 1f       	adc	r27, r27
    153c:	66 1f       	adc	r22, r22
    153e:	77 1f       	adc	r23, r23
    1540:	88 1f       	adc	r24, r24
    1542:	c2 f7       	brpl	.-16     	; 0x1534 <__addsf3x+0x6a>
    1544:	0e c0       	rjmp	.+28     	; 0x1562 <__addsf3x+0x98>
    1546:	ba 0f       	add	r27, r26
    1548:	62 1f       	adc	r22, r18
    154a:	73 1f       	adc	r23, r19
    154c:	84 1f       	adc	r24, r20
    154e:	48 f4       	brcc	.+18     	; 0x1562 <__addsf3x+0x98>
    1550:	87 95       	ror	r24
    1552:	77 95       	ror	r23
    1554:	67 95       	ror	r22
    1556:	b7 95       	ror	r27
    1558:	f7 95       	ror	r31
    155a:	9e 3f       	cpi	r25, 0xFE	; 254
    155c:	08 f0       	brcs	.+2      	; 0x1560 <__addsf3x+0x96>
    155e:	b3 cf       	rjmp	.-154    	; 0x14c6 <__addsf3+0x1e>
    1560:	93 95       	inc	r25
    1562:	88 0f       	add	r24, r24
    1564:	08 f0       	brcs	.+2      	; 0x1568 <__addsf3x+0x9e>
    1566:	99 27       	eor	r25, r25
    1568:	ee 0f       	add	r30, r30
    156a:	97 95       	ror	r25
    156c:	87 95       	ror	r24
    156e:	08 95       	ret

00001570 <__cmpsf2>:
    1570:	d4 d0       	rcall	.+424    	; 0x171a <__fp_cmp>
    1572:	08 f4       	brcc	.+2      	; 0x1576 <__cmpsf2+0x6>
    1574:	81 e0       	ldi	r24, 0x01	; 1
    1576:	08 95       	ret

00001578 <__divsf3>:
    1578:	0c d0       	rcall	.+24     	; 0x1592 <__divsf3x>
    157a:	0a c1       	rjmp	.+532    	; 0x1790 <__fp_round>
    157c:	02 d1       	rcall	.+516    	; 0x1782 <__fp_pscB>
    157e:	40 f0       	brcs	.+16     	; 0x1590 <__divsf3+0x18>
    1580:	f9 d0       	rcall	.+498    	; 0x1774 <__fp_pscA>
    1582:	30 f0       	brcs	.+12     	; 0x1590 <__divsf3+0x18>
    1584:	21 f4       	brne	.+8      	; 0x158e <__divsf3+0x16>
    1586:	5f 3f       	cpi	r21, 0xFF	; 255
    1588:	19 f0       	breq	.+6      	; 0x1590 <__divsf3+0x18>
    158a:	eb c0       	rjmp	.+470    	; 0x1762 <__fp_inf>
    158c:	51 11       	cpse	r21, r1
    158e:	34 c1       	rjmp	.+616    	; 0x17f8 <__fp_szero>
    1590:	ee c0       	rjmp	.+476    	; 0x176e <__fp_nan>

00001592 <__divsf3x>:
    1592:	0f d1       	rcall	.+542    	; 0x17b2 <__fp_split3>
    1594:	98 f3       	brcs	.-26     	; 0x157c <__divsf3+0x4>

00001596 <__divsf3_pse>:
    1596:	99 23       	and	r25, r25
    1598:	c9 f3       	breq	.-14     	; 0x158c <__divsf3+0x14>
    159a:	55 23       	and	r21, r21
    159c:	b1 f3       	breq	.-20     	; 0x158a <__divsf3+0x12>
    159e:	95 1b       	sub	r25, r21
    15a0:	55 0b       	sbc	r21, r21
    15a2:	bb 27       	eor	r27, r27
    15a4:	aa 27       	eor	r26, r26
    15a6:	62 17       	cp	r22, r18
    15a8:	73 07       	cpc	r23, r19
    15aa:	84 07       	cpc	r24, r20
    15ac:	38 f0       	brcs	.+14     	; 0x15bc <__divsf3_pse+0x26>
    15ae:	9f 5f       	subi	r25, 0xFF	; 255
    15b0:	5f 4f       	sbci	r21, 0xFF	; 255
    15b2:	22 0f       	add	r18, r18
    15b4:	33 1f       	adc	r19, r19
    15b6:	44 1f       	adc	r20, r20
    15b8:	aa 1f       	adc	r26, r26
    15ba:	a9 f3       	breq	.-22     	; 0x15a6 <__divsf3_pse+0x10>
    15bc:	33 d0       	rcall	.+102    	; 0x1624 <__divsf3_pse+0x8e>
    15be:	0e 2e       	mov	r0, r30
    15c0:	3a f0       	brmi	.+14     	; 0x15d0 <__divsf3_pse+0x3a>
    15c2:	e0 e8       	ldi	r30, 0x80	; 128
    15c4:	30 d0       	rcall	.+96     	; 0x1626 <__divsf3_pse+0x90>
    15c6:	91 50       	subi	r25, 0x01	; 1
    15c8:	50 40       	sbci	r21, 0x00	; 0
    15ca:	e6 95       	lsr	r30
    15cc:	00 1c       	adc	r0, r0
    15ce:	ca f7       	brpl	.-14     	; 0x15c2 <__divsf3_pse+0x2c>
    15d0:	29 d0       	rcall	.+82     	; 0x1624 <__divsf3_pse+0x8e>
    15d2:	fe 2f       	mov	r31, r30
    15d4:	27 d0       	rcall	.+78     	; 0x1624 <__divsf3_pse+0x8e>
    15d6:	66 0f       	add	r22, r22
    15d8:	77 1f       	adc	r23, r23
    15da:	88 1f       	adc	r24, r24
    15dc:	bb 1f       	adc	r27, r27
    15de:	26 17       	cp	r18, r22
    15e0:	37 07       	cpc	r19, r23
    15e2:	48 07       	cpc	r20, r24
    15e4:	ab 07       	cpc	r26, r27
    15e6:	b0 e8       	ldi	r27, 0x80	; 128
    15e8:	09 f0       	breq	.+2      	; 0x15ec <__divsf3_pse+0x56>
    15ea:	bb 0b       	sbc	r27, r27
    15ec:	80 2d       	mov	r24, r0
    15ee:	bf 01       	movw	r22, r30
    15f0:	ff 27       	eor	r31, r31
    15f2:	93 58       	subi	r25, 0x83	; 131
    15f4:	5f 4f       	sbci	r21, 0xFF	; 255
    15f6:	2a f0       	brmi	.+10     	; 0x1602 <__divsf3_pse+0x6c>
    15f8:	9e 3f       	cpi	r25, 0xFE	; 254
    15fa:	51 05       	cpc	r21, r1
    15fc:	68 f0       	brcs	.+26     	; 0x1618 <__divsf3_pse+0x82>
    15fe:	b1 c0       	rjmp	.+354    	; 0x1762 <__fp_inf>
    1600:	fb c0       	rjmp	.+502    	; 0x17f8 <__fp_szero>
    1602:	5f 3f       	cpi	r21, 0xFF	; 255
    1604:	ec f3       	brlt	.-6      	; 0x1600 <__divsf3_pse+0x6a>
    1606:	98 3e       	cpi	r25, 0xE8	; 232
    1608:	dc f3       	brlt	.-10     	; 0x1600 <__divsf3_pse+0x6a>
    160a:	86 95       	lsr	r24
    160c:	77 95       	ror	r23
    160e:	67 95       	ror	r22
    1610:	b7 95       	ror	r27
    1612:	f7 95       	ror	r31
    1614:	9f 5f       	subi	r25, 0xFF	; 255
    1616:	c9 f7       	brne	.-14     	; 0x160a <__divsf3_pse+0x74>
    1618:	88 0f       	add	r24, r24
    161a:	91 1d       	adc	r25, r1
    161c:	96 95       	lsr	r25
    161e:	87 95       	ror	r24
    1620:	97 f9       	bld	r25, 7
    1622:	08 95       	ret
    1624:	e1 e0       	ldi	r30, 0x01	; 1
    1626:	66 0f       	add	r22, r22
    1628:	77 1f       	adc	r23, r23
    162a:	88 1f       	adc	r24, r24
    162c:	bb 1f       	adc	r27, r27
    162e:	62 17       	cp	r22, r18
    1630:	73 07       	cpc	r23, r19
    1632:	84 07       	cpc	r24, r20
    1634:	ba 07       	cpc	r27, r26
    1636:	20 f0       	brcs	.+8      	; 0x1640 <__divsf3_pse+0xaa>
    1638:	62 1b       	sub	r22, r18
    163a:	73 0b       	sbc	r23, r19
    163c:	84 0b       	sbc	r24, r20
    163e:	ba 0b       	sbc	r27, r26
    1640:	ee 1f       	adc	r30, r30
    1642:	88 f7       	brcc	.-30     	; 0x1626 <__divsf3_pse+0x90>
    1644:	e0 95       	com	r30
    1646:	08 95       	ret

00001648 <__fixunssfsi>:
    1648:	bc d0       	rcall	.+376    	; 0x17c2 <__fp_splitA>
    164a:	88 f0       	brcs	.+34     	; 0x166e <__fixunssfsi+0x26>
    164c:	9f 57       	subi	r25, 0x7F	; 127
    164e:	90 f0       	brcs	.+36     	; 0x1674 <__fixunssfsi+0x2c>
    1650:	b9 2f       	mov	r27, r25
    1652:	99 27       	eor	r25, r25
    1654:	b7 51       	subi	r27, 0x17	; 23
    1656:	a0 f0       	brcs	.+40     	; 0x1680 <__fixunssfsi+0x38>
    1658:	d1 f0       	breq	.+52     	; 0x168e <__fixunssfsi+0x46>
    165a:	66 0f       	add	r22, r22
    165c:	77 1f       	adc	r23, r23
    165e:	88 1f       	adc	r24, r24
    1660:	99 1f       	adc	r25, r25
    1662:	1a f0       	brmi	.+6      	; 0x166a <__fixunssfsi+0x22>
    1664:	ba 95       	dec	r27
    1666:	c9 f7       	brne	.-14     	; 0x165a <__fixunssfsi+0x12>
    1668:	12 c0       	rjmp	.+36     	; 0x168e <__fixunssfsi+0x46>
    166a:	b1 30       	cpi	r27, 0x01	; 1
    166c:	81 f0       	breq	.+32     	; 0x168e <__fixunssfsi+0x46>
    166e:	c3 d0       	rcall	.+390    	; 0x17f6 <__fp_zero>
    1670:	b1 e0       	ldi	r27, 0x01	; 1
    1672:	08 95       	ret
    1674:	c0 c0       	rjmp	.+384    	; 0x17f6 <__fp_zero>
    1676:	67 2f       	mov	r22, r23
    1678:	78 2f       	mov	r23, r24
    167a:	88 27       	eor	r24, r24
    167c:	b8 5f       	subi	r27, 0xF8	; 248
    167e:	39 f0       	breq	.+14     	; 0x168e <__fixunssfsi+0x46>
    1680:	b9 3f       	cpi	r27, 0xF9	; 249
    1682:	cc f3       	brlt	.-14     	; 0x1676 <__fixunssfsi+0x2e>
    1684:	86 95       	lsr	r24
    1686:	77 95       	ror	r23
    1688:	67 95       	ror	r22
    168a:	b3 95       	inc	r27
    168c:	d9 f7       	brne	.-10     	; 0x1684 <__fixunssfsi+0x3c>
    168e:	3e f4       	brtc	.+14     	; 0x169e <__fixunssfsi+0x56>
    1690:	90 95       	com	r25
    1692:	80 95       	com	r24
    1694:	70 95       	com	r23
    1696:	61 95       	neg	r22
    1698:	7f 4f       	sbci	r23, 0xFF	; 255
    169a:	8f 4f       	sbci	r24, 0xFF	; 255
    169c:	9f 4f       	sbci	r25, 0xFF	; 255
    169e:	08 95       	ret

000016a0 <__floatunsisf>:
    16a0:	e8 94       	clt
    16a2:	09 c0       	rjmp	.+18     	; 0x16b6 <__floatsisf+0x12>

000016a4 <__floatsisf>:
    16a4:	97 fb       	bst	r25, 7
    16a6:	3e f4       	brtc	.+14     	; 0x16b6 <__floatsisf+0x12>
    16a8:	90 95       	com	r25
    16aa:	80 95       	com	r24
    16ac:	70 95       	com	r23
    16ae:	61 95       	neg	r22
    16b0:	7f 4f       	sbci	r23, 0xFF	; 255
    16b2:	8f 4f       	sbci	r24, 0xFF	; 255
    16b4:	9f 4f       	sbci	r25, 0xFF	; 255
    16b6:	99 23       	and	r25, r25
    16b8:	a9 f0       	breq	.+42     	; 0x16e4 <__floatsisf+0x40>
    16ba:	f9 2f       	mov	r31, r25
    16bc:	96 e9       	ldi	r25, 0x96	; 150
    16be:	bb 27       	eor	r27, r27
    16c0:	93 95       	inc	r25
    16c2:	f6 95       	lsr	r31
    16c4:	87 95       	ror	r24
    16c6:	77 95       	ror	r23
    16c8:	67 95       	ror	r22
    16ca:	b7 95       	ror	r27
    16cc:	f1 11       	cpse	r31, r1
    16ce:	f8 cf       	rjmp	.-16     	; 0x16c0 <__floatsisf+0x1c>
    16d0:	fa f4       	brpl	.+62     	; 0x1710 <__floatsisf+0x6c>
    16d2:	bb 0f       	add	r27, r27
    16d4:	11 f4       	brne	.+4      	; 0x16da <__floatsisf+0x36>
    16d6:	60 ff       	sbrs	r22, 0
    16d8:	1b c0       	rjmp	.+54     	; 0x1710 <__floatsisf+0x6c>
    16da:	6f 5f       	subi	r22, 0xFF	; 255
    16dc:	7f 4f       	sbci	r23, 0xFF	; 255
    16de:	8f 4f       	sbci	r24, 0xFF	; 255
    16e0:	9f 4f       	sbci	r25, 0xFF	; 255
    16e2:	16 c0       	rjmp	.+44     	; 0x1710 <__floatsisf+0x6c>
    16e4:	88 23       	and	r24, r24
    16e6:	11 f0       	breq	.+4      	; 0x16ec <__floatsisf+0x48>
    16e8:	96 e9       	ldi	r25, 0x96	; 150
    16ea:	11 c0       	rjmp	.+34     	; 0x170e <__floatsisf+0x6a>
    16ec:	77 23       	and	r23, r23
    16ee:	21 f0       	breq	.+8      	; 0x16f8 <__floatsisf+0x54>
    16f0:	9e e8       	ldi	r25, 0x8E	; 142
    16f2:	87 2f       	mov	r24, r23
    16f4:	76 2f       	mov	r23, r22
    16f6:	05 c0       	rjmp	.+10     	; 0x1702 <__floatsisf+0x5e>
    16f8:	66 23       	and	r22, r22
    16fa:	71 f0       	breq	.+28     	; 0x1718 <__floatsisf+0x74>
    16fc:	96 e8       	ldi	r25, 0x86	; 134
    16fe:	86 2f       	mov	r24, r22
    1700:	70 e0       	ldi	r23, 0x00	; 0
    1702:	60 e0       	ldi	r22, 0x00	; 0
    1704:	2a f0       	brmi	.+10     	; 0x1710 <__floatsisf+0x6c>
    1706:	9a 95       	dec	r25
    1708:	66 0f       	add	r22, r22
    170a:	77 1f       	adc	r23, r23
    170c:	88 1f       	adc	r24, r24
    170e:	da f7       	brpl	.-10     	; 0x1706 <__floatsisf+0x62>
    1710:	88 0f       	add	r24, r24
    1712:	96 95       	lsr	r25
    1714:	87 95       	ror	r24
    1716:	97 f9       	bld	r25, 7
    1718:	08 95       	ret

0000171a <__fp_cmp>:
    171a:	99 0f       	add	r25, r25
    171c:	00 08       	sbc	r0, r0
    171e:	55 0f       	add	r21, r21
    1720:	aa 0b       	sbc	r26, r26
    1722:	e0 e8       	ldi	r30, 0x80	; 128
    1724:	fe ef       	ldi	r31, 0xFE	; 254
    1726:	16 16       	cp	r1, r22
    1728:	17 06       	cpc	r1, r23
    172a:	e8 07       	cpc	r30, r24
    172c:	f9 07       	cpc	r31, r25
    172e:	c0 f0       	brcs	.+48     	; 0x1760 <__fp_cmp+0x46>
    1730:	12 16       	cp	r1, r18
    1732:	13 06       	cpc	r1, r19
    1734:	e4 07       	cpc	r30, r20
    1736:	f5 07       	cpc	r31, r21
    1738:	98 f0       	brcs	.+38     	; 0x1760 <__fp_cmp+0x46>
    173a:	62 1b       	sub	r22, r18
    173c:	73 0b       	sbc	r23, r19
    173e:	84 0b       	sbc	r24, r20
    1740:	95 0b       	sbc	r25, r21
    1742:	39 f4       	brne	.+14     	; 0x1752 <__fp_cmp+0x38>
    1744:	0a 26       	eor	r0, r26
    1746:	61 f0       	breq	.+24     	; 0x1760 <__fp_cmp+0x46>
    1748:	23 2b       	or	r18, r19
    174a:	24 2b       	or	r18, r20
    174c:	25 2b       	or	r18, r21
    174e:	21 f4       	brne	.+8      	; 0x1758 <__fp_cmp+0x3e>
    1750:	08 95       	ret
    1752:	0a 26       	eor	r0, r26
    1754:	09 f4       	brne	.+2      	; 0x1758 <__fp_cmp+0x3e>
    1756:	a1 40       	sbci	r26, 0x01	; 1
    1758:	a6 95       	lsr	r26
    175a:	8f ef       	ldi	r24, 0xFF	; 255
    175c:	81 1d       	adc	r24, r1
    175e:	81 1d       	adc	r24, r1
    1760:	08 95       	ret

00001762 <__fp_inf>:
    1762:	97 f9       	bld	r25, 7
    1764:	9f 67       	ori	r25, 0x7F	; 127
    1766:	80 e8       	ldi	r24, 0x80	; 128
    1768:	70 e0       	ldi	r23, 0x00	; 0
    176a:	60 e0       	ldi	r22, 0x00	; 0
    176c:	08 95       	ret

0000176e <__fp_nan>:
    176e:	9f ef       	ldi	r25, 0xFF	; 255
    1770:	80 ec       	ldi	r24, 0xC0	; 192
    1772:	08 95       	ret

00001774 <__fp_pscA>:
    1774:	00 24       	eor	r0, r0
    1776:	0a 94       	dec	r0
    1778:	16 16       	cp	r1, r22
    177a:	17 06       	cpc	r1, r23
    177c:	18 06       	cpc	r1, r24
    177e:	09 06       	cpc	r0, r25
    1780:	08 95       	ret

00001782 <__fp_pscB>:
    1782:	00 24       	eor	r0, r0
    1784:	0a 94       	dec	r0
    1786:	12 16       	cp	r1, r18
    1788:	13 06       	cpc	r1, r19
    178a:	14 06       	cpc	r1, r20
    178c:	05 06       	cpc	r0, r21
    178e:	08 95       	ret

00001790 <__fp_round>:
    1790:	09 2e       	mov	r0, r25
    1792:	03 94       	inc	r0
    1794:	00 0c       	add	r0, r0
    1796:	11 f4       	brne	.+4      	; 0x179c <__fp_round+0xc>
    1798:	88 23       	and	r24, r24
    179a:	52 f0       	brmi	.+20     	; 0x17b0 <__fp_round+0x20>
    179c:	bb 0f       	add	r27, r27
    179e:	40 f4       	brcc	.+16     	; 0x17b0 <__fp_round+0x20>
    17a0:	bf 2b       	or	r27, r31
    17a2:	11 f4       	brne	.+4      	; 0x17a8 <__fp_round+0x18>
    17a4:	60 ff       	sbrs	r22, 0
    17a6:	04 c0       	rjmp	.+8      	; 0x17b0 <__fp_round+0x20>
    17a8:	6f 5f       	subi	r22, 0xFF	; 255
    17aa:	7f 4f       	sbci	r23, 0xFF	; 255
    17ac:	8f 4f       	sbci	r24, 0xFF	; 255
    17ae:	9f 4f       	sbci	r25, 0xFF	; 255
    17b0:	08 95       	ret

000017b2 <__fp_split3>:
    17b2:	57 fd       	sbrc	r21, 7
    17b4:	90 58       	subi	r25, 0x80	; 128
    17b6:	44 0f       	add	r20, r20
    17b8:	55 1f       	adc	r21, r21
    17ba:	59 f0       	breq	.+22     	; 0x17d2 <__fp_splitA+0x10>
    17bc:	5f 3f       	cpi	r21, 0xFF	; 255
    17be:	71 f0       	breq	.+28     	; 0x17dc <__fp_splitA+0x1a>
    17c0:	47 95       	ror	r20

000017c2 <__fp_splitA>:
    17c2:	88 0f       	add	r24, r24
    17c4:	97 fb       	bst	r25, 7
    17c6:	99 1f       	adc	r25, r25
    17c8:	61 f0       	breq	.+24     	; 0x17e2 <__fp_splitA+0x20>
    17ca:	9f 3f       	cpi	r25, 0xFF	; 255
    17cc:	79 f0       	breq	.+30     	; 0x17ec <__fp_splitA+0x2a>
    17ce:	87 95       	ror	r24
    17d0:	08 95       	ret
    17d2:	12 16       	cp	r1, r18
    17d4:	13 06       	cpc	r1, r19
    17d6:	14 06       	cpc	r1, r20
    17d8:	55 1f       	adc	r21, r21
    17da:	f2 cf       	rjmp	.-28     	; 0x17c0 <__fp_split3+0xe>
    17dc:	46 95       	lsr	r20
    17de:	f1 df       	rcall	.-30     	; 0x17c2 <__fp_splitA>
    17e0:	08 c0       	rjmp	.+16     	; 0x17f2 <__fp_splitA+0x30>
    17e2:	16 16       	cp	r1, r22
    17e4:	17 06       	cpc	r1, r23
    17e6:	18 06       	cpc	r1, r24
    17e8:	99 1f       	adc	r25, r25
    17ea:	f1 cf       	rjmp	.-30     	; 0x17ce <__fp_splitA+0xc>
    17ec:	86 95       	lsr	r24
    17ee:	71 05       	cpc	r23, r1
    17f0:	61 05       	cpc	r22, r1
    17f2:	08 94       	sec
    17f4:	08 95       	ret

000017f6 <__fp_zero>:
    17f6:	e8 94       	clt

000017f8 <__fp_szero>:
    17f8:	bb 27       	eor	r27, r27
    17fa:	66 27       	eor	r22, r22
    17fc:	77 27       	eor	r23, r23
    17fe:	cb 01       	movw	r24, r22
    1800:	97 f9       	bld	r25, 7
    1802:	08 95       	ret

00001804 <__gesf2>:
    1804:	8a df       	rcall	.-236    	; 0x171a <__fp_cmp>
    1806:	08 f4       	brcc	.+2      	; 0x180a <__gesf2+0x6>
    1808:	8f ef       	ldi	r24, 0xFF	; 255
    180a:	08 95       	ret

0000180c <__mulsf3>:
    180c:	0b d0       	rcall	.+22     	; 0x1824 <__mulsf3x>
    180e:	c0 cf       	rjmp	.-128    	; 0x1790 <__fp_round>
    1810:	b1 df       	rcall	.-158    	; 0x1774 <__fp_pscA>
    1812:	28 f0       	brcs	.+10     	; 0x181e <__mulsf3+0x12>
    1814:	b6 df       	rcall	.-148    	; 0x1782 <__fp_pscB>
    1816:	18 f0       	brcs	.+6      	; 0x181e <__mulsf3+0x12>
    1818:	95 23       	and	r25, r21
    181a:	09 f0       	breq	.+2      	; 0x181e <__mulsf3+0x12>
    181c:	a2 cf       	rjmp	.-188    	; 0x1762 <__fp_inf>
    181e:	a7 cf       	rjmp	.-178    	; 0x176e <__fp_nan>
    1820:	11 24       	eor	r1, r1
    1822:	ea cf       	rjmp	.-44     	; 0x17f8 <__fp_szero>

00001824 <__mulsf3x>:
    1824:	c6 df       	rcall	.-116    	; 0x17b2 <__fp_split3>
    1826:	a0 f3       	brcs	.-24     	; 0x1810 <__mulsf3+0x4>

00001828 <__mulsf3_pse>:
    1828:	95 9f       	mul	r25, r21
    182a:	d1 f3       	breq	.-12     	; 0x1820 <__mulsf3+0x14>
    182c:	95 0f       	add	r25, r21
    182e:	50 e0       	ldi	r21, 0x00	; 0
    1830:	55 1f       	adc	r21, r21
    1832:	62 9f       	mul	r22, r18
    1834:	f0 01       	movw	r30, r0
    1836:	72 9f       	mul	r23, r18
    1838:	bb 27       	eor	r27, r27
    183a:	f0 0d       	add	r31, r0
    183c:	b1 1d       	adc	r27, r1
    183e:	63 9f       	mul	r22, r19
    1840:	aa 27       	eor	r26, r26
    1842:	f0 0d       	add	r31, r0
    1844:	b1 1d       	adc	r27, r1
    1846:	aa 1f       	adc	r26, r26
    1848:	64 9f       	mul	r22, r20
    184a:	66 27       	eor	r22, r22
    184c:	b0 0d       	add	r27, r0
    184e:	a1 1d       	adc	r26, r1
    1850:	66 1f       	adc	r22, r22
    1852:	82 9f       	mul	r24, r18
    1854:	22 27       	eor	r18, r18
    1856:	b0 0d       	add	r27, r0
    1858:	a1 1d       	adc	r26, r1
    185a:	62 1f       	adc	r22, r18
    185c:	73 9f       	mul	r23, r19
    185e:	b0 0d       	add	r27, r0
    1860:	a1 1d       	adc	r26, r1
    1862:	62 1f       	adc	r22, r18
    1864:	83 9f       	mul	r24, r19
    1866:	a0 0d       	add	r26, r0
    1868:	61 1d       	adc	r22, r1
    186a:	22 1f       	adc	r18, r18
    186c:	74 9f       	mul	r23, r20
    186e:	33 27       	eor	r19, r19
    1870:	a0 0d       	add	r26, r0
    1872:	61 1d       	adc	r22, r1
    1874:	23 1f       	adc	r18, r19
    1876:	84 9f       	mul	r24, r20
    1878:	60 0d       	add	r22, r0
    187a:	21 1d       	adc	r18, r1
    187c:	82 2f       	mov	r24, r18
    187e:	76 2f       	mov	r23, r22
    1880:	6a 2f       	mov	r22, r26
    1882:	11 24       	eor	r1, r1
    1884:	9f 57       	subi	r25, 0x7F	; 127
    1886:	50 40       	sbci	r21, 0x00	; 0
    1888:	8a f0       	brmi	.+34     	; 0x18ac <__mulsf3_pse+0x84>
    188a:	e1 f0       	breq	.+56     	; 0x18c4 <__mulsf3_pse+0x9c>
    188c:	88 23       	and	r24, r24
    188e:	4a f0       	brmi	.+18     	; 0x18a2 <__mulsf3_pse+0x7a>
    1890:	ee 0f       	add	r30, r30
    1892:	ff 1f       	adc	r31, r31
    1894:	bb 1f       	adc	r27, r27
    1896:	66 1f       	adc	r22, r22
    1898:	77 1f       	adc	r23, r23
    189a:	88 1f       	adc	r24, r24
    189c:	91 50       	subi	r25, 0x01	; 1
    189e:	50 40       	sbci	r21, 0x00	; 0
    18a0:	a9 f7       	brne	.-22     	; 0x188c <__mulsf3_pse+0x64>
    18a2:	9e 3f       	cpi	r25, 0xFE	; 254
    18a4:	51 05       	cpc	r21, r1
    18a6:	70 f0       	brcs	.+28     	; 0x18c4 <__mulsf3_pse+0x9c>
    18a8:	5c cf       	rjmp	.-328    	; 0x1762 <__fp_inf>
    18aa:	a6 cf       	rjmp	.-180    	; 0x17f8 <__fp_szero>
    18ac:	5f 3f       	cpi	r21, 0xFF	; 255
    18ae:	ec f3       	brlt	.-6      	; 0x18aa <__mulsf3_pse+0x82>
    18b0:	98 3e       	cpi	r25, 0xE8	; 232
    18b2:	dc f3       	brlt	.-10     	; 0x18aa <__mulsf3_pse+0x82>
    18b4:	86 95       	lsr	r24
    18b6:	77 95       	ror	r23
    18b8:	67 95       	ror	r22
    18ba:	b7 95       	ror	r27
    18bc:	f7 95       	ror	r31
    18be:	e7 95       	ror	r30
    18c0:	9f 5f       	subi	r25, 0xFF	; 255
    18c2:	c1 f7       	brne	.-16     	; 0x18b4 <__mulsf3_pse+0x8c>
    18c4:	fe 2b       	or	r31, r30
    18c6:	88 0f       	add	r24, r24
    18c8:	91 1d       	adc	r25, r1
    18ca:	96 95       	lsr	r25
    18cc:	87 95       	ror	r24
    18ce:	97 f9       	bld	r25, 7
    18d0:	08 95       	ret

000018d2 <__divmodhi4>:
    18d2:	97 fb       	bst	r25, 7
    18d4:	07 2e       	mov	r0, r23
    18d6:	16 f4       	brtc	.+4      	; 0x18dc <__divmodhi4+0xa>
    18d8:	00 94       	com	r0
    18da:	06 d0       	rcall	.+12     	; 0x18e8 <__divmodhi4_neg1>
    18dc:	77 fd       	sbrc	r23, 7
    18de:	08 d0       	rcall	.+16     	; 0x18f0 <__divmodhi4_neg2>
    18e0:	11 d0       	rcall	.+34     	; 0x1904 <__udivmodhi4>
    18e2:	07 fc       	sbrc	r0, 7
    18e4:	05 d0       	rcall	.+10     	; 0x18f0 <__divmodhi4_neg2>
    18e6:	3e f4       	brtc	.+14     	; 0x18f6 <__divmodhi4_exit>

000018e8 <__divmodhi4_neg1>:
    18e8:	90 95       	com	r25
    18ea:	81 95       	neg	r24
    18ec:	9f 4f       	sbci	r25, 0xFF	; 255
    18ee:	08 95       	ret

000018f0 <__divmodhi4_neg2>:
    18f0:	70 95       	com	r23
    18f2:	61 95       	neg	r22
    18f4:	7f 4f       	sbci	r23, 0xFF	; 255

000018f6 <__divmodhi4_exit>:
    18f6:	08 95       	ret

000018f8 <__tablejump2__>:
    18f8:	ee 0f       	add	r30, r30
    18fa:	ff 1f       	adc	r31, r31

000018fc <__tablejump__>:
    18fc:	05 90       	lpm	r0, Z+
    18fe:	f4 91       	lpm	r31, Z
    1900:	e0 2d       	mov	r30, r0
    1902:	19 94       	eijmp

00001904 <__udivmodhi4>:
    1904:	aa 1b       	sub	r26, r26
    1906:	bb 1b       	sub	r27, r27
    1908:	51 e1       	ldi	r21, 0x11	; 17
    190a:	07 c0       	rjmp	.+14     	; 0x191a <__udivmodhi4_ep>

0000190c <__udivmodhi4_loop>:
    190c:	aa 1f       	adc	r26, r26
    190e:	bb 1f       	adc	r27, r27
    1910:	a6 17       	cp	r26, r22
    1912:	b7 07       	cpc	r27, r23
    1914:	10 f0       	brcs	.+4      	; 0x191a <__udivmodhi4_ep>
    1916:	a6 1b       	sub	r26, r22
    1918:	b7 0b       	sbc	r27, r23

0000191a <__udivmodhi4_ep>:
    191a:	88 1f       	adc	r24, r24
    191c:	99 1f       	adc	r25, r25
    191e:	5a 95       	dec	r21
    1920:	a9 f7       	brne	.-22     	; 0x190c <__udivmodhi4_loop>
    1922:	80 95       	com	r24
    1924:	90 95       	com	r25
    1926:	bc 01       	movw	r22, r24
    1928:	cd 01       	movw	r24, r26
    192a:	08 95       	ret

0000192c <abs>:
    192c:	97 ff       	sbrs	r25, 7
    192e:	03 c0       	rjmp	.+6      	; 0x1936 <abs+0xa>
    1930:	91 95       	neg	r25
    1932:	81 95       	neg	r24
    1934:	91 09       	sbc	r25, r1
    1936:	08 95       	ret

00001938 <fdevopen>:
    1938:	0f 93       	push	r16
    193a:	1f 93       	push	r17
    193c:	cf 93       	push	r28
    193e:	df 93       	push	r29
    1940:	ec 01       	movw	r28, r24
    1942:	8b 01       	movw	r16, r22
    1944:	00 97       	sbiw	r24, 0x00	; 0
    1946:	31 f4       	brne	.+12     	; 0x1954 <fdevopen+0x1c>
    1948:	61 15       	cp	r22, r1
    194a:	71 05       	cpc	r23, r1
    194c:	19 f4       	brne	.+6      	; 0x1954 <fdevopen+0x1c>
    194e:	80 e0       	ldi	r24, 0x00	; 0
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	37 c0       	rjmp	.+110    	; 0x19c2 <fdevopen+0x8a>
    1954:	6e e0       	ldi	r22, 0x0E	; 14
    1956:	70 e0       	ldi	r23, 0x00	; 0
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	63 d2       	rcall	.+1222   	; 0x1e24 <calloc>
    195e:	fc 01       	movw	r30, r24
    1960:	00 97       	sbiw	r24, 0x00	; 0
    1962:	a9 f3       	breq	.-22     	; 0x194e <fdevopen+0x16>
    1964:	80 e8       	ldi	r24, 0x80	; 128
    1966:	83 83       	std	Z+3, r24	; 0x03
    1968:	01 15       	cp	r16, r1
    196a:	11 05       	cpc	r17, r1
    196c:	71 f0       	breq	.+28     	; 0x198a <fdevopen+0x52>
    196e:	13 87       	std	Z+11, r17	; 0x0b
    1970:	02 87       	std	Z+10, r16	; 0x0a
    1972:	81 e8       	ldi	r24, 0x81	; 129
    1974:	83 83       	std	Z+3, r24	; 0x03
    1976:	80 91 49 02 	lds	r24, 0x0249
    197a:	90 91 4a 02 	lds	r25, 0x024A
    197e:	89 2b       	or	r24, r25
    1980:	21 f4       	brne	.+8      	; 0x198a <fdevopen+0x52>
    1982:	f0 93 4a 02 	sts	0x024A, r31
    1986:	e0 93 49 02 	sts	0x0249, r30
    198a:	20 97       	sbiw	r28, 0x00	; 0
    198c:	c9 f0       	breq	.+50     	; 0x19c0 <fdevopen+0x88>
    198e:	d1 87       	std	Z+9, r29	; 0x09
    1990:	c0 87       	std	Z+8, r28	; 0x08
    1992:	83 81       	ldd	r24, Z+3	; 0x03
    1994:	82 60       	ori	r24, 0x02	; 2
    1996:	83 83       	std	Z+3, r24	; 0x03
    1998:	80 91 4b 02 	lds	r24, 0x024B
    199c:	90 91 4c 02 	lds	r25, 0x024C
    19a0:	89 2b       	or	r24, r25
    19a2:	71 f4       	brne	.+28     	; 0x19c0 <fdevopen+0x88>
    19a4:	f0 93 4c 02 	sts	0x024C, r31
    19a8:	e0 93 4b 02 	sts	0x024B, r30
    19ac:	80 91 4d 02 	lds	r24, 0x024D
    19b0:	90 91 4e 02 	lds	r25, 0x024E
    19b4:	89 2b       	or	r24, r25
    19b6:	21 f4       	brne	.+8      	; 0x19c0 <fdevopen+0x88>
    19b8:	f0 93 4e 02 	sts	0x024E, r31
    19bc:	e0 93 4d 02 	sts	0x024D, r30
    19c0:	cf 01       	movw	r24, r30
    19c2:	df 91       	pop	r29
    19c4:	cf 91       	pop	r28
    19c6:	1f 91       	pop	r17
    19c8:	0f 91       	pop	r16
    19ca:	08 95       	ret

000019cc <printf>:
    19cc:	cf 93       	push	r28
    19ce:	df 93       	push	r29
    19d0:	cd b7       	in	r28, 0x3d	; 61
    19d2:	de b7       	in	r29, 0x3e	; 62
    19d4:	fe 01       	movw	r30, r28
    19d6:	36 96       	adiw	r30, 0x06	; 6
    19d8:	61 91       	ld	r22, Z+
    19da:	71 91       	ld	r23, Z+
    19dc:	af 01       	movw	r20, r30
    19de:	80 91 4b 02 	lds	r24, 0x024B
    19e2:	90 91 4c 02 	lds	r25, 0x024C
    19e6:	30 d0       	rcall	.+96     	; 0x1a48 <vfprintf>
    19e8:	df 91       	pop	r29
    19ea:	cf 91       	pop	r28
    19ec:	08 95       	ret

000019ee <puts>:
    19ee:	0f 93       	push	r16
    19f0:	1f 93       	push	r17
    19f2:	cf 93       	push	r28
    19f4:	df 93       	push	r29
    19f6:	e0 91 4b 02 	lds	r30, 0x024B
    19fa:	f0 91 4c 02 	lds	r31, 0x024C
    19fe:	23 81       	ldd	r18, Z+3	; 0x03
    1a00:	21 ff       	sbrs	r18, 1
    1a02:	1b c0       	rjmp	.+54     	; 0x1a3a <puts+0x4c>
    1a04:	ec 01       	movw	r28, r24
    1a06:	00 e0       	ldi	r16, 0x00	; 0
    1a08:	10 e0       	ldi	r17, 0x00	; 0
    1a0a:	89 91       	ld	r24, Y+
    1a0c:	60 91 4b 02 	lds	r22, 0x024B
    1a10:	70 91 4c 02 	lds	r23, 0x024C
    1a14:	db 01       	movw	r26, r22
    1a16:	18 96       	adiw	r26, 0x08	; 8
    1a18:	ed 91       	ld	r30, X+
    1a1a:	fc 91       	ld	r31, X
    1a1c:	19 97       	sbiw	r26, 0x09	; 9
    1a1e:	88 23       	and	r24, r24
    1a20:	31 f0       	breq	.+12     	; 0x1a2e <puts+0x40>
    1a22:	19 95       	eicall
    1a24:	89 2b       	or	r24, r25
    1a26:	89 f3       	breq	.-30     	; 0x1a0a <puts+0x1c>
    1a28:	0f ef       	ldi	r16, 0xFF	; 255
    1a2a:	1f ef       	ldi	r17, 0xFF	; 255
    1a2c:	ee cf       	rjmp	.-36     	; 0x1a0a <puts+0x1c>
    1a2e:	8a e0       	ldi	r24, 0x0A	; 10
    1a30:	19 95       	eicall
    1a32:	89 2b       	or	r24, r25
    1a34:	11 f4       	brne	.+4      	; 0x1a3a <puts+0x4c>
    1a36:	c8 01       	movw	r24, r16
    1a38:	02 c0       	rjmp	.+4      	; 0x1a3e <puts+0x50>
    1a3a:	8f ef       	ldi	r24, 0xFF	; 255
    1a3c:	9f ef       	ldi	r25, 0xFF	; 255
    1a3e:	df 91       	pop	r29
    1a40:	cf 91       	pop	r28
    1a42:	1f 91       	pop	r17
    1a44:	0f 91       	pop	r16
    1a46:	08 95       	ret

00001a48 <vfprintf>:
    1a48:	2f 92       	push	r2
    1a4a:	3f 92       	push	r3
    1a4c:	4f 92       	push	r4
    1a4e:	5f 92       	push	r5
    1a50:	6f 92       	push	r6
    1a52:	7f 92       	push	r7
    1a54:	8f 92       	push	r8
    1a56:	9f 92       	push	r9
    1a58:	af 92       	push	r10
    1a5a:	bf 92       	push	r11
    1a5c:	cf 92       	push	r12
    1a5e:	df 92       	push	r13
    1a60:	ef 92       	push	r14
    1a62:	ff 92       	push	r15
    1a64:	0f 93       	push	r16
    1a66:	1f 93       	push	r17
    1a68:	cf 93       	push	r28
    1a6a:	df 93       	push	r29
    1a6c:	cd b7       	in	r28, 0x3d	; 61
    1a6e:	de b7       	in	r29, 0x3e	; 62
    1a70:	2c 97       	sbiw	r28, 0x0c	; 12
    1a72:	0f b6       	in	r0, 0x3f	; 63
    1a74:	f8 94       	cli
    1a76:	de bf       	out	0x3e, r29	; 62
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	cd bf       	out	0x3d, r28	; 61
    1a7c:	7c 01       	movw	r14, r24
    1a7e:	6b 01       	movw	r12, r22
    1a80:	8a 01       	movw	r16, r20
    1a82:	fc 01       	movw	r30, r24
    1a84:	17 82       	std	Z+7, r1	; 0x07
    1a86:	16 82       	std	Z+6, r1	; 0x06
    1a88:	83 81       	ldd	r24, Z+3	; 0x03
    1a8a:	81 ff       	sbrs	r24, 1
    1a8c:	b0 c1       	rjmp	.+864    	; 0x1dee <vfprintf+0x3a6>
    1a8e:	ce 01       	movw	r24, r28
    1a90:	01 96       	adiw	r24, 0x01	; 1
    1a92:	4c 01       	movw	r8, r24
    1a94:	f7 01       	movw	r30, r14
    1a96:	93 81       	ldd	r25, Z+3	; 0x03
    1a98:	f6 01       	movw	r30, r12
    1a9a:	93 fd       	sbrc	r25, 3
    1a9c:	85 91       	lpm	r24, Z+
    1a9e:	93 ff       	sbrs	r25, 3
    1aa0:	81 91       	ld	r24, Z+
    1aa2:	6f 01       	movw	r12, r30
    1aa4:	88 23       	and	r24, r24
    1aa6:	09 f4       	brne	.+2      	; 0x1aaa <vfprintf+0x62>
    1aa8:	9e c1       	rjmp	.+828    	; 0x1de6 <vfprintf+0x39e>
    1aaa:	85 32       	cpi	r24, 0x25	; 37
    1aac:	39 f4       	brne	.+14     	; 0x1abc <vfprintf+0x74>
    1aae:	93 fd       	sbrc	r25, 3
    1ab0:	85 91       	lpm	r24, Z+
    1ab2:	93 ff       	sbrs	r25, 3
    1ab4:	81 91       	ld	r24, Z+
    1ab6:	6f 01       	movw	r12, r30
    1ab8:	85 32       	cpi	r24, 0x25	; 37
    1aba:	21 f4       	brne	.+8      	; 0x1ac4 <vfprintf+0x7c>
    1abc:	b7 01       	movw	r22, r14
    1abe:	90 e0       	ldi	r25, 0x00	; 0
    1ac0:	0f d3       	rcall	.+1566   	; 0x20e0 <fputc>
    1ac2:	e8 cf       	rjmp	.-48     	; 0x1a94 <vfprintf+0x4c>
    1ac4:	51 2c       	mov	r5, r1
    1ac6:	31 2c       	mov	r3, r1
    1ac8:	20 e0       	ldi	r18, 0x00	; 0
    1aca:	20 32       	cpi	r18, 0x20	; 32
    1acc:	a0 f4       	brcc	.+40     	; 0x1af6 <vfprintf+0xae>
    1ace:	8b 32       	cpi	r24, 0x2B	; 43
    1ad0:	69 f0       	breq	.+26     	; 0x1aec <vfprintf+0xa4>
    1ad2:	30 f4       	brcc	.+12     	; 0x1ae0 <vfprintf+0x98>
    1ad4:	80 32       	cpi	r24, 0x20	; 32
    1ad6:	59 f0       	breq	.+22     	; 0x1aee <vfprintf+0xa6>
    1ad8:	83 32       	cpi	r24, 0x23	; 35
    1ada:	69 f4       	brne	.+26     	; 0x1af6 <vfprintf+0xae>
    1adc:	20 61       	ori	r18, 0x10	; 16
    1ade:	2c c0       	rjmp	.+88     	; 0x1b38 <vfprintf+0xf0>
    1ae0:	8d 32       	cpi	r24, 0x2D	; 45
    1ae2:	39 f0       	breq	.+14     	; 0x1af2 <vfprintf+0xaa>
    1ae4:	80 33       	cpi	r24, 0x30	; 48
    1ae6:	39 f4       	brne	.+14     	; 0x1af6 <vfprintf+0xae>
    1ae8:	21 60       	ori	r18, 0x01	; 1
    1aea:	26 c0       	rjmp	.+76     	; 0x1b38 <vfprintf+0xf0>
    1aec:	22 60       	ori	r18, 0x02	; 2
    1aee:	24 60       	ori	r18, 0x04	; 4
    1af0:	23 c0       	rjmp	.+70     	; 0x1b38 <vfprintf+0xf0>
    1af2:	28 60       	ori	r18, 0x08	; 8
    1af4:	21 c0       	rjmp	.+66     	; 0x1b38 <vfprintf+0xf0>
    1af6:	27 fd       	sbrc	r18, 7
    1af8:	27 c0       	rjmp	.+78     	; 0x1b48 <vfprintf+0x100>
    1afa:	30 ed       	ldi	r19, 0xD0	; 208
    1afc:	38 0f       	add	r19, r24
    1afe:	3a 30       	cpi	r19, 0x0A	; 10
    1b00:	78 f4       	brcc	.+30     	; 0x1b20 <vfprintf+0xd8>
    1b02:	26 ff       	sbrs	r18, 6
    1b04:	06 c0       	rjmp	.+12     	; 0x1b12 <vfprintf+0xca>
    1b06:	fa e0       	ldi	r31, 0x0A	; 10
    1b08:	5f 9e       	mul	r5, r31
    1b0a:	30 0d       	add	r19, r0
    1b0c:	11 24       	eor	r1, r1
    1b0e:	53 2e       	mov	r5, r19
    1b10:	13 c0       	rjmp	.+38     	; 0x1b38 <vfprintf+0xf0>
    1b12:	8a e0       	ldi	r24, 0x0A	; 10
    1b14:	38 9e       	mul	r3, r24
    1b16:	30 0d       	add	r19, r0
    1b18:	11 24       	eor	r1, r1
    1b1a:	33 2e       	mov	r3, r19
    1b1c:	20 62       	ori	r18, 0x20	; 32
    1b1e:	0c c0       	rjmp	.+24     	; 0x1b38 <vfprintf+0xf0>
    1b20:	8e 32       	cpi	r24, 0x2E	; 46
    1b22:	21 f4       	brne	.+8      	; 0x1b2c <vfprintf+0xe4>
    1b24:	26 fd       	sbrc	r18, 6
    1b26:	5f c1       	rjmp	.+702    	; 0x1de6 <vfprintf+0x39e>
    1b28:	20 64       	ori	r18, 0x40	; 64
    1b2a:	06 c0       	rjmp	.+12     	; 0x1b38 <vfprintf+0xf0>
    1b2c:	8c 36       	cpi	r24, 0x6C	; 108
    1b2e:	11 f4       	brne	.+4      	; 0x1b34 <vfprintf+0xec>
    1b30:	20 68       	ori	r18, 0x80	; 128
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <vfprintf+0xf0>
    1b34:	88 36       	cpi	r24, 0x68	; 104
    1b36:	41 f4       	brne	.+16     	; 0x1b48 <vfprintf+0x100>
    1b38:	f6 01       	movw	r30, r12
    1b3a:	93 fd       	sbrc	r25, 3
    1b3c:	85 91       	lpm	r24, Z+
    1b3e:	93 ff       	sbrs	r25, 3
    1b40:	81 91       	ld	r24, Z+
    1b42:	6f 01       	movw	r12, r30
    1b44:	81 11       	cpse	r24, r1
    1b46:	c1 cf       	rjmp	.-126    	; 0x1aca <vfprintf+0x82>
    1b48:	98 2f       	mov	r25, r24
    1b4a:	9f 7d       	andi	r25, 0xDF	; 223
    1b4c:	95 54       	subi	r25, 0x45	; 69
    1b4e:	93 30       	cpi	r25, 0x03	; 3
    1b50:	28 f4       	brcc	.+10     	; 0x1b5c <vfprintf+0x114>
    1b52:	0c 5f       	subi	r16, 0xFC	; 252
    1b54:	1f 4f       	sbci	r17, 0xFF	; 255
    1b56:	ff e3       	ldi	r31, 0x3F	; 63
    1b58:	f9 83       	std	Y+1, r31	; 0x01
    1b5a:	0d c0       	rjmp	.+26     	; 0x1b76 <vfprintf+0x12e>
    1b5c:	83 36       	cpi	r24, 0x63	; 99
    1b5e:	31 f0       	breq	.+12     	; 0x1b6c <vfprintf+0x124>
    1b60:	83 37       	cpi	r24, 0x73	; 115
    1b62:	71 f0       	breq	.+28     	; 0x1b80 <vfprintf+0x138>
    1b64:	83 35       	cpi	r24, 0x53	; 83
    1b66:	09 f0       	breq	.+2      	; 0x1b6a <vfprintf+0x122>
    1b68:	57 c0       	rjmp	.+174    	; 0x1c18 <vfprintf+0x1d0>
    1b6a:	21 c0       	rjmp	.+66     	; 0x1bae <vfprintf+0x166>
    1b6c:	f8 01       	movw	r30, r16
    1b6e:	80 81       	ld	r24, Z
    1b70:	89 83       	std	Y+1, r24	; 0x01
    1b72:	0e 5f       	subi	r16, 0xFE	; 254
    1b74:	1f 4f       	sbci	r17, 0xFF	; 255
    1b76:	44 24       	eor	r4, r4
    1b78:	43 94       	inc	r4
    1b7a:	51 2c       	mov	r5, r1
    1b7c:	54 01       	movw	r10, r8
    1b7e:	14 c0       	rjmp	.+40     	; 0x1ba8 <vfprintf+0x160>
    1b80:	38 01       	movw	r6, r16
    1b82:	f2 e0       	ldi	r31, 0x02	; 2
    1b84:	6f 0e       	add	r6, r31
    1b86:	71 1c       	adc	r7, r1
    1b88:	f8 01       	movw	r30, r16
    1b8a:	a0 80       	ld	r10, Z
    1b8c:	b1 80       	ldd	r11, Z+1	; 0x01
    1b8e:	26 ff       	sbrs	r18, 6
    1b90:	03 c0       	rjmp	.+6      	; 0x1b98 <vfprintf+0x150>
    1b92:	65 2d       	mov	r22, r5
    1b94:	70 e0       	ldi	r23, 0x00	; 0
    1b96:	02 c0       	rjmp	.+4      	; 0x1b9c <vfprintf+0x154>
    1b98:	6f ef       	ldi	r22, 0xFF	; 255
    1b9a:	7f ef       	ldi	r23, 0xFF	; 255
    1b9c:	c5 01       	movw	r24, r10
    1b9e:	2c 87       	std	Y+12, r18	; 0x0c
    1ba0:	94 d2       	rcall	.+1320   	; 0x20ca <strnlen>
    1ba2:	2c 01       	movw	r4, r24
    1ba4:	83 01       	movw	r16, r6
    1ba6:	2c 85       	ldd	r18, Y+12	; 0x0c
    1ba8:	2f 77       	andi	r18, 0x7F	; 127
    1baa:	22 2e       	mov	r2, r18
    1bac:	16 c0       	rjmp	.+44     	; 0x1bda <vfprintf+0x192>
    1bae:	38 01       	movw	r6, r16
    1bb0:	f2 e0       	ldi	r31, 0x02	; 2
    1bb2:	6f 0e       	add	r6, r31
    1bb4:	71 1c       	adc	r7, r1
    1bb6:	f8 01       	movw	r30, r16
    1bb8:	a0 80       	ld	r10, Z
    1bba:	b1 80       	ldd	r11, Z+1	; 0x01
    1bbc:	26 ff       	sbrs	r18, 6
    1bbe:	03 c0       	rjmp	.+6      	; 0x1bc6 <vfprintf+0x17e>
    1bc0:	65 2d       	mov	r22, r5
    1bc2:	70 e0       	ldi	r23, 0x00	; 0
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <vfprintf+0x182>
    1bc6:	6f ef       	ldi	r22, 0xFF	; 255
    1bc8:	7f ef       	ldi	r23, 0xFF	; 255
    1bca:	c5 01       	movw	r24, r10
    1bcc:	2c 87       	std	Y+12, r18	; 0x0c
    1bce:	6b d2       	rcall	.+1238   	; 0x20a6 <strnlen_P>
    1bd0:	2c 01       	movw	r4, r24
    1bd2:	2c 85       	ldd	r18, Y+12	; 0x0c
    1bd4:	20 68       	ori	r18, 0x80	; 128
    1bd6:	22 2e       	mov	r2, r18
    1bd8:	83 01       	movw	r16, r6
    1bda:	23 fc       	sbrc	r2, 3
    1bdc:	19 c0       	rjmp	.+50     	; 0x1c10 <vfprintf+0x1c8>
    1bde:	83 2d       	mov	r24, r3
    1be0:	90 e0       	ldi	r25, 0x00	; 0
    1be2:	48 16       	cp	r4, r24
    1be4:	59 06       	cpc	r5, r25
    1be6:	a0 f4       	brcc	.+40     	; 0x1c10 <vfprintf+0x1c8>
    1be8:	b7 01       	movw	r22, r14
    1bea:	80 e2       	ldi	r24, 0x20	; 32
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	78 d2       	rcall	.+1264   	; 0x20e0 <fputc>
    1bf0:	3a 94       	dec	r3
    1bf2:	f5 cf       	rjmp	.-22     	; 0x1bde <vfprintf+0x196>
    1bf4:	f5 01       	movw	r30, r10
    1bf6:	27 fc       	sbrc	r2, 7
    1bf8:	85 91       	lpm	r24, Z+
    1bfa:	27 fe       	sbrs	r2, 7
    1bfc:	81 91       	ld	r24, Z+
    1bfe:	5f 01       	movw	r10, r30
    1c00:	b7 01       	movw	r22, r14
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	6d d2       	rcall	.+1242   	; 0x20e0 <fputc>
    1c06:	31 10       	cpse	r3, r1
    1c08:	3a 94       	dec	r3
    1c0a:	f1 e0       	ldi	r31, 0x01	; 1
    1c0c:	4f 1a       	sub	r4, r31
    1c0e:	51 08       	sbc	r5, r1
    1c10:	41 14       	cp	r4, r1
    1c12:	51 04       	cpc	r5, r1
    1c14:	79 f7       	brne	.-34     	; 0x1bf4 <vfprintf+0x1ac>
    1c16:	de c0       	rjmp	.+444    	; 0x1dd4 <vfprintf+0x38c>
    1c18:	84 36       	cpi	r24, 0x64	; 100
    1c1a:	11 f0       	breq	.+4      	; 0x1c20 <vfprintf+0x1d8>
    1c1c:	89 36       	cpi	r24, 0x69	; 105
    1c1e:	31 f5       	brne	.+76     	; 0x1c6c <vfprintf+0x224>
    1c20:	f8 01       	movw	r30, r16
    1c22:	27 ff       	sbrs	r18, 7
    1c24:	07 c0       	rjmp	.+14     	; 0x1c34 <vfprintf+0x1ec>
    1c26:	60 81       	ld	r22, Z
    1c28:	71 81       	ldd	r23, Z+1	; 0x01
    1c2a:	82 81       	ldd	r24, Z+2	; 0x02
    1c2c:	93 81       	ldd	r25, Z+3	; 0x03
    1c2e:	0c 5f       	subi	r16, 0xFC	; 252
    1c30:	1f 4f       	sbci	r17, 0xFF	; 255
    1c32:	08 c0       	rjmp	.+16     	; 0x1c44 <vfprintf+0x1fc>
    1c34:	60 81       	ld	r22, Z
    1c36:	71 81       	ldd	r23, Z+1	; 0x01
    1c38:	88 27       	eor	r24, r24
    1c3a:	77 fd       	sbrc	r23, 7
    1c3c:	80 95       	com	r24
    1c3e:	98 2f       	mov	r25, r24
    1c40:	0e 5f       	subi	r16, 0xFE	; 254
    1c42:	1f 4f       	sbci	r17, 0xFF	; 255
    1c44:	2f 76       	andi	r18, 0x6F	; 111
    1c46:	b2 2e       	mov	r11, r18
    1c48:	97 ff       	sbrs	r25, 7
    1c4a:	09 c0       	rjmp	.+18     	; 0x1c5e <vfprintf+0x216>
    1c4c:	90 95       	com	r25
    1c4e:	80 95       	com	r24
    1c50:	70 95       	com	r23
    1c52:	61 95       	neg	r22
    1c54:	7f 4f       	sbci	r23, 0xFF	; 255
    1c56:	8f 4f       	sbci	r24, 0xFF	; 255
    1c58:	9f 4f       	sbci	r25, 0xFF	; 255
    1c5a:	20 68       	ori	r18, 0x80	; 128
    1c5c:	b2 2e       	mov	r11, r18
    1c5e:	2a e0       	ldi	r18, 0x0A	; 10
    1c60:	30 e0       	ldi	r19, 0x00	; 0
    1c62:	a4 01       	movw	r20, r8
    1c64:	6f d2       	rcall	.+1246   	; 0x2144 <__ultoa_invert>
    1c66:	a8 2e       	mov	r10, r24
    1c68:	a8 18       	sub	r10, r8
    1c6a:	43 c0       	rjmp	.+134    	; 0x1cf2 <vfprintf+0x2aa>
    1c6c:	85 37       	cpi	r24, 0x75	; 117
    1c6e:	29 f4       	brne	.+10     	; 0x1c7a <vfprintf+0x232>
    1c70:	2f 7e       	andi	r18, 0xEF	; 239
    1c72:	b2 2e       	mov	r11, r18
    1c74:	2a e0       	ldi	r18, 0x0A	; 10
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	25 c0       	rjmp	.+74     	; 0x1cc4 <vfprintf+0x27c>
    1c7a:	f2 2f       	mov	r31, r18
    1c7c:	f9 7f       	andi	r31, 0xF9	; 249
    1c7e:	bf 2e       	mov	r11, r31
    1c80:	8f 36       	cpi	r24, 0x6F	; 111
    1c82:	c1 f0       	breq	.+48     	; 0x1cb4 <vfprintf+0x26c>
    1c84:	18 f4       	brcc	.+6      	; 0x1c8c <vfprintf+0x244>
    1c86:	88 35       	cpi	r24, 0x58	; 88
    1c88:	79 f0       	breq	.+30     	; 0x1ca8 <vfprintf+0x260>
    1c8a:	ad c0       	rjmp	.+346    	; 0x1de6 <vfprintf+0x39e>
    1c8c:	80 37       	cpi	r24, 0x70	; 112
    1c8e:	19 f0       	breq	.+6      	; 0x1c96 <vfprintf+0x24e>
    1c90:	88 37       	cpi	r24, 0x78	; 120
    1c92:	21 f0       	breq	.+8      	; 0x1c9c <vfprintf+0x254>
    1c94:	a8 c0       	rjmp	.+336    	; 0x1de6 <vfprintf+0x39e>
    1c96:	2f 2f       	mov	r18, r31
    1c98:	20 61       	ori	r18, 0x10	; 16
    1c9a:	b2 2e       	mov	r11, r18
    1c9c:	b4 fe       	sbrs	r11, 4
    1c9e:	0d c0       	rjmp	.+26     	; 0x1cba <vfprintf+0x272>
    1ca0:	8b 2d       	mov	r24, r11
    1ca2:	84 60       	ori	r24, 0x04	; 4
    1ca4:	b8 2e       	mov	r11, r24
    1ca6:	09 c0       	rjmp	.+18     	; 0x1cba <vfprintf+0x272>
    1ca8:	24 ff       	sbrs	r18, 4
    1caa:	0a c0       	rjmp	.+20     	; 0x1cc0 <vfprintf+0x278>
    1cac:	9f 2f       	mov	r25, r31
    1cae:	96 60       	ori	r25, 0x06	; 6
    1cb0:	b9 2e       	mov	r11, r25
    1cb2:	06 c0       	rjmp	.+12     	; 0x1cc0 <vfprintf+0x278>
    1cb4:	28 e0       	ldi	r18, 0x08	; 8
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	05 c0       	rjmp	.+10     	; 0x1cc4 <vfprintf+0x27c>
    1cba:	20 e1       	ldi	r18, 0x10	; 16
    1cbc:	30 e0       	ldi	r19, 0x00	; 0
    1cbe:	02 c0       	rjmp	.+4      	; 0x1cc4 <vfprintf+0x27c>
    1cc0:	20 e1       	ldi	r18, 0x10	; 16
    1cc2:	32 e0       	ldi	r19, 0x02	; 2
    1cc4:	f8 01       	movw	r30, r16
    1cc6:	b7 fe       	sbrs	r11, 7
    1cc8:	07 c0       	rjmp	.+14     	; 0x1cd8 <vfprintf+0x290>
    1cca:	60 81       	ld	r22, Z
    1ccc:	71 81       	ldd	r23, Z+1	; 0x01
    1cce:	82 81       	ldd	r24, Z+2	; 0x02
    1cd0:	93 81       	ldd	r25, Z+3	; 0x03
    1cd2:	0c 5f       	subi	r16, 0xFC	; 252
    1cd4:	1f 4f       	sbci	r17, 0xFF	; 255
    1cd6:	06 c0       	rjmp	.+12     	; 0x1ce4 <vfprintf+0x29c>
    1cd8:	60 81       	ld	r22, Z
    1cda:	71 81       	ldd	r23, Z+1	; 0x01
    1cdc:	80 e0       	ldi	r24, 0x00	; 0
    1cde:	90 e0       	ldi	r25, 0x00	; 0
    1ce0:	0e 5f       	subi	r16, 0xFE	; 254
    1ce2:	1f 4f       	sbci	r17, 0xFF	; 255
    1ce4:	a4 01       	movw	r20, r8
    1ce6:	2e d2       	rcall	.+1116   	; 0x2144 <__ultoa_invert>
    1ce8:	a8 2e       	mov	r10, r24
    1cea:	a8 18       	sub	r10, r8
    1cec:	fb 2d       	mov	r31, r11
    1cee:	ff 77       	andi	r31, 0x7F	; 127
    1cf0:	bf 2e       	mov	r11, r31
    1cf2:	b6 fe       	sbrs	r11, 6
    1cf4:	0b c0       	rjmp	.+22     	; 0x1d0c <vfprintf+0x2c4>
    1cf6:	2b 2d       	mov	r18, r11
    1cf8:	2e 7f       	andi	r18, 0xFE	; 254
    1cfa:	a5 14       	cp	r10, r5
    1cfc:	50 f4       	brcc	.+20     	; 0x1d12 <vfprintf+0x2ca>
    1cfe:	b4 fe       	sbrs	r11, 4
    1d00:	0a c0       	rjmp	.+20     	; 0x1d16 <vfprintf+0x2ce>
    1d02:	b2 fc       	sbrc	r11, 2
    1d04:	08 c0       	rjmp	.+16     	; 0x1d16 <vfprintf+0x2ce>
    1d06:	2b 2d       	mov	r18, r11
    1d08:	2e 7e       	andi	r18, 0xEE	; 238
    1d0a:	05 c0       	rjmp	.+10     	; 0x1d16 <vfprintf+0x2ce>
    1d0c:	7a 2c       	mov	r7, r10
    1d0e:	2b 2d       	mov	r18, r11
    1d10:	03 c0       	rjmp	.+6      	; 0x1d18 <vfprintf+0x2d0>
    1d12:	7a 2c       	mov	r7, r10
    1d14:	01 c0       	rjmp	.+2      	; 0x1d18 <vfprintf+0x2d0>
    1d16:	75 2c       	mov	r7, r5
    1d18:	24 ff       	sbrs	r18, 4
    1d1a:	0d c0       	rjmp	.+26     	; 0x1d36 <vfprintf+0x2ee>
    1d1c:	fe 01       	movw	r30, r28
    1d1e:	ea 0d       	add	r30, r10
    1d20:	f1 1d       	adc	r31, r1
    1d22:	80 81       	ld	r24, Z
    1d24:	80 33       	cpi	r24, 0x30	; 48
    1d26:	11 f4       	brne	.+4      	; 0x1d2c <vfprintf+0x2e4>
    1d28:	29 7e       	andi	r18, 0xE9	; 233
    1d2a:	09 c0       	rjmp	.+18     	; 0x1d3e <vfprintf+0x2f6>
    1d2c:	22 ff       	sbrs	r18, 2
    1d2e:	06 c0       	rjmp	.+12     	; 0x1d3c <vfprintf+0x2f4>
    1d30:	73 94       	inc	r7
    1d32:	73 94       	inc	r7
    1d34:	04 c0       	rjmp	.+8      	; 0x1d3e <vfprintf+0x2f6>
    1d36:	82 2f       	mov	r24, r18
    1d38:	86 78       	andi	r24, 0x86	; 134
    1d3a:	09 f0       	breq	.+2      	; 0x1d3e <vfprintf+0x2f6>
    1d3c:	73 94       	inc	r7
    1d3e:	23 fd       	sbrc	r18, 3
    1d40:	12 c0       	rjmp	.+36     	; 0x1d66 <vfprintf+0x31e>
    1d42:	20 ff       	sbrs	r18, 0
    1d44:	06 c0       	rjmp	.+12     	; 0x1d52 <vfprintf+0x30a>
    1d46:	5a 2c       	mov	r5, r10
    1d48:	73 14       	cp	r7, r3
    1d4a:	18 f4       	brcc	.+6      	; 0x1d52 <vfprintf+0x30a>
    1d4c:	53 0c       	add	r5, r3
    1d4e:	57 18       	sub	r5, r7
    1d50:	73 2c       	mov	r7, r3
    1d52:	73 14       	cp	r7, r3
    1d54:	60 f4       	brcc	.+24     	; 0x1d6e <vfprintf+0x326>
    1d56:	b7 01       	movw	r22, r14
    1d58:	80 e2       	ldi	r24, 0x20	; 32
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	2c 87       	std	Y+12, r18	; 0x0c
    1d5e:	c0 d1       	rcall	.+896    	; 0x20e0 <fputc>
    1d60:	73 94       	inc	r7
    1d62:	2c 85       	ldd	r18, Y+12	; 0x0c
    1d64:	f6 cf       	rjmp	.-20     	; 0x1d52 <vfprintf+0x30a>
    1d66:	73 14       	cp	r7, r3
    1d68:	10 f4       	brcc	.+4      	; 0x1d6e <vfprintf+0x326>
    1d6a:	37 18       	sub	r3, r7
    1d6c:	01 c0       	rjmp	.+2      	; 0x1d70 <vfprintf+0x328>
    1d6e:	31 2c       	mov	r3, r1
    1d70:	24 ff       	sbrs	r18, 4
    1d72:	11 c0       	rjmp	.+34     	; 0x1d96 <vfprintf+0x34e>
    1d74:	b7 01       	movw	r22, r14
    1d76:	80 e3       	ldi	r24, 0x30	; 48
    1d78:	90 e0       	ldi	r25, 0x00	; 0
    1d7a:	2c 87       	std	Y+12, r18	; 0x0c
    1d7c:	b1 d1       	rcall	.+866    	; 0x20e0 <fputc>
    1d7e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1d80:	22 ff       	sbrs	r18, 2
    1d82:	16 c0       	rjmp	.+44     	; 0x1db0 <vfprintf+0x368>
    1d84:	21 ff       	sbrs	r18, 1
    1d86:	03 c0       	rjmp	.+6      	; 0x1d8e <vfprintf+0x346>
    1d88:	88 e5       	ldi	r24, 0x58	; 88
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	02 c0       	rjmp	.+4      	; 0x1d92 <vfprintf+0x34a>
    1d8e:	88 e7       	ldi	r24, 0x78	; 120
    1d90:	90 e0       	ldi	r25, 0x00	; 0
    1d92:	b7 01       	movw	r22, r14
    1d94:	0c c0       	rjmp	.+24     	; 0x1dae <vfprintf+0x366>
    1d96:	82 2f       	mov	r24, r18
    1d98:	86 78       	andi	r24, 0x86	; 134
    1d9a:	51 f0       	breq	.+20     	; 0x1db0 <vfprintf+0x368>
    1d9c:	21 fd       	sbrc	r18, 1
    1d9e:	02 c0       	rjmp	.+4      	; 0x1da4 <vfprintf+0x35c>
    1da0:	80 e2       	ldi	r24, 0x20	; 32
    1da2:	01 c0       	rjmp	.+2      	; 0x1da6 <vfprintf+0x35e>
    1da4:	8b e2       	ldi	r24, 0x2B	; 43
    1da6:	27 fd       	sbrc	r18, 7
    1da8:	8d e2       	ldi	r24, 0x2D	; 45
    1daa:	b7 01       	movw	r22, r14
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	98 d1       	rcall	.+816    	; 0x20e0 <fputc>
    1db0:	a5 14       	cp	r10, r5
    1db2:	30 f4       	brcc	.+12     	; 0x1dc0 <vfprintf+0x378>
    1db4:	b7 01       	movw	r22, r14
    1db6:	80 e3       	ldi	r24, 0x30	; 48
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	92 d1       	rcall	.+804    	; 0x20e0 <fputc>
    1dbc:	5a 94       	dec	r5
    1dbe:	f8 cf       	rjmp	.-16     	; 0x1db0 <vfprintf+0x368>
    1dc0:	aa 94       	dec	r10
    1dc2:	f4 01       	movw	r30, r8
    1dc4:	ea 0d       	add	r30, r10
    1dc6:	f1 1d       	adc	r31, r1
    1dc8:	80 81       	ld	r24, Z
    1dca:	b7 01       	movw	r22, r14
    1dcc:	90 e0       	ldi	r25, 0x00	; 0
    1dce:	88 d1       	rcall	.+784    	; 0x20e0 <fputc>
    1dd0:	a1 10       	cpse	r10, r1
    1dd2:	f6 cf       	rjmp	.-20     	; 0x1dc0 <vfprintf+0x378>
    1dd4:	33 20       	and	r3, r3
    1dd6:	09 f4       	brne	.+2      	; 0x1dda <vfprintf+0x392>
    1dd8:	5d ce       	rjmp	.-838    	; 0x1a94 <vfprintf+0x4c>
    1dda:	b7 01       	movw	r22, r14
    1ddc:	80 e2       	ldi	r24, 0x20	; 32
    1dde:	90 e0       	ldi	r25, 0x00	; 0
    1de0:	7f d1       	rcall	.+766    	; 0x20e0 <fputc>
    1de2:	3a 94       	dec	r3
    1de4:	f7 cf       	rjmp	.-18     	; 0x1dd4 <vfprintf+0x38c>
    1de6:	f7 01       	movw	r30, r14
    1de8:	86 81       	ldd	r24, Z+6	; 0x06
    1dea:	97 81       	ldd	r25, Z+7	; 0x07
    1dec:	02 c0       	rjmp	.+4      	; 0x1df2 <vfprintf+0x3aa>
    1dee:	8f ef       	ldi	r24, 0xFF	; 255
    1df0:	9f ef       	ldi	r25, 0xFF	; 255
    1df2:	2c 96       	adiw	r28, 0x0c	; 12
    1df4:	0f b6       	in	r0, 0x3f	; 63
    1df6:	f8 94       	cli
    1df8:	de bf       	out	0x3e, r29	; 62
    1dfa:	0f be       	out	0x3f, r0	; 63
    1dfc:	cd bf       	out	0x3d, r28	; 61
    1dfe:	df 91       	pop	r29
    1e00:	cf 91       	pop	r28
    1e02:	1f 91       	pop	r17
    1e04:	0f 91       	pop	r16
    1e06:	ff 90       	pop	r15
    1e08:	ef 90       	pop	r14
    1e0a:	df 90       	pop	r13
    1e0c:	cf 90       	pop	r12
    1e0e:	bf 90       	pop	r11
    1e10:	af 90       	pop	r10
    1e12:	9f 90       	pop	r9
    1e14:	8f 90       	pop	r8
    1e16:	7f 90       	pop	r7
    1e18:	6f 90       	pop	r6
    1e1a:	5f 90       	pop	r5
    1e1c:	4f 90       	pop	r4
    1e1e:	3f 90       	pop	r3
    1e20:	2f 90       	pop	r2
    1e22:	08 95       	ret

00001e24 <calloc>:
    1e24:	0f 93       	push	r16
    1e26:	1f 93       	push	r17
    1e28:	cf 93       	push	r28
    1e2a:	df 93       	push	r29
    1e2c:	86 9f       	mul	r24, r22
    1e2e:	80 01       	movw	r16, r0
    1e30:	87 9f       	mul	r24, r23
    1e32:	10 0d       	add	r17, r0
    1e34:	96 9f       	mul	r25, r22
    1e36:	10 0d       	add	r17, r0
    1e38:	11 24       	eor	r1, r1
    1e3a:	c8 01       	movw	r24, r16
    1e3c:	0d d0       	rcall	.+26     	; 0x1e58 <malloc>
    1e3e:	ec 01       	movw	r28, r24
    1e40:	00 97       	sbiw	r24, 0x00	; 0
    1e42:	21 f0       	breq	.+8      	; 0x1e4c <calloc+0x28>
    1e44:	a8 01       	movw	r20, r16
    1e46:	60 e0       	ldi	r22, 0x00	; 0
    1e48:	70 e0       	ldi	r23, 0x00	; 0
    1e4a:	38 d1       	rcall	.+624    	; 0x20bc <memset>
    1e4c:	ce 01       	movw	r24, r28
    1e4e:	df 91       	pop	r29
    1e50:	cf 91       	pop	r28
    1e52:	1f 91       	pop	r17
    1e54:	0f 91       	pop	r16
    1e56:	08 95       	ret

00001e58 <malloc>:
    1e58:	cf 93       	push	r28
    1e5a:	df 93       	push	r29
    1e5c:	82 30       	cpi	r24, 0x02	; 2
    1e5e:	91 05       	cpc	r25, r1
    1e60:	10 f4       	brcc	.+4      	; 0x1e66 <malloc+0xe>
    1e62:	82 e0       	ldi	r24, 0x02	; 2
    1e64:	90 e0       	ldi	r25, 0x00	; 0
    1e66:	e0 91 51 02 	lds	r30, 0x0251
    1e6a:	f0 91 52 02 	lds	r31, 0x0252
    1e6e:	20 e0       	ldi	r18, 0x00	; 0
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	a0 e0       	ldi	r26, 0x00	; 0
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	30 97       	sbiw	r30, 0x00	; 0
    1e78:	39 f1       	breq	.+78     	; 0x1ec8 <malloc+0x70>
    1e7a:	40 81       	ld	r20, Z
    1e7c:	51 81       	ldd	r21, Z+1	; 0x01
    1e7e:	48 17       	cp	r20, r24
    1e80:	59 07       	cpc	r21, r25
    1e82:	b8 f0       	brcs	.+46     	; 0x1eb2 <malloc+0x5a>
    1e84:	48 17       	cp	r20, r24
    1e86:	59 07       	cpc	r21, r25
    1e88:	71 f4       	brne	.+28     	; 0x1ea6 <malloc+0x4e>
    1e8a:	82 81       	ldd	r24, Z+2	; 0x02
    1e8c:	93 81       	ldd	r25, Z+3	; 0x03
    1e8e:	10 97       	sbiw	r26, 0x00	; 0
    1e90:	29 f0       	breq	.+10     	; 0x1e9c <malloc+0x44>
    1e92:	13 96       	adiw	r26, 0x03	; 3
    1e94:	9c 93       	st	X, r25
    1e96:	8e 93       	st	-X, r24
    1e98:	12 97       	sbiw	r26, 0x02	; 2
    1e9a:	2c c0       	rjmp	.+88     	; 0x1ef4 <malloc+0x9c>
    1e9c:	90 93 52 02 	sts	0x0252, r25
    1ea0:	80 93 51 02 	sts	0x0251, r24
    1ea4:	27 c0       	rjmp	.+78     	; 0x1ef4 <malloc+0x9c>
    1ea6:	21 15       	cp	r18, r1
    1ea8:	31 05       	cpc	r19, r1
    1eaa:	31 f0       	breq	.+12     	; 0x1eb8 <malloc+0x60>
    1eac:	42 17       	cp	r20, r18
    1eae:	53 07       	cpc	r21, r19
    1eb0:	18 f0       	brcs	.+6      	; 0x1eb8 <malloc+0x60>
    1eb2:	a9 01       	movw	r20, r18
    1eb4:	db 01       	movw	r26, r22
    1eb6:	01 c0       	rjmp	.+2      	; 0x1eba <malloc+0x62>
    1eb8:	ef 01       	movw	r28, r30
    1eba:	9a 01       	movw	r18, r20
    1ebc:	bd 01       	movw	r22, r26
    1ebe:	df 01       	movw	r26, r30
    1ec0:	02 80       	ldd	r0, Z+2	; 0x02
    1ec2:	f3 81       	ldd	r31, Z+3	; 0x03
    1ec4:	e0 2d       	mov	r30, r0
    1ec6:	d7 cf       	rjmp	.-82     	; 0x1e76 <malloc+0x1e>
    1ec8:	21 15       	cp	r18, r1
    1eca:	31 05       	cpc	r19, r1
    1ecc:	f9 f0       	breq	.+62     	; 0x1f0c <malloc+0xb4>
    1ece:	28 1b       	sub	r18, r24
    1ed0:	39 0b       	sbc	r19, r25
    1ed2:	24 30       	cpi	r18, 0x04	; 4
    1ed4:	31 05       	cpc	r19, r1
    1ed6:	80 f4       	brcc	.+32     	; 0x1ef8 <malloc+0xa0>
    1ed8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eda:	9b 81       	ldd	r25, Y+3	; 0x03
    1edc:	61 15       	cp	r22, r1
    1ede:	71 05       	cpc	r23, r1
    1ee0:	21 f0       	breq	.+8      	; 0x1eea <malloc+0x92>
    1ee2:	fb 01       	movw	r30, r22
    1ee4:	93 83       	std	Z+3, r25	; 0x03
    1ee6:	82 83       	std	Z+2, r24	; 0x02
    1ee8:	04 c0       	rjmp	.+8      	; 0x1ef2 <malloc+0x9a>
    1eea:	90 93 52 02 	sts	0x0252, r25
    1eee:	80 93 51 02 	sts	0x0251, r24
    1ef2:	fe 01       	movw	r30, r28
    1ef4:	32 96       	adiw	r30, 0x02	; 2
    1ef6:	44 c0       	rjmp	.+136    	; 0x1f80 <malloc+0x128>
    1ef8:	fe 01       	movw	r30, r28
    1efa:	e2 0f       	add	r30, r18
    1efc:	f3 1f       	adc	r31, r19
    1efe:	81 93       	st	Z+, r24
    1f00:	91 93       	st	Z+, r25
    1f02:	22 50       	subi	r18, 0x02	; 2
    1f04:	31 09       	sbc	r19, r1
    1f06:	39 83       	std	Y+1, r19	; 0x01
    1f08:	28 83       	st	Y, r18
    1f0a:	3a c0       	rjmp	.+116    	; 0x1f80 <malloc+0x128>
    1f0c:	20 91 4f 02 	lds	r18, 0x024F
    1f10:	30 91 50 02 	lds	r19, 0x0250
    1f14:	23 2b       	or	r18, r19
    1f16:	41 f4       	brne	.+16     	; 0x1f28 <malloc+0xd0>
    1f18:	20 91 02 02 	lds	r18, 0x0202
    1f1c:	30 91 03 02 	lds	r19, 0x0203
    1f20:	30 93 50 02 	sts	0x0250, r19
    1f24:	20 93 4f 02 	sts	0x024F, r18
    1f28:	20 91 00 02 	lds	r18, 0x0200
    1f2c:	30 91 01 02 	lds	r19, 0x0201
    1f30:	21 15       	cp	r18, r1
    1f32:	31 05       	cpc	r19, r1
    1f34:	41 f4       	brne	.+16     	; 0x1f46 <malloc+0xee>
    1f36:	2d b7       	in	r18, 0x3d	; 61
    1f38:	3e b7       	in	r19, 0x3e	; 62
    1f3a:	40 91 04 02 	lds	r20, 0x0204
    1f3e:	50 91 05 02 	lds	r21, 0x0205
    1f42:	24 1b       	sub	r18, r20
    1f44:	35 0b       	sbc	r19, r21
    1f46:	e0 91 4f 02 	lds	r30, 0x024F
    1f4a:	f0 91 50 02 	lds	r31, 0x0250
    1f4e:	e2 17       	cp	r30, r18
    1f50:	f3 07       	cpc	r31, r19
    1f52:	a0 f4       	brcc	.+40     	; 0x1f7c <malloc+0x124>
    1f54:	2e 1b       	sub	r18, r30
    1f56:	3f 0b       	sbc	r19, r31
    1f58:	28 17       	cp	r18, r24
    1f5a:	39 07       	cpc	r19, r25
    1f5c:	78 f0       	brcs	.+30     	; 0x1f7c <malloc+0x124>
    1f5e:	ac 01       	movw	r20, r24
    1f60:	4e 5f       	subi	r20, 0xFE	; 254
    1f62:	5f 4f       	sbci	r21, 0xFF	; 255
    1f64:	24 17       	cp	r18, r20
    1f66:	35 07       	cpc	r19, r21
    1f68:	48 f0       	brcs	.+18     	; 0x1f7c <malloc+0x124>
    1f6a:	4e 0f       	add	r20, r30
    1f6c:	5f 1f       	adc	r21, r31
    1f6e:	50 93 50 02 	sts	0x0250, r21
    1f72:	40 93 4f 02 	sts	0x024F, r20
    1f76:	81 93       	st	Z+, r24
    1f78:	91 93       	st	Z+, r25
    1f7a:	02 c0       	rjmp	.+4      	; 0x1f80 <malloc+0x128>
    1f7c:	e0 e0       	ldi	r30, 0x00	; 0
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	cf 01       	movw	r24, r30
    1f82:	df 91       	pop	r29
    1f84:	cf 91       	pop	r28
    1f86:	08 95       	ret

00001f88 <free>:
    1f88:	cf 93       	push	r28
    1f8a:	df 93       	push	r29
    1f8c:	00 97       	sbiw	r24, 0x00	; 0
    1f8e:	09 f4       	brne	.+2      	; 0x1f92 <free+0xa>
    1f90:	87 c0       	rjmp	.+270    	; 0x20a0 <free+0x118>
    1f92:	fc 01       	movw	r30, r24
    1f94:	32 97       	sbiw	r30, 0x02	; 2
    1f96:	13 82       	std	Z+3, r1	; 0x03
    1f98:	12 82       	std	Z+2, r1	; 0x02
    1f9a:	c0 91 51 02 	lds	r28, 0x0251
    1f9e:	d0 91 52 02 	lds	r29, 0x0252
    1fa2:	20 97       	sbiw	r28, 0x00	; 0
    1fa4:	81 f4       	brne	.+32     	; 0x1fc6 <free+0x3e>
    1fa6:	20 81       	ld	r18, Z
    1fa8:	31 81       	ldd	r19, Z+1	; 0x01
    1faa:	28 0f       	add	r18, r24
    1fac:	39 1f       	adc	r19, r25
    1fae:	80 91 4f 02 	lds	r24, 0x024F
    1fb2:	90 91 50 02 	lds	r25, 0x0250
    1fb6:	82 17       	cp	r24, r18
    1fb8:	93 07       	cpc	r25, r19
    1fba:	79 f5       	brne	.+94     	; 0x201a <free+0x92>
    1fbc:	f0 93 50 02 	sts	0x0250, r31
    1fc0:	e0 93 4f 02 	sts	0x024F, r30
    1fc4:	6d c0       	rjmp	.+218    	; 0x20a0 <free+0x118>
    1fc6:	de 01       	movw	r26, r28
    1fc8:	20 e0       	ldi	r18, 0x00	; 0
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	ae 17       	cp	r26, r30
    1fce:	bf 07       	cpc	r27, r31
    1fd0:	50 f4       	brcc	.+20     	; 0x1fe6 <free+0x5e>
    1fd2:	12 96       	adiw	r26, 0x02	; 2
    1fd4:	4d 91       	ld	r20, X+
    1fd6:	5c 91       	ld	r21, X
    1fd8:	13 97       	sbiw	r26, 0x03	; 3
    1fda:	9d 01       	movw	r18, r26
    1fdc:	41 15       	cp	r20, r1
    1fde:	51 05       	cpc	r21, r1
    1fe0:	09 f1       	breq	.+66     	; 0x2024 <free+0x9c>
    1fe2:	da 01       	movw	r26, r20
    1fe4:	f3 cf       	rjmp	.-26     	; 0x1fcc <free+0x44>
    1fe6:	b3 83       	std	Z+3, r27	; 0x03
    1fe8:	a2 83       	std	Z+2, r26	; 0x02
    1fea:	40 81       	ld	r20, Z
    1fec:	51 81       	ldd	r21, Z+1	; 0x01
    1fee:	84 0f       	add	r24, r20
    1ff0:	95 1f       	adc	r25, r21
    1ff2:	8a 17       	cp	r24, r26
    1ff4:	9b 07       	cpc	r25, r27
    1ff6:	71 f4       	brne	.+28     	; 0x2014 <free+0x8c>
    1ff8:	8d 91       	ld	r24, X+
    1ffa:	9c 91       	ld	r25, X
    1ffc:	11 97       	sbiw	r26, 0x01	; 1
    1ffe:	84 0f       	add	r24, r20
    2000:	95 1f       	adc	r25, r21
    2002:	02 96       	adiw	r24, 0x02	; 2
    2004:	91 83       	std	Z+1, r25	; 0x01
    2006:	80 83       	st	Z, r24
    2008:	12 96       	adiw	r26, 0x02	; 2
    200a:	8d 91       	ld	r24, X+
    200c:	9c 91       	ld	r25, X
    200e:	13 97       	sbiw	r26, 0x03	; 3
    2010:	93 83       	std	Z+3, r25	; 0x03
    2012:	82 83       	std	Z+2, r24	; 0x02
    2014:	21 15       	cp	r18, r1
    2016:	31 05       	cpc	r19, r1
    2018:	29 f4       	brne	.+10     	; 0x2024 <free+0x9c>
    201a:	f0 93 52 02 	sts	0x0252, r31
    201e:	e0 93 51 02 	sts	0x0251, r30
    2022:	3e c0       	rjmp	.+124    	; 0x20a0 <free+0x118>
    2024:	d9 01       	movw	r26, r18
    2026:	13 96       	adiw	r26, 0x03	; 3
    2028:	fc 93       	st	X, r31
    202a:	ee 93       	st	-X, r30
    202c:	12 97       	sbiw	r26, 0x02	; 2
    202e:	4d 91       	ld	r20, X+
    2030:	5d 91       	ld	r21, X+
    2032:	a4 0f       	add	r26, r20
    2034:	b5 1f       	adc	r27, r21
    2036:	ea 17       	cp	r30, r26
    2038:	fb 07       	cpc	r31, r27
    203a:	79 f4       	brne	.+30     	; 0x205a <free+0xd2>
    203c:	80 81       	ld	r24, Z
    203e:	91 81       	ldd	r25, Z+1	; 0x01
    2040:	84 0f       	add	r24, r20
    2042:	95 1f       	adc	r25, r21
    2044:	02 96       	adiw	r24, 0x02	; 2
    2046:	d9 01       	movw	r26, r18
    2048:	11 96       	adiw	r26, 0x01	; 1
    204a:	9c 93       	st	X, r25
    204c:	8e 93       	st	-X, r24
    204e:	82 81       	ldd	r24, Z+2	; 0x02
    2050:	93 81       	ldd	r25, Z+3	; 0x03
    2052:	13 96       	adiw	r26, 0x03	; 3
    2054:	9c 93       	st	X, r25
    2056:	8e 93       	st	-X, r24
    2058:	12 97       	sbiw	r26, 0x02	; 2
    205a:	e0 e0       	ldi	r30, 0x00	; 0
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	8a 81       	ldd	r24, Y+2	; 0x02
    2060:	9b 81       	ldd	r25, Y+3	; 0x03
    2062:	00 97       	sbiw	r24, 0x00	; 0
    2064:	19 f0       	breq	.+6      	; 0x206c <free+0xe4>
    2066:	fe 01       	movw	r30, r28
    2068:	ec 01       	movw	r28, r24
    206a:	f9 cf       	rjmp	.-14     	; 0x205e <free+0xd6>
    206c:	ce 01       	movw	r24, r28
    206e:	02 96       	adiw	r24, 0x02	; 2
    2070:	28 81       	ld	r18, Y
    2072:	39 81       	ldd	r19, Y+1	; 0x01
    2074:	82 0f       	add	r24, r18
    2076:	93 1f       	adc	r25, r19
    2078:	20 91 4f 02 	lds	r18, 0x024F
    207c:	30 91 50 02 	lds	r19, 0x0250
    2080:	28 17       	cp	r18, r24
    2082:	39 07       	cpc	r19, r25
    2084:	69 f4       	brne	.+26     	; 0x20a0 <free+0x118>
    2086:	30 97       	sbiw	r30, 0x00	; 0
    2088:	29 f4       	brne	.+10     	; 0x2094 <free+0x10c>
    208a:	10 92 52 02 	sts	0x0252, r1
    208e:	10 92 51 02 	sts	0x0251, r1
    2092:	02 c0       	rjmp	.+4      	; 0x2098 <free+0x110>
    2094:	13 82       	std	Z+3, r1	; 0x03
    2096:	12 82       	std	Z+2, r1	; 0x02
    2098:	d0 93 50 02 	sts	0x0250, r29
    209c:	c0 93 4f 02 	sts	0x024F, r28
    20a0:	df 91       	pop	r29
    20a2:	cf 91       	pop	r28
    20a4:	08 95       	ret

000020a6 <strnlen_P>:
    20a6:	fc 01       	movw	r30, r24
    20a8:	05 90       	lpm	r0, Z+
    20aa:	61 50       	subi	r22, 0x01	; 1
    20ac:	70 40       	sbci	r23, 0x00	; 0
    20ae:	01 10       	cpse	r0, r1
    20b0:	d8 f7       	brcc	.-10     	; 0x20a8 <strnlen_P+0x2>
    20b2:	80 95       	com	r24
    20b4:	90 95       	com	r25
    20b6:	8e 0f       	add	r24, r30
    20b8:	9f 1f       	adc	r25, r31
    20ba:	08 95       	ret

000020bc <memset>:
    20bc:	dc 01       	movw	r26, r24
    20be:	01 c0       	rjmp	.+2      	; 0x20c2 <memset+0x6>
    20c0:	6d 93       	st	X+, r22
    20c2:	41 50       	subi	r20, 0x01	; 1
    20c4:	50 40       	sbci	r21, 0x00	; 0
    20c6:	e0 f7       	brcc	.-8      	; 0x20c0 <memset+0x4>
    20c8:	08 95       	ret

000020ca <strnlen>:
    20ca:	fc 01       	movw	r30, r24
    20cc:	61 50       	subi	r22, 0x01	; 1
    20ce:	70 40       	sbci	r23, 0x00	; 0
    20d0:	01 90       	ld	r0, Z+
    20d2:	01 10       	cpse	r0, r1
    20d4:	d8 f7       	brcc	.-10     	; 0x20cc <strnlen+0x2>
    20d6:	80 95       	com	r24
    20d8:	90 95       	com	r25
    20da:	8e 0f       	add	r24, r30
    20dc:	9f 1f       	adc	r25, r31
    20de:	08 95       	ret

000020e0 <fputc>:
    20e0:	0f 93       	push	r16
    20e2:	1f 93       	push	r17
    20e4:	cf 93       	push	r28
    20e6:	df 93       	push	r29
    20e8:	18 2f       	mov	r17, r24
    20ea:	09 2f       	mov	r16, r25
    20ec:	eb 01       	movw	r28, r22
    20ee:	8b 81       	ldd	r24, Y+3	; 0x03
    20f0:	81 fd       	sbrc	r24, 1
    20f2:	03 c0       	rjmp	.+6      	; 0x20fa <fputc+0x1a>
    20f4:	8f ef       	ldi	r24, 0xFF	; 255
    20f6:	9f ef       	ldi	r25, 0xFF	; 255
    20f8:	20 c0       	rjmp	.+64     	; 0x213a <fputc+0x5a>
    20fa:	82 ff       	sbrs	r24, 2
    20fc:	10 c0       	rjmp	.+32     	; 0x211e <fputc+0x3e>
    20fe:	4e 81       	ldd	r20, Y+6	; 0x06
    2100:	5f 81       	ldd	r21, Y+7	; 0x07
    2102:	2c 81       	ldd	r18, Y+4	; 0x04
    2104:	3d 81       	ldd	r19, Y+5	; 0x05
    2106:	42 17       	cp	r20, r18
    2108:	53 07       	cpc	r21, r19
    210a:	7c f4       	brge	.+30     	; 0x212a <fputc+0x4a>
    210c:	e8 81       	ld	r30, Y
    210e:	f9 81       	ldd	r31, Y+1	; 0x01
    2110:	9f 01       	movw	r18, r30
    2112:	2f 5f       	subi	r18, 0xFF	; 255
    2114:	3f 4f       	sbci	r19, 0xFF	; 255
    2116:	39 83       	std	Y+1, r19	; 0x01
    2118:	28 83       	st	Y, r18
    211a:	10 83       	st	Z, r17
    211c:	06 c0       	rjmp	.+12     	; 0x212a <fputc+0x4a>
    211e:	e8 85       	ldd	r30, Y+8	; 0x08
    2120:	f9 85       	ldd	r31, Y+9	; 0x09
    2122:	81 2f       	mov	r24, r17
    2124:	19 95       	eicall
    2126:	89 2b       	or	r24, r25
    2128:	29 f7       	brne	.-54     	; 0x20f4 <fputc+0x14>
    212a:	2e 81       	ldd	r18, Y+6	; 0x06
    212c:	3f 81       	ldd	r19, Y+7	; 0x07
    212e:	2f 5f       	subi	r18, 0xFF	; 255
    2130:	3f 4f       	sbci	r19, 0xFF	; 255
    2132:	3f 83       	std	Y+7, r19	; 0x07
    2134:	2e 83       	std	Y+6, r18	; 0x06
    2136:	81 2f       	mov	r24, r17
    2138:	90 2f       	mov	r25, r16
    213a:	df 91       	pop	r29
    213c:	cf 91       	pop	r28
    213e:	1f 91       	pop	r17
    2140:	0f 91       	pop	r16
    2142:	08 95       	ret

00002144 <__ultoa_invert>:
    2144:	fa 01       	movw	r30, r20
    2146:	aa 27       	eor	r26, r26
    2148:	28 30       	cpi	r18, 0x08	; 8
    214a:	51 f1       	breq	.+84     	; 0x21a0 <__ultoa_invert+0x5c>
    214c:	20 31       	cpi	r18, 0x10	; 16
    214e:	81 f1       	breq	.+96     	; 0x21b0 <__ultoa_invert+0x6c>
    2150:	e8 94       	clt
    2152:	6f 93       	push	r22
    2154:	6e 7f       	andi	r22, 0xFE	; 254
    2156:	6e 5f       	subi	r22, 0xFE	; 254
    2158:	7f 4f       	sbci	r23, 0xFF	; 255
    215a:	8f 4f       	sbci	r24, 0xFF	; 255
    215c:	9f 4f       	sbci	r25, 0xFF	; 255
    215e:	af 4f       	sbci	r26, 0xFF	; 255
    2160:	b1 e0       	ldi	r27, 0x01	; 1
    2162:	3e d0       	rcall	.+124    	; 0x21e0 <__ultoa_invert+0x9c>
    2164:	b4 e0       	ldi	r27, 0x04	; 4
    2166:	3c d0       	rcall	.+120    	; 0x21e0 <__ultoa_invert+0x9c>
    2168:	67 0f       	add	r22, r23
    216a:	78 1f       	adc	r23, r24
    216c:	89 1f       	adc	r24, r25
    216e:	9a 1f       	adc	r25, r26
    2170:	a1 1d       	adc	r26, r1
    2172:	68 0f       	add	r22, r24
    2174:	79 1f       	adc	r23, r25
    2176:	8a 1f       	adc	r24, r26
    2178:	91 1d       	adc	r25, r1
    217a:	a1 1d       	adc	r26, r1
    217c:	6a 0f       	add	r22, r26
    217e:	71 1d       	adc	r23, r1
    2180:	81 1d       	adc	r24, r1
    2182:	91 1d       	adc	r25, r1
    2184:	a1 1d       	adc	r26, r1
    2186:	20 d0       	rcall	.+64     	; 0x21c8 <__ultoa_invert+0x84>
    2188:	09 f4       	brne	.+2      	; 0x218c <__ultoa_invert+0x48>
    218a:	68 94       	set
    218c:	3f 91       	pop	r19
    218e:	2a e0       	ldi	r18, 0x0A	; 10
    2190:	26 9f       	mul	r18, r22
    2192:	11 24       	eor	r1, r1
    2194:	30 19       	sub	r19, r0
    2196:	30 5d       	subi	r19, 0xD0	; 208
    2198:	31 93       	st	Z+, r19
    219a:	de f6       	brtc	.-74     	; 0x2152 <__ultoa_invert+0xe>
    219c:	cf 01       	movw	r24, r30
    219e:	08 95       	ret
    21a0:	46 2f       	mov	r20, r22
    21a2:	47 70       	andi	r20, 0x07	; 7
    21a4:	40 5d       	subi	r20, 0xD0	; 208
    21a6:	41 93       	st	Z+, r20
    21a8:	b3 e0       	ldi	r27, 0x03	; 3
    21aa:	0f d0       	rcall	.+30     	; 0x21ca <__ultoa_invert+0x86>
    21ac:	c9 f7       	brne	.-14     	; 0x21a0 <__ultoa_invert+0x5c>
    21ae:	f6 cf       	rjmp	.-20     	; 0x219c <__ultoa_invert+0x58>
    21b0:	46 2f       	mov	r20, r22
    21b2:	4f 70       	andi	r20, 0x0F	; 15
    21b4:	40 5d       	subi	r20, 0xD0	; 208
    21b6:	4a 33       	cpi	r20, 0x3A	; 58
    21b8:	18 f0       	brcs	.+6      	; 0x21c0 <__ultoa_invert+0x7c>
    21ba:	49 5d       	subi	r20, 0xD9	; 217
    21bc:	31 fd       	sbrc	r19, 1
    21be:	40 52       	subi	r20, 0x20	; 32
    21c0:	41 93       	st	Z+, r20
    21c2:	02 d0       	rcall	.+4      	; 0x21c8 <__ultoa_invert+0x84>
    21c4:	a9 f7       	brne	.-22     	; 0x21b0 <__ultoa_invert+0x6c>
    21c6:	ea cf       	rjmp	.-44     	; 0x219c <__ultoa_invert+0x58>
    21c8:	b4 e0       	ldi	r27, 0x04	; 4
    21ca:	a6 95       	lsr	r26
    21cc:	97 95       	ror	r25
    21ce:	87 95       	ror	r24
    21d0:	77 95       	ror	r23
    21d2:	67 95       	ror	r22
    21d4:	ba 95       	dec	r27
    21d6:	c9 f7       	brne	.-14     	; 0x21ca <__ultoa_invert+0x86>
    21d8:	00 97       	sbiw	r24, 0x00	; 0
    21da:	61 05       	cpc	r22, r1
    21dc:	71 05       	cpc	r23, r1
    21de:	08 95       	ret
    21e0:	9b 01       	movw	r18, r22
    21e2:	ac 01       	movw	r20, r24
    21e4:	0a 2e       	mov	r0, r26
    21e6:	06 94       	lsr	r0
    21e8:	57 95       	ror	r21
    21ea:	47 95       	ror	r20
    21ec:	37 95       	ror	r19
    21ee:	27 95       	ror	r18
    21f0:	ba 95       	dec	r27
    21f2:	c9 f7       	brne	.-14     	; 0x21e6 <__ultoa_invert+0xa2>
    21f4:	62 0f       	add	r22, r18
    21f6:	73 1f       	adc	r23, r19
    21f8:	84 1f       	adc	r24, r20
    21fa:	95 1f       	adc	r25, r21
    21fc:	a0 1d       	adc	r26, r0
    21fe:	08 95       	ret

00002200 <_exit>:
    2200:	f8 94       	cli

00002202 <__stop_program>:
    2202:	ff cf       	rjmp	.-2      	; 0x2202 <__stop_program>
