// Seed: 3377301403
module module_0 (
    output wand id_0
);
  wire id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output wire id_6,
    input supply1 id_7,
    input supply0 id_8
);
  wire  id_10;
  logic id_11;
  ;
  module_0 modCall_1 (id_2);
  wire id_12 = id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output tri1 id_1;
  assign id_1 = -1;
  assign id_1 = id_4;
  assign id_1 = 1'b0;
endmodule
