Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Dec 20 09:25:25 2018
| Host         : wymt-GP62-6QG running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_funct3_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_funct3_reg[1]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_funct3_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_opcode_reg[0]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_opcode_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_opcode_reg[3]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_opcode_reg[4]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_opcode_reg[5]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_funct3_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_funct3_reg[1]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_funct3_reg[2]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[2]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[3]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/if_cnt_o_reg[0]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/if_cnt_o_reg[1]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/if_cnt_o_reg[2]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/if_cnt_o_reg[3]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/mem_cnt_o_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/mem_cnt_o_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/mem_cnt_o_reg[2]/Q (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/mem_cnt_o_reg[3]/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 940 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.141        0.000                      0                 5584        0.024        0.000                      0                 5584        3.750        0.000                       0                  1040  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.141        0.000                      0                 5521        0.024        0.000                      0                 5521        3.750        0.000                       0                  1040  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.175        0.000                      0                   63        0.536        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.456ns (5.579%)  route 7.718ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.718    13.256    cpu0/if_id0/rst
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524    14.397    cpu0/if_id0/id_inst_reg[2]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.456ns (5.579%)  route 7.718ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.718    13.256    cpu0/if_id0/rst
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524    14.397    cpu0/if_id0/id_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.456ns (5.579%)  route 7.718ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.718    13.256    cpu0/if_id0/rst
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524    14.397    cpu0/if_id0/id_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.456ns (5.579%)  route 7.718ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.718    13.256    cpu0/if_id0/rst
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524    14.397    cpu0/if_id0/id_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.456ns (5.579%)  route 7.718ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.718    13.256    cpu0/if_id0/rst
    SLICE_X47Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[6]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X47Y59         FDRE (Setup_fdre_C_R)       -0.429    14.492    cpu0/if_id0/id_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.456ns (5.579%)  route 7.718ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.718    13.256    cpu0/if_id0/rst
    SLICE_X47Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.436    14.777    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  cpu0/if_id0/id_pc_reg[7]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X47Y59         FDRE (Setup_fdre_C_R)       -0.429    14.492    cpu0/if_id0/id_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.456ns (6.054%)  route 7.076ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.076    12.614    cpu0/if_id0/rst
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.434    14.775    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[12]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.395    cpu0/if_id0/id_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.456ns (6.054%)  route 7.076ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.076    12.614    cpu0/if_id0/rst
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.434    14.775    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[13]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.395    cpu0/if_id0/id_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.456ns (6.054%)  route 7.076ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.076    12.614    cpu0/if_id0/rst
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.434    14.775    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[4]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.395    cpu0/if_id0/id_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if_id0/id_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.456ns (6.054%)  route 7.076ns (93.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 r  rst_reg/Q
                         net (fo=852, routed)         7.076    12.614    cpu0/if_id0/rst
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.434    14.775    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  cpu0/if_id0/id_pc_reg[5]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.395    cpu0/if_id0/id_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  1.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.206     1.796    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/A0
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.835     1.962    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/WCLK
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_6_6/DP/CLK
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.206     1.796    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/A0
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.835     1.962    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/WCLK
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_6_6/SP/CLK
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    hci0/io_in_fifo/q_data_array_reg_320_383_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.206     1.796    hci0/io_in_fifo/q_data_array_reg_320_383_7_7/A0
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.835     1.962    hci0/io_in_fifo/q_data_array_reg_320_383_7_7/WCLK
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_7_7/DP/CLK
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    hci0/io_in_fifo/q_data_array_reg_320_383_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.206     1.796    hci0/io_in_fifo/q_data_array_reg_320_383_7_7/A0
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.835     1.962    hci0/io_in_fifo/q_data_array_reg_320_383_7_7/WCLK
    SLICE_X56Y39         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_7_7/SP/CLK
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    hci0/io_in_fifo/q_data_array_reg_320_383_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.559     1.442    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.068     1.651    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X38Y36         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X38Y36         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.602    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.211%)  route 0.271ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.271     1.861    hci0/io_in_fifo/q_data_array_reg_448_511_6_6/A0
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.836     1.963    hci0/io_in_fifo/q_data_array_reg_448_511_6_6/WCLK
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/CLK
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.211%)  route 0.271ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.271     1.861    hci0/io_in_fifo/q_data_array_reg_448_511_6_6/A0
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.836     1.963    hci0/io_in_fifo/q_data_array_reg_448_511_6_6/WCLK
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/CLK
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.211%)  route 0.271ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.271     1.861    hci0/io_in_fifo/q_data_array_reg_448_511_7_7/A0
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.836     1.963    hci0/io_in_fifo/q_data_array_reg_448_511_7_7/WCLK
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_7_7/DP/CLK
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_448_511_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.211%)  route 0.271ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.566     1.449    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.271     1.861    hci0/io_in_fifo/q_data_array_reg_448_511_7_7/A0
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.836     1.963    hci0/io_in_fifo/q_data_array_reg_448_511_7_7/WCLK
    SLICE_X56Y40         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_448_511_7_7/SP/CLK
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.776    hci0/io_in_fifo/q_data_array_reg_448_511_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.388%)  route 0.275ns (59.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.558     1.441    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y35         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/Q
                         net (fo=6, routed)           0.275     1.857    hci0/uart_blk/uart_rx_fifo/rx_done_tick
    SLICE_X39Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.902 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    hci0/uart_blk/uart_rx_fifo/q_wr_ptr[2]_i_1_n_4
    SLICE_X39Y35         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_rx_fifo/EXCLK_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.107     1.812    hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y34  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y34  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y34  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y34  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y34  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y34  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y34  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y34  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y35  hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y35  hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y61  cpu0/regfile0/regs_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y64  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y64  cpu0/regfile0/regs_reg_r2_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.456ns (10.719%)  route 3.798ns (89.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.798     9.336    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X32Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X32Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.078%)  route 3.660ns (88.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.660     9.199    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X30Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X30Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.078%)  route 3.660ns (88.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.660     9.199    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X30Y63         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X30Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.456ns (11.535%)  route 3.497ns (88.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.497     9.036    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X31Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.456ns (11.571%)  route 3.485ns (88.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.485     9.023    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.433    14.774    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.456ns (11.571%)  route 3.485ns (88.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.485     9.023    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.433    14.774    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.456ns (11.571%)  route 3.485ns (88.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.485     9.023    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.433    14.774    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.456ns (11.571%)  route 3.485ns (88.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.485     9.023    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.433    14.774    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.456ns (11.535%)  route 3.497ns (88.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.497     9.036    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X30Y62         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X30Y62         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDPE (Recov_fdpe_C_PRE)     -0.361    14.555    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.456ns (11.535%)  route 3.497ns (88.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.561     5.082    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.538 f  rst_reg/Q
                         net (fo=852, routed)         3.497     9.036    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X30Y62         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.361    14.555    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.707%)  route 0.334ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.334     1.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y33         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.826     1.953    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.707%)  route 0.334ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.334     1.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y33         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.826     1.953    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.707%)  route 0.334ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.334     1.919    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y33         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.826     1.953    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.843%)  route 0.427ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.427     2.012    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y34         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.843%)  route 0.427ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.427     2.012    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y34         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.843%)  route 0.427ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.427     2.012    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y34         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.843%)  route 0.427ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.427     2.012    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y34         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.843%)  route 0.427ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.427     2.012    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y34         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.843%)  route 0.427ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.427     2.012    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y34         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_baud_clk_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.297%)  route 0.674ns (82.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X15Y33         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  rst_reg/Q
                         net (fo=852, routed)         0.674     2.259    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X37Y36         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1039, routed)        0.827     1.954    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.646    





