
---------- Begin Simulation Statistics ----------
final_tick                                67659674265                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 781096                       # Simulator instruction rate (inst/s)
host_mem_usage                               10816548                       # Number of bytes of host memory used
host_op_rate                                  1475232                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    91.51                       # Real time elapsed on the host
host_tick_rate                              739373081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71477610                       # Number of instructions simulated
sim_ops                                     134997706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067660                       # Number of seconds simulated
sim_ticks                                 67659674265                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203182205                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              203182204.996997                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                  0.003003                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                          9683434                       # Number of branches fetched
system.cpu1.committedInsts                   43689511                       # Number of instructions committed
system.cpu1.committedOps                     82199985                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                    7495153                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2617                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4440459                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          133                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.158319                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                   53233922                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          298                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.841681                       # Percentage of non-idle cycles
system.cpu1.numCycles                       171014519                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              143939601.936937                       # Number of busy cycles
system.cpu1.num_cc_register_reads            39103288                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           25347924                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      5333098                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                271096                       # Number of float alu accesses
system.cpu1.num_fp_insts                       271096                       # number of float instructions
system.cpu1.num_fp_register_reads              424122                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             222929                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2621945                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              27074917.063063                       # Number of idle cycles
system.cpu1.num_int_alu_accesses             81612298                       # Number of integer alu accesses
system.cpu1.num_int_insts                    81612298                       # number of integer instructions
system.cpu1.num_int_register_reads          159107123                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          67454128                       # number of times the integer registers were written
system.cpu1.num_load_insts                    7491688                       # Number of load instructions
system.cpu1.num_mem_refs                     11931861                       # number of memory refs
system.cpu1.num_store_insts                   4440173                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               409296      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                 69661549     84.75%     85.24% # Class of executed instruction
system.cpu1.op_class::IntMult                     137      0.00%     85.24% # Class of executed instruction
system.cpu1.op_class::IntDiv                       49      0.00%     85.24% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   7690      0.01%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     130      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   81706      0.10%     85.35% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    1632      0.00%     85.36% # Class of executed instruction
system.cpu1.op_class::SimdCvt                   40238      0.05%     85.40% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  65660      0.08%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                    12      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 25      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::MemRead                 7447043      9.06%     94.54% # Class of executed instruction
system.cpu1.op_class::MemWrite                4424080      5.38%     99.93% # Class of executed instruction
system.cpu1.op_class::FloatMemRead              44645      0.05%     99.98% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite             16093      0.02%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  82199985                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       150852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        526000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1445149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2891257                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            730                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             368393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4332                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146520                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6755                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        368393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       901148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       901148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 901148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24286720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24286720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24286720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            375148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  375148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              375148                       # Request fanout histogram
system.membus.reqLayer4.occupancy           782503468                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2006889751                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON    67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38137824                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38137824                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38137824                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38137824                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84939.474388                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84939.474388                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84939.474388                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84939.474388                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37838790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37838790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37838790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37838790                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84273.474388                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84273.474388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84273.474388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84273.474388                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38137824                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38137824                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84939.474388                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84939.474388                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37838790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37838790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84273.474388                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84273.474388                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          347.854545                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   347.854545                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.679403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842080047                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842080047                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842080047                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842080047                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88648.064610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88648.064610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88648.064610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88648.064610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          516                       # number of writebacks
system.cpu0.dcache.writebacks::total              516                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610367991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610367991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610367991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610367991                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87982.064610                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87982.064610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87982.064610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87982.064610                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830379093                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830379093                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88679.684442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88679.684442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598837533                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598837533                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88013.684442                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88013.684442                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11700954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11700954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45706.851562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45706.851562                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11530458                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11530458                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45040.851562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45040.851562                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999914                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999914                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON    67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53230682                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53230682                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53230682                       # number of overall hits
system.cpu1.icache.overall_hits::total       53230682                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3240                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3240                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3240                       # number of overall misses
system.cpu1.icache.overall_misses::total         3240                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    255474270                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    255474270                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    255474270                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    255474270                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53233922                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53233922                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53233922                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53233922                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000061                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000061                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78850.083333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78850.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78850.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78850.083333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2728                       # number of writebacks
system.cpu1.icache.writebacks::total             2728                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3240                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3240                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3240                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3240                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    253316430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    253316430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    253316430                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    253316430                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78184.083333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78184.083333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78184.083333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78184.083333                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2728                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53230682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53230682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3240                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3240                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    255474270                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    255474270                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53233922                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53233922                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78850.083333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78850.083333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3240                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3240                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    253316430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    253316430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78184.083333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78184.083333                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.584290                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53233922                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3240                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16430.222840                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.584290                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        425874616                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       425874616                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10841109                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10841109                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10841109                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10841109                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1094503                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1094503                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1094503                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1094503                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14050777491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14050777491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14050777491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14050777491                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11935612                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11935612                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11935612                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11935612                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.091701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.091701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.091701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.091701                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12837.587006                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12837.587006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12837.587006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12837.587006                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       501998                       # number of writebacks
system.cpu1.dcache.writebacks::total           501998                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1094503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1094503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1094503                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1094503                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  13321838493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13321838493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  13321838493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13321838493                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.091701                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.091701                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.091701                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.091701                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12171.587006                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12171.587006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12171.587006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12171.587006                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1094495                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6458064                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6458064                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1037089                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1037089                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  12896571852                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12896571852                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      7495153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7495153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138368                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138368                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 12435.356900                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12435.356900                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1037089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1037089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  12205870578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12205870578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.138368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.138368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11769.356900                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11769.356900                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4383045                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4383045                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        57414                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        57414                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1154205639                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1154205639                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4440459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4440459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.012930                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012930                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 20103.208956                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20103.208956                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        57414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        57414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1115967915                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1115967915                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.012930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 19437.208956                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19437.208956                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999927                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11935612                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1094503                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.905052                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999927                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         96579399                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        96579399                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1070210                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1070960                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                451                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                299                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1070210                       # number of overall hits
system.l2.overall_hits::total                 1070960                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             24293                       # number of demand (read+write) misses
system.l2.demand_misses::total                 375148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347465                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2941                       # number of overall misses
system.l2.overall_misses::.cpu1.data            24293                       # number of overall misses
system.l2.overall_misses::total                375148                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37382580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30256569477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247249170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2076288633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32617489860                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37382580                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30256569477                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247249170                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2076288633                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32617489860                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1094503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1446108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1094503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1446108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.907716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.022195                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.259419                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.907716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.022195                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.259419                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83257.416481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87078.035132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84069.761986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85468.597250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86945.658407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83257.416481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87078.035132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84069.761986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85468.597250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86945.658407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4332                       # number of writebacks
system.l2.writebacks::total                      4332                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        24293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            375148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        24293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           375148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34318924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27884780851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    227176580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1910439743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30056716098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34318924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27884780851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    227176580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1910439743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30056716098                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.907716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.022195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.259419                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.907716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.022195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259419                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76434.129176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80252.056613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77244.671880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78641.573416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80119.622384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76434.129176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80252.056613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77244.671880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78641.573416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80119.622384                       # average overall mshr miss latency
system.l2.replacements                         151546                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       502514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           502514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       502514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       502514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2746                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2746                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2746                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2746                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            50776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50915                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6755                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9935721                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    568177587                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     578113308                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        57414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.457031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.115616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.117132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84920.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85594.695240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85583.021170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9135938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    522868310                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    532004248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.457031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.115616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.117132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78084.940171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78768.952998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78757.105551                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst           299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37382580                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247249170                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    284631750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.907716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83257.416481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84069.761986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83962.168142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34318924                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    227176580                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    261495504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.907716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76434.129176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77244.671880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77137.316814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1019434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1019746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        17655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          365003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30246633756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1508111046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  31754744802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1037089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1384749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.263588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87078.761807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85421.186406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86998.585771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        17655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       365003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27875644913                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1387571433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29263216346                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.263588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80252.786580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78593.680714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80172.536516                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 135240.170541                       # Cycle average of tags in use
system.l2.tags.total_refs                     2891221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    375497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.699718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.268231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      291.011627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    121830.428283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     1713.145961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    11336.316439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.464746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.515900                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        223951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        42758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       176030                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.854305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46635609                       # Number of tag accesses
system.l2.tags.data_accesses                 46635609                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        188224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1554752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24009472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       188224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        216960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       277248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          277248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          24293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              375148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           424714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        328670811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2781923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         22979005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             354856453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       424714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2781923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3206637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4097685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4097685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4097685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          424714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       328670811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2781923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        22979005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            358954137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     24009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007943449616                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              771417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4016                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      375148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4332                       # Number of write requests accepted
system.mem_ctrls.readBursts                    375148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            11697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            11687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            11750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            11731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            11727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            11702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            11701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            11697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            11698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            11679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            11679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            11729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            11691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            11706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8499454480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1249046848                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15056575568                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22673.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40165.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                375148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  364855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       379117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       379117    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       379117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1572.329114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1417.309656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1038.855711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.84%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           15      6.33%      7.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           36     15.19%     22.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           36     15.19%     37.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           49     20.68%     58.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           34     14.35%     72.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           22      9.28%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           17      7.17%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      3.38%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            8      3.38%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      1.69%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.84%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14591            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.945148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.942079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.320797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6      2.53%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.42%      2.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              230     97.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           237                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23991296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  272192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24009472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               277248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       354.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    354.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67659592014                       # Total gap between requests
system.mem_ctrls.avgGap                     178295.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       188224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1536576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       272192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 424713.838961902657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 328670810.812689363956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2781922.940728186630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 22710366.502530783415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4022957.588207064662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        24293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16270876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13995252482                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    108899017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    936153193                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3637726557411                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36238.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40278.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37027.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38535.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 839733739.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         295345814.399990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         521398956.960076                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        513718190.495959                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       4977608.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5873184726.023398                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     4208375396.232054                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     19178843360.812908                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       30595844053.085354                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        452.202060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56026576189                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3041500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8591598076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         295840136.591990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         522271625.752877                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        514497174.777559                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       5055457.008000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5873184726.023398                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4212399284.032851                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19176065448.422623                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       30599313852.609962                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        452.253343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56014636922                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3041500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8603537343                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67659674265                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1388438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       506846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2746                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1087103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1384749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3283501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4337365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    102176064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124887552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          151546                       # Total snoops (count)
system.tol2bus.snoopTraffic                    277248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1597654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000457                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1596924     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    730      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1597654                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1299291741                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1093408497                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3237092                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348157716                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448551                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
