**** Tlsim Version 16.2 ****

**** Tlsim command line ****
 tlsim -e 1.340000e+003 -r 0.200000 -o waveforms.sim -dl delay.dl -dst distortion.dst -log tlsim.log -ocycle cycle.msm main.spc

*********************************************************
  WARNING: zero resistance is not allowed - 
 line 'RidlPart_149 3 2 0.000000e+000
' 
 - Setting resistance to '1e-6'  
*********************************************************


Number of Nodes in this circuit = 19


Statistics on N-line elements:
 Number of 'n' type multi-conductor elements = 2
 Type-of-N-element  #elms Max_Length TotalLength

 1-line-N-elm     2   1e-006    2e-006
 Total Interconnect Length = 2e-006
 Total Coupled Length = 0

 Following is some statistics on Model usage
   Model-Type      Model-Name     Number-of-Models-in-this-circuit

   bdrvr         LVCMOS33_F_16_HR_Typ_27degC               2 
  No of 'Bdrvr' type model instance = 2

 Time Step at Start = 6.4e-011



 Simulation will start at t=0 and end at t=1.34006e-006. 



 Simulation Complete 


**** Transient Simulation Statistics ****

    Number Of time step solutions = 20939

**** Tlsim Run Times ****

    Start time = Tue Jun 20 15:58:27 2023

    Finish time = Tue Jun 20 15:58:28 2023

    Elapsed time = 0 hours, 0 minutes, and 1 seconds