library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity PC is
    Port (
        CLK : in  STD_LOGIC;
        W   : in  STD_LOGIC;                     -- Selector de Carga (S del Mux)
        C   : in  STD_LOGIC_VECTOR(15 downto 0); -- Entrada para carga paralela (I1)
        Q   : out STD_LOGIC_VECTOR(15 downto 0)  -- Salida actual del PC
    );
end PC;

architecture Arq_PC of PC is

    -- ========================================================
    -- DECLARACIÓN DE COMPONENTES
    -- ========================================================
    -- Tu componente Multiplexor 2 a 1
    component Mux_2a1_n is
        Port (
            I0 : in  STD_LOGIC;
            I1 : in  STD_LOGIC;
            S  : in  STD_LOGIC;
            Y  : out STD_LOGIC
        );
    end component;

    -- Tu componente Flip-Flop D
    component FlipFlopD is
        Port (
            CLK : in  STD_LOGIC;
            D   : in  STD_LOGIC;
            Q   : out STD_LOGIC
        );
    end component;

    -- ========================================================
    -- CABLES INTERNOS
    -- ========================================================
    signal q_reg : STD_LOGIC_VECTOR(15 downto 0);
    signal d_reg : STD_LOGIC_VECTOR(15 downto 0);
    signal inc   : STD_LOGIC_VECTOR(15 downto 0);
    signal carry : STD_LOGIC_VECTOR(15 downto 0);

begin

    Q <= q_reg; -- Salida física conectada al estado interno

    -- ========================================================
    -- 1. LÓGICA DE INCREMENTO (ANDs y XORs en cascada)
    -- ========================================================
    inc(0)   <= q_reg(0) xor '1';
    carry(0) <= q_reg(0);

    inc(1)   <= q_reg(1) xor carry(0);
    carry(1) <= carry(0) and q_reg(1);

    inc(2)   <= q_reg(2) xor carry(1);
    carry(2) <= carry(1) and q_reg(2);

    inc(3)   <= q_reg(3) xor carry(2);
    carry(3) <= carry(2) and q_reg(3);

    inc(4)   <= q_reg(4) xor carry(3);
    carry(4) <= carry(3) and q_reg(4);

    inc(5)   <= q_reg(5) xor carry(4);
    carry(5) <= carry(4) and q_reg(5);

    inc(6)   <= q_reg(6) xor carry(5);
    carry(6) <= carry(5) and q_reg(6);

    inc(7)   <= q_reg(7) xor carry(6);
    carry(7) <= carry(6) and q_reg(7);

    inc(8)   <= q_reg(8) xor carry(7);
    carry(8) <= carry(7) and q_reg(8);

    inc(9)   <= q_reg(9) xor carry(8);
    carry(9) <= carry(8) and q_reg(9);

    inc(10)  <= q_reg(10) xor carry(9);
    carry(10)<= carry(9) and q_reg(10);

    inc(11)  <= q_reg(11) xor carry(10);
    carry(11)<= carry(10) and q_reg(11);

    inc(12)  <= q_reg(12) xor carry(11);
    carry(12)<= carry(11) and q_reg(12);

    inc(13)  <= q_reg(13) xor carry(12);
    carry(13)<= carry(12) and q_reg(13);

    inc(14)  <= q_reg(14) xor carry(13);
    carry(14)<= carry(13) and q_reg(14);

    inc(15)  <= q_reg(15) xor carry(14);

    -- ========================================================
    -- 2. INSTANCIACIÓN DE MUXES Y FLIP-FLOPS (BIT A BIT)
    -- ========================================================
    -- Si W = '0' pasa inc (I0). Si W = '1' pasa carga paralela C (I1).
    
    MUX0 : Mux_2a1_n port map (I0 => inc(0),  I1 => C(0),  S => W, Y => d_reg(0));
    FF0  : FlipFlopD port map (CLK => CLK, D => d_reg(0),  Q => q_reg(0));

    MUX1 : Mux_2a1_n port map (I0 => inc(1),  I1 => C(1),  S => W, Y => d_reg(1));
    FF1  : FlipFlopD port map (CLK => CLK, D => d_reg(1),  Q => q_reg(1));

    MUX2 : Mux_2a1_n port map (I0 => inc(2),  I1 => C(2),  S => W, Y => d_reg(2));
    FF2  : FlipFlopD port map (CLK => CLK, D => d_reg(2),  Q => q_reg(2));

    MUX3 : Mux_2a1_n port map (I0 => inc(3),  I1 => C(3),  S => W, Y => d_reg(3));
    FF3  : FlipFlopD port map (CLK => CLK, D => d_reg(3),  Q => q_reg(3));

    MUX4 : Mux_2a1_n port map (I0 => inc(4),  I1 => C(4),  S => W, Y => d_reg(4));
    FF4  : FlipFlopD port map (CLK => CLK, D => d_reg(4),  Q => q_reg(4));

    MUX5 : Mux_2a1_n port map (I0 => inc(5),  I1 => C(5),  S => W, Y => d_reg(5));
    FF5  : FlipFlopD port map (CLK => CLK, D => d_reg(5),  Q => q_reg(5));

    MUX6 : Mux_2a1_n port map (I0 => inc(6),  I1 => C(6),  S => W, Y => d_reg(6));
    FF6  : FlipFlopD port map (CLK => CLK, D => d_reg(6),  Q => q_reg(6));

    MUX7 : Mux_2a1_n port map (I0 => inc(7),  I1 => C(7),  S => W, Y => d_reg(7));
    FF7  : FlipFlopD port map (CLK => CLK, D => d_reg(7),  Q => q_reg(7));

    MUX8 : Mux_2a1_n port map (I0 => inc(8),  I1 => C(8),  S => W, Y => d_reg(8));
    FF8  : FlipFlopD port map (CLK => CLK, D => d_reg(8),  Q => q_reg(8));

    MUX9 : Mux_2a1_n port map (I0 => inc(9),  I1 => C(9),  S => W, Y => d_reg(9));
    FF9  : FlipFlopD port map (CLK => CLK, D => d_reg(9),  Q => q_reg(9));

    MUX10: Mux_2a1_n port map (I0 => inc(10), I1 => C(10), S => W, Y => d_reg(10));
    FF10 : FlipFlopD port map (CLK => CLK, D => d_reg(10), Q => q_reg(10));

    MUX11: Mux_2a1_n port map (I0 => inc(11), I1 => C(11), S => W, Y => d_reg(11));
    FF11 : FlipFlopD port map (CLK => CLK, D => d_reg(11), Q => q_reg(11));

    MUX12: Mux_2a1_n port map (I0 => inc(12), I1 => C(12), S => W, Y => d_reg(12));
    FF12 : FlipFlopD port map (CLK => CLK, D => d_reg(12), Q => q_reg(12));

    MUX13: Mux_2a1_n port map (I0 => inc(13), I1 => C(13), S => W, Y => d_reg(13));
    FF13 : FlipFlopD port map (CLK => CLK, D => d_reg(13), Q => q_reg(13));

    MUX14: Mux_2a1_n port map (I0 => inc(14), I1 => C(14), S => W, Y => d_reg(14));
    FF14 : FlipFlopD port map (CLK => CLK, D => d_reg(14), Q => q_reg(14));

    MUX15: Mux_2a1_n port map (I0 => inc(15), I1 => C(15), S => W, Y => d_reg(15));
    FF15 : FlipFlopD port map (CLK => CLK, D => d_reg(15), Q => q_reg(15));

end Arq_PC;