// Seed: 1024162193
module module_0 (
    output tri1 id_0,
    input supply1 void id_1,
    input supply1 id_2
);
  assign id_0 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input logic id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wand id_13,
    input tri0 id_14,
    input tri0 id_15,
    output logic id_16,
    input wand id_17,
    input wand id_18,
    input uwire id_19,
    output supply0 id_20,
    output tri id_21,
    output tri id_22,
    output wor id_23,
    output uwire id_24,
    input wor id_25,
    output uwire id_26,
    input uwire id_27
);
  id_29 :
  assert property (@(posedge id_14) -1) id_16 <= id_8;
  module_0 modCall_1 (
      id_29,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
