0.4
2016.2
/home/fpga/FPGA/Vivado/octal decoder/octal decoder.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/fpga/FPGA/Vivado/octal decoder/octal decoder.srcs/sources_1/new/octal_decoder.v,1472749281,verilog,,,,,,,,,,,
