A. Crews , F. Brewer, Controller optimization for protocol intensive applications, Proceedings of the conference on European design automation, p.140-145, September 1996, Geneva, Switzerland
Kunpeng Jiang , Huifang Guo , Shengping Zhu , Julong Lan, Static patterns matching for high speed networks, Proceedings of the Third international conference on Information Computing and Applications, September 14-16, 2012, Chengde, China
M. J. Foster, Avoiding Latch Formation in Regular Expression Recognizers, IEEE Transactions on Computers, v.38 n.5, p.754-756, May 1989
A. Seawright , F. Brewer, Synthesis from production-based specifications, Proceedings of the 29th ACM/IEEE conference on Design automation, p.194-199, June 08-12, 1992, Anaheim, California, United States
Kunpeng Jiang , Julong Lan , Youjun Bu, High throughput constraint repetition for regular expression matching algorithm, Proceedings of the Third international conference on Information Computing and Applications, September 14-16, 2012, Chengde, China
T. S. Anantharaman , E. M. Clarke , M. J. Foster , B. Mishra, Compiling path expressions into VLSI circuits, Proceedings of the 12th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.191-204, January 14-16, 1985, New Orleans, Louisiana, United States
Louis Woods , Jens Teubner , Gustavo Alonso, Complex event detection at wire speed with FPGAs, Proceedings of the VLDB Endowment, v.3 n.1-2, September 2010
Andrew Seawright , Forrest Brewer, High-level symbolic construction technique for high performance sequential synthesis, Proceedings of the 30th international conference on Design automation, p.424-428, June 14-18, 1993, Dallas, Texas, United States
João Bispo , Ioannis Sourdis , João M. P. Cardoso , Stamatis Vassiliadis, Synthesis of regular expressions targeting FPGAs: current status and open issues, Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications, March 27-29, 2007, Mangaratiba, Brazil
Felice Balarin , Roberto Passerone, Functional verification methodology based on formal interface specification and transactor generation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Yi-Hua E. Yang , Weirong Jiang , Viktor K. Prasanna, Compact architecture for high-throughput regular expression matching on FPGA, Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, November 06-07, 2008, San Jose, California
Chia-Tien Dan Lo , Yi-Gang Tai, Highly Space Efficient Counters for Perl Compatible Regular Expressions in FPGAs, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK
Giorgos Vasiliadis , Michalis Polychronakis , Spiros Antonatos , Evangelos P. Markatos , Sotiris Ioannidis, Regular Expression Matching on Graphics Hardware for Intrusion Detection, Proceedings of the 12th International Symposium on Recent Advances in Intrusion Detection, September 23-25, 2009, Saint-Malo, France
Hiroki Nakahara , Tsutomu Sasao , Munehiro Matsuura, A regular expression matching circuit: Decomposed non-deterministic realization with prefix sharing and multi-character transition, Microprocessors & Microsystems, v.36 n.8, p.644-664, November, 2012
Andrew Seawright , Forrest Brewer, Clairvoyant: a synthesis system for production-based specification, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Andrew Seawright , Forrest Brewer, Clairvoyant: a synthesis system for production-based specification, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.2, p.172-185, June 1994
J. M. Champarnaud , G. Hansel, AUTOMATE, a computing package for automata and finite semigroups, Journal of Symbolic Computation, v.12 n.2, p.197-220, Aug. 1991
Chia-Tien Dan Lo , Yi-Gang Tai, Space Optimization on Counters for FPGA-Based Perl Compatible Regular Expressions, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.4, p.1-18, September 2009
Robert Siegmund , Dietmar Müller, Automatic Synthesis of Communication Controller Hardware from Protocol Specifications, IEEE Design & Test, v.19 n.4, p.84-95, July 2002
Ioannis Sourdis , João Bispo , João M. Cardoso , Stamatis Vassiliadis, Regular Expression Matching in Reconfigurable Hardware, Journal of Signal Processing Systems, v.51 n.1, p.99-121, April     2008
Yi-Hua E. Yang , Viktor K. Prasanna, Software toolchain for large-scale RE-NFA construction on FPGA, International Journal of Reconfigurable Computing, 2009, p.1-10, January 2009
Liu Yang , Rezwana Karim , Vinod Ganapathy , Randy Smith, Fast, memory-efficient regular expression matching with NFA-OBDDs, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.55 n.15, p.3376-3393, October, 2011
Sailesh Kumar , Balakrishnan Chandrasekaran , Jonathan Turner , George Varghese, Curing regular expressions matching algorithms from insomnia, amnesia, and acalculia, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems, December 03-04, 2007, Orlando, Florida, USA
Sailesh Kumar , Sarang Dharmapurikar , Fang Yu , Patrick Crowley , Jonathan Turner, Algorithms to accelerate multiple regular expressions matching for deep packet inspection, ACM SIGCOMM Computer Communication Review, v.36 n.4, October 2006
John K. Antonio , Garng M. Huang , Wei K. Tsai, A Fast Distributed Shortest Path  Algorithm for a Class of Hierarchically Clustered Data Networks, IEEE Transactions on Computers, v.41 n.6, p.710-724, June 1992
Michela Becchi , Patrick Crowley, A hybrid finite automaton for practical deep packet inspection, Proceedings of the 2007 ACM CoNEXT conference, December 10-13, 2007, New York, New York
Alexis De Vos , Yvan Van Rentergem, Reversible computing: from mathematical group theory to electronical circuit experiment, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
D. Grochol , L. Sekanina , M. Zadnik , J. Korenek , V. Kosar, Evolutionary circuit design for fast FPGA-based classification of network application protocols, Applied Soft Computing, v.38 n.C, p.933-941, January 2016
