$date
	Sat Apr 27 16:18:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module adder_a_testbench $end
$var wire 17 ! sum [16:0] $end
$var reg 1 " clk $end
$var reg 16 # n1 [15:0] $end
$var reg 16 $ n2 [15:0] $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 16 % n1 [15:0] $end
$var wire 16 & n2 [15:0] $end
$var wire 17 ' sum_i [16:0] $end
$var reg 17 ( sum [16:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
bx !
$end
#5
b0 !
b0 (
1"
#10
0"
b100000001 $
b100000001 &
b100000010 '
b1 #
b1 %
#15
b100000010 !
b100000010 (
1"
#20
0"
b111111111111 $
b111111111111 &
b1111111111110 '
b111111111111 #
b111111111111 %
#25
b1111111111110 !
b1111111111110 (
1"
#30
0"
b111111111111111 $
b111111111111111 &
b1111111111111110 '
b111111111111111 #
b111111111111111 %
#35
b1111111111111110 !
b1111111111111110 (
1"
#40
0"
b1000000000000000 $
b1000000000000000 &
b10000000000000000 '
b1000000000000000 #
b1000000000000000 %
#45
b10000000000000000 !
b10000000000000000 (
1"
#50
0"
b1 $
b1 &
b10 '
b1 #
b1 %
#55
b10 !
b10 (
1"
#60
0"
b0 '
b1111111111111111 #
b1111111111111111 %
#65
b0 !
b0 (
1"
#70
0"
b111111111111111 $
b111111111111111 &
b1111111111111110 '
b111111111111111 #
b111111111111111 %
#75
b1111111111111110 !
b1111111111111110 (
1"
#80
0"
b1010101010101010 $
b1010101010101010 &
b11111111111111111 '
b101010101010101 #
b101010101010101 %
#85
b11111111111111111 !
b11111111111111111 (
1"
#90
0"
b0 $
b0 &
b0 '
b0 #
b0 %
#95
b0 !
b0 (
1"
#100
0"
#105
1"
#110
0"
