<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › omap › sossi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sossi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP1 Special OptimiSed Screen Interface support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004-2005 Nokia Corporation</span>
<span class="cm"> * Author: Juha Yrjölä &lt;juha.yrjola@nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include &lt;plat/dma.h&gt;</span>

<span class="cp">#include &quot;omapfb.h&quot;</span>
<span class="cp">#include &quot;lcdc.h&quot;</span>

<span class="cp">#define MODULE_NAME		&quot;omapfb-sossi&quot;</span>

<span class="cp">#define OMAP_SOSSI_BASE         0xfffbac00</span>
<span class="cp">#define SOSSI_ID_REG		0x00</span>
<span class="cp">#define SOSSI_INIT1_REG		0x04</span>
<span class="cp">#define SOSSI_INIT2_REG		0x08</span>
<span class="cp">#define SOSSI_INIT3_REG		0x0c</span>
<span class="cp">#define SOSSI_FIFO_REG		0x10</span>
<span class="cp">#define SOSSI_REOTABLE_REG	0x14</span>
<span class="cp">#define SOSSI_TEARING_REG	0x18</span>
<span class="cp">#define SOSSI_INIT1B_REG	0x1c</span>
<span class="cp">#define SOSSI_FIFOB_REG		0x20</span>

<span class="cp">#define DMA_GSCR          0xfffedc04</span>
<span class="cp">#define DMA_LCD_CCR       0xfffee3c2</span>
<span class="cp">#define DMA_LCD_CTRL      0xfffee3c4</span>
<span class="cp">#define DMA_LCD_LCH_CTRL  0xfffee3ea</span>

<span class="cp">#define CONF_SOSSI_RESET_R      (1 &lt;&lt; 23)</span>

<span class="cp">#define RD_ACCESS		0</span>
<span class="cp">#define WR_ACCESS		1</span>

<span class="cp">#define SOSSI_MAX_XMIT_BYTES	(512 * 1024)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">fck</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">fck_hz</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	<span class="n">lock</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">bus_pick_count</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">bus_pick_width</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">tearsync_mode</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">tearsync_line</span><span class="p">;</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">lcdc_callback</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="o">*</span><span class="n">lcdc_callback_data</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">vsync_dma_pending</span><span class="p">;</span>
	<span class="cm">/* timing for read and write access */</span>
	<span class="kt">int</span>		<span class="n">clk_div</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">clk_tw0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span>		<span class="n">clk_tw1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/*</span>
<span class="cm">	 * if last_access is the same as current we don&#39;t have to change</span>
<span class="cm">	 * the timings</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>		<span class="n">last_access</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">omapfb_device</span>	<span class="o">*</span><span class="n">fbdev</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sossi</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">sossi_read_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">sossi_read_reg16</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readw</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">sossi_read_reg8</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readb</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sossi_write_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sossi_write_reg16</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sossi_write_reg8</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_set_bits</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_clear_bits</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define HZ_TO_PS(x)	(1000000000 / (x / 1000))</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">u32</span> <span class="n">ps</span><span class="p">,</span> <span class="kt">int</span> <span class="n">div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk_period</span> <span class="o">=</span> <span class="n">HZ_TO_PS</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck_hz</span><span class="p">)</span> <span class="o">*</span> <span class="n">div</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">clk_period</span> <span class="o">+</span> <span class="n">ps</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">clk_period</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">calc_rd_timings</span><span class="p">(</span><span class="k">struct</span> <span class="n">extif_timings</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tw0</span><span class="p">,</span> <span class="n">tw1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reon</span><span class="p">,</span> <span class="n">reoff</span><span class="p">,</span> <span class="n">recyc</span><span class="p">,</span> <span class="n">actim</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">clk_div</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Make sure that after conversion it still holds that:</span>
<span class="cm">	 * reoff &gt; reon, recyc &gt;= reoff, actim &gt; reon</span>
<span class="cm">	 */</span>
	<span class="n">reon</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">re_on_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="cm">/* reon will be exactly one sossi tick */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reon</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">reoff</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">re_off_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reoff</span> <span class="o">&lt;=</span> <span class="n">reon</span><span class="p">)</span>
		<span class="n">reoff</span> <span class="o">=</span> <span class="n">reon</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">tw0</span> <span class="o">=</span> <span class="n">reoff</span> <span class="o">-</span> <span class="n">reon</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tw0</span> <span class="o">&gt;</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">recyc</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">re_cycle_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">recyc</span> <span class="o">&lt;=</span> <span class="n">reoff</span><span class="p">)</span>
		<span class="n">recyc</span> <span class="o">=</span> <span class="n">reoff</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">tw1</span> <span class="o">=</span> <span class="n">recyc</span> <span class="o">-</span> <span class="n">tw0</span><span class="p">;</span>
	<span class="cm">/* values less then 3 result in the SOSSI block resetting itself */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tw1</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">tw1</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tw1</span> <span class="o">&gt;</span> <span class="mh">0x40</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">actim</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">access_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">actim</span> <span class="o">&lt;</span> <span class="n">reoff</span><span class="p">)</span>
		<span class="n">actim</span><span class="o">++</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * access time (data hold time) will be exactly one sossi</span>
<span class="cm">	 * tick</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">actim</span> <span class="o">-</span> <span class="n">reoff</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">tw0</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">tw1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">calc_wr_timings</span><span class="p">(</span><span class="k">struct</span> <span class="n">extif_timings</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tw0</span><span class="p">,</span> <span class="n">tw1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">weon</span><span class="p">,</span> <span class="n">weoff</span><span class="p">,</span> <span class="n">wecyc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">clk_div</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Make sure that after conversion it still holds that:</span>
<span class="cm">	 * weoff &gt; weon, wecyc &gt;= weoff</span>
<span class="cm">	 */</span>
	<span class="n">weon</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">we_on_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="cm">/* weon will be exactly one sossi tick */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">weon</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">weoff</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">we_off_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">weoff</span> <span class="o">&lt;=</span> <span class="n">weon</span><span class="p">)</span>
		<span class="n">weoff</span> <span class="o">=</span> <span class="n">weon</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tw0</span> <span class="o">=</span> <span class="n">weoff</span> <span class="o">-</span> <span class="n">weon</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tw0</span> <span class="o">&gt;</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">wecyc</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">we_cycle_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wecyc</span> <span class="o">&lt;=</span> <span class="n">weoff</span><span class="p">)</span>
		<span class="n">wecyc</span> <span class="o">=</span> <span class="n">weoff</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">tw1</span> <span class="o">=</span> <span class="n">wecyc</span> <span class="o">-</span> <span class="n">tw0</span><span class="p">;</span>
	<span class="cm">/* values less then 3 result in the SOSSI block resetting itself */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tw1</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">tw1</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tw1</span> <span class="o">&gt;</span> <span class="mh">0x40</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">tw0</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">tw1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_set_timing</span><span class="p">(</span><span class="kt">int</span> <span class="n">div</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tw0</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tw1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

<span class="cp">#ifdef VERBOSE</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Using TW0 = %d, TW1 = %d, div = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">tw0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">tw1</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">fck_hz</span> <span class="o">/</span> <span class="n">div</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mh">0x0f</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x3f</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="p">(</span><span class="n">tw0</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">tw1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_set_bits_per_cycle</span><span class="p">(</span><span class="kt">int</span> <span class="n">bus_pick_count</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus_pick_width</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_INIT3_REG</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="p">((</span><span class="n">bus_pick_count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">bus_pick_width</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_INIT3_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_set_tearsync_mode</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_TEARING_REG</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="n">line</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="n">mode</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">;</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_TEARING_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span>
		<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>	<span class="cm">/* TE logic */</span>
	<span class="k">else</span>
		<span class="n">sossi_clear_bits</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_timing</span><span class="p">(</span><span class="kt">int</span> <span class="n">access</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">access</span> <span class="o">!=</span> <span class="n">sossi</span><span class="p">.</span><span class="n">last_access</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sossi</span><span class="p">.</span><span class="n">last_access</span> <span class="o">=</span> <span class="n">access</span><span class="p">;</span>
		<span class="n">_set_timing</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">clk_div</span><span class="p">,</span>
			    <span class="n">sossi</span><span class="p">.</span><span class="n">clk_tw0</span><span class="p">[</span><span class="n">access</span><span class="p">],</span> <span class="n">sossi</span><span class="p">.</span><span class="n">clk_tw1</span><span class="p">[</span><span class="n">access</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_start_transfer</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* WE */</span>
	<span class="n">sossi_clear_bits</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="cm">/* CS active low */</span>
	<span class="n">sossi_clear_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_stop_transfer</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* WE */</span>
	<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="cm">/* CS active low */</span>
	<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wait_end_of_write</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Before reading we must check if some writings are going on */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">send_data</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_FIFO_REG</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sossi_write_reg16</span><span class="p">(</span><span class="n">SOSSI_FIFO_REG</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sossi_write_reg8</span><span class="p">(</span><span class="n">SOSSI_FIFO_REG</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">len</span><span class="o">--</span><span class="p">;</span>
		<span class="n">data</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_cycles</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">nr_cycles</span> <span class="o">=</span> <span class="n">len</span> <span class="o">/</span> <span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">nr_cycles</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3ffff</span><span class="p">);</span>

	<span class="n">sossi_clear_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mh">0x3ffff</span><span class="p">);</span>
	<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="p">(</span><span class="n">nr_cycles</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sossi_convert_timings</span><span class="p">(</span><span class="k">struct</span> <span class="n">extif_timings</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">clk_div</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">converted</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">div</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* no CS on SOSSI, so ignore cson, csoff, cs_pulsewidth */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">=</span> <span class="n">calc_rd_timings</span><span class="p">(</span><span class="n">t</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">=</span> <span class="n">calc_wr_timings</span><span class="p">(</span><span class="n">t</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">converted</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_set_timings</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">extif_timings</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">converted</span><span class="p">);</span>

	<span class="n">sossi</span><span class="p">.</span><span class="n">clk_tw0</span><span class="p">[</span><span class="n">RD_ACCESS</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">clk_tw1</span><span class="p">[</span><span class="n">RD_ACCESS</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="n">sossi</span><span class="p">.</span><span class="n">clk_tw0</span><span class="p">[</span><span class="n">WR_ACCESS</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">clk_tw1</span><span class="p">[</span><span class="n">WR_ACCESS</span><span class="p">]</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">sossi</span><span class="p">.</span><span class="n">clk_div</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tim</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_get_clk_info</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">clk_period</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">max_clk_div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">clk_period</span> <span class="o">=</span> <span class="n">HZ_TO_PS</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck_hz</span><span class="p">);</span>
	<span class="o">*</span><span class="n">max_clk_div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_set_bits_per_cycle</span><span class="p">(</span><span class="kt">int</span> <span class="n">bpc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bus_pick_count</span><span class="p">,</span> <span class="n">bus_pick_width</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We set explicitly the the bus_pick_count as well, although</span>
<span class="cm">	 * with remapping/reordering disabled it will be calculated by HW</span>
<span class="cm">	 * as (32 / bus_pick_width).</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bpc</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">bus_pick_count</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">bus_pick_width</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">bus_pick_count</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">bus_pick_width</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span> <span class="o">=</span> <span class="n">bus_pick_width</span><span class="p">;</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_count</span> <span class="o">=</span> <span class="n">bus_pick_count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sossi_setup_tearsync</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">pin_cnt</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="n">hs_pulse_time</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">vs_pulse_time</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">hs_pol_inv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">vs_pol_inv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">hs</span><span class="p">,</span> <span class="n">vs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pin_cnt</span> <span class="o">!=</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">div</span> <span class="o">&lt;</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">div</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">hs</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">hs_pulse_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="n">vs</span> <span class="o">=</span> <span class="n">ps_to_sossi_ticks</span><span class="p">(</span><span class="n">vs_pulse_time</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vs</span> <span class="o">&lt;</span> <span class="mi">8</span> <span class="o">||</span> <span class="n">vs</span> <span class="o">&lt;=</span> <span class="n">hs</span> <span class="o">||</span> <span class="n">vs</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EDOM</span><span class="p">;</span>
	<span class="n">vs</span> <span class="o">/=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">vs</span><span class="o">--</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hs</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">hs</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hs</span><span class="p">)</span>
		<span class="n">hs</span><span class="o">--</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;setup_tearsync: hs %d vs %d hs_inv %d vs_inv %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">hs</span><span class="p">,</span> <span class="n">vs</span><span class="p">,</span> <span class="n">hs_pol_inv</span><span class="p">,</span> <span class="n">vs_pol_inv</span><span class="p">);</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_TEARING_REG</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="n">vs</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="n">hs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hs_pol_inv</span><span class="p">)</span>
		<span class="n">l</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vs_pol_inv</span><span class="p">)</span>
		<span class="n">l</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_TEARING_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sossi_enable_tearsync</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">mode</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tearsync %d line %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">line</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">line</span> <span class="o">&gt;=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">line</span><span class="p">)</span>
			<span class="n">mode</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* HS or VS */</span>
		<span class="k">else</span>
			<span class="n">mode</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>		<span class="cm">/* VS only */</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">tearsync_line</span> <span class="o">=</span> <span class="n">line</span><span class="p">;</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">tearsync_mode</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_write_command</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">set_timing</span><span class="p">(</span><span class="n">WR_ACCESS</span><span class="p">);</span>
	<span class="n">_set_bits_per_cycle</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_count</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span><span class="p">);</span>
	<span class="cm">/* CMD#/DATA */</span>
	<span class="n">sossi_clear_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">set_cycles</span><span class="p">(</span><span class="n">len</span><span class="p">);</span>
	<span class="n">sossi_start_transfer</span><span class="p">();</span>
	<span class="n">send_data</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="n">sossi_stop_transfer</span><span class="p">();</span>
	<span class="n">wait_end_of_write</span><span class="p">();</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_write_data</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">set_timing</span><span class="p">(</span><span class="n">WR_ACCESS</span><span class="p">);</span>
	<span class="n">_set_bits_per_cycle</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_count</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span><span class="p">);</span>
	<span class="cm">/* CMD#/DATA */</span>
	<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">set_cycles</span><span class="p">(</span><span class="n">len</span><span class="p">);</span>
	<span class="n">sossi_start_transfer</span><span class="p">();</span>
	<span class="n">send_data</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="n">sossi_stop_transfer</span><span class="p">();</span>
	<span class="n">wait_end_of_write</span><span class="p">();</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_transfer_area</span><span class="p">(</span><span class="kt">int</span> <span class="n">width</span><span class="p">,</span> <span class="kt">int</span> <span class="n">height</span><span class="p">,</span>
				<span class="kt">void</span> <span class="p">(</span><span class="n">callback</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">callback</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">sossi</span><span class="p">.</span><span class="n">lcdc_callback</span> <span class="o">=</span> <span class="n">callback</span><span class="p">;</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">lcdc_callback_data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">set_timing</span><span class="p">(</span><span class="n">WR_ACCESS</span><span class="p">);</span>
	<span class="n">_set_bits_per_cycle</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_count</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span><span class="p">);</span>
	<span class="n">_set_tearsync_mode</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">tearsync_mode</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">tearsync_line</span><span class="p">);</span>
	<span class="cm">/* CMD#/DATA */</span>
	<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">set_cycles</span><span class="p">(</span><span class="n">width</span> <span class="o">*</span> <span class="n">height</span> <span class="o">*</span> <span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">sossi_start_transfer</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">tearsync_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Wait for the sync signal and start the transfer only</span>
<span class="cm">		 * then. We can&#39;t seem to be able to use HW sync DMA for</span>
<span class="cm">		 * this since LCD DMA shows huge latencies, as if it</span>
<span class="cm">		 * would ignore some of the DMA requests from SoSSI.</span>
<span class="cm">		 */</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sossi</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">sossi</span><span class="p">.</span><span class="n">vsync_dma_pending</span><span class="o">++</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sossi</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="cm">/* Just start the transfer right away. */</span>
		<span class="n">omap_enable_lcd_dma</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_dma_callback</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_stop_lcd_dma</span><span class="p">();</span>
	<span class="n">sossi_stop_transfer</span><span class="p">();</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">lcdc_callback</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">lcdc_callback_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_read_data</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">set_timing</span><span class="p">(</span><span class="n">RD_ACCESS</span><span class="p">);</span>
	<span class="n">_set_bits_per_cycle</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_count</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">bus_pick_width</span><span class="p">);</span>
	<span class="cm">/* CMD#/DATA */</span>
	<span class="n">sossi_set_bits</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">set_cycles</span><span class="p">(</span><span class="n">len</span><span class="p">);</span>
	<span class="n">sossi_start_transfer</span><span class="p">();</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_FIFO_REG</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span> <span class="o">=</span> <span class="n">sossi_read_reg16</span><span class="p">(</span><span class="n">SOSSI_FIFO_REG</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span> <span class="o">=</span> <span class="n">sossi_read_reg8</span><span class="p">(</span><span class="n">SOSSI_FIFO_REG</span><span class="p">);</span>
		<span class="n">len</span><span class="o">--</span><span class="p">;</span>
		<span class="n">data</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">sossi_stop_transfer</span><span class="p">();</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sossi_match_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sossi</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">vsync_dma_pending</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sossi</span><span class="p">.</span><span class="n">vsync_dma_pending</span><span class="o">--</span><span class="p">;</span>
		<span class="n">omap_enable_lcd_dma</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sossi</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sossi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">omapfb_device</span> <span class="o">*</span><span class="n">fbdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">fck</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">dpll1out_ck</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">sossi</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">OMAP_SOSSI_BASE</span><span class="p">,</span> <span class="n">SZ_1K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sossi</span><span class="p">.</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t ioremap SoSSI</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sossi</span><span class="p">.</span><span class="n">fbdev</span> <span class="o">=</span> <span class="n">fbdev</span><span class="p">;</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sossi</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">dpll1out_ck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ck_dpll1out&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dpll1out_ck</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t get DPLL1OUT clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">dpll1out_ck</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * We need the parent clock rate, which we might divide further</span>
<span class="cm">	 * depending on the timing requirements of the controller. See</span>
<span class="cm">	 * _set_timings.</span>
<span class="cm">	 */</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">fck_hz</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">dpll1out_ck</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dpll1out_ck</span><span class="p">);</span>

	<span class="n">fck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ck_sossi&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">fck</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t get SoSSI functional clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">fck</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">sossi</span><span class="p">.</span><span class="n">fck</span> <span class="o">=</span> <span class="n">fck</span><span class="p">;</span>

	<span class="cm">/* Reset and enable the SoSSI module */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_1</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="n">CONF_SOSSI_RESET_R</span><span class="p">;</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">MOD_CONF_CTRL_1</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CONF_SOSSI_RESET_R</span><span class="p">;</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">MOD_CONF_CTRL_1</span><span class="p">);</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>			<span class="cm">/* DMACK_REQ */</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">ARM_IDLECT2</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">);</span>
	<span class="cm">/* Enable and reset the SoSSI block */</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
	<span class="cm">/* Take SoSSI out of reset */</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_INIT2_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>

	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_ID_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_ID_REG</span><span class="p">);</span>
	<span class="n">k</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_ID_REG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">l</span> <span class="o">!=</span> <span class="mh">0x55555555</span> <span class="o">||</span> <span class="n">k</span> <span class="o">!=</span> <span class="mh">0xaaaaaaaa</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;invalid SoSSI sync pattern: %08x, %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">k</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">=</span> <span class="n">omap_lcdc_set_dma_callback</span><span class="p">(</span><span class="n">sossi_dma_callback</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t get LCDC IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_ID_REG</span><span class="p">);</span> <span class="cm">/* Component code */</span>
	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_ID_REG</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;SoSSI version %d.%d initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">l</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">,</span> <span class="n">l</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">sossi_read_reg</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">);</span> <span class="cm">/* DMA_MODE */</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span> <span class="cm">/* REORDERING */</span>
	<span class="n">sossi_write_reg</span><span class="p">(</span><span class="n">SOSSI_INIT1_REG</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">INT_1610_SoSSI_MATCH</span><span class="p">,</span> <span class="n">sossi_match_irq</span><span class="p">,</span>
			     <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">,</span>
	     <span class="s">&quot;sossi_match&quot;</span><span class="p">,</span> <span class="n">sossi</span><span class="p">.</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fbdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t get SoSSI match IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sossi_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_lcdc_free_dma_callback</span><span class="p">();</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">fck</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">sossi</span><span class="p">.</span><span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">lcd_ctrl_extif</span> <span class="n">omap1_ext_if</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>			<span class="o">=</span> <span class="n">sossi_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">sossi_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_clk_info</span>		<span class="o">=</span> <span class="n">sossi_get_clk_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">convert_timings</span>	<span class="o">=</span> <span class="n">sossi_convert_timings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_timings</span>		<span class="o">=</span> <span class="n">sossi_set_timings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_bits_per_cycle</span>	<span class="o">=</span> <span class="n">sossi_set_bits_per_cycle</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup_tearsync</span>		<span class="o">=</span> <span class="n">sossi_setup_tearsync</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_tearsync</span>	<span class="o">=</span> <span class="n">sossi_enable_tearsync</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_command</span>		<span class="o">=</span> <span class="n">sossi_write_command</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_data</span>		<span class="o">=</span> <span class="n">sossi_read_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_data</span>		<span class="o">=</span> <span class="n">sossi_write_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">transfer_area</span>		<span class="o">=</span> <span class="n">sossi_transfer_area</span><span class="p">,</span>

	<span class="p">.</span><span class="n">max_transmit_size</span>	<span class="o">=</span> <span class="n">SOSSI_MAX_XMIT_BYTES</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
