Analysis & Synthesis report for 123
Wed Jul 02 16:48:41 2025
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jul 02 16:48:40 2025    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; 123                                      ;
; Top-level Entity Name       ; controller                               ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 42                                       ;
; Total pins                  ; 45                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; controller      ; 123           ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+
; controller.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Administrator/Desktop/123/controller.v ;
; ST0_gen.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Administrator/Desktop/123/ST0_gen.v    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 42                   ;
; Total registers      ; 3                    ;
; I/O pins             ; 45                   ;
; Parallel expanders   ; 12                   ;
; Maximum fan-out node ; SW[2]                ;
; Maximum fan-out      ; 34                   ;
; Total fan-out        ; 372                  ;
; Average fan-out      ; 4.28                 ;
+----------------------+----------------------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                        ;
+----------------------------+------------+------+----------------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name        ; Library Name ;
+----------------------------+------------+------+----------------------------+--------------+
; |controller                ; 42         ; 45   ; |controller                ; work         ;
;    |ST0_gen:ST_Gen|        ; 1          ; 0    ; |controller|ST0_gen:ST_Gen ; work         ;
+----------------------------+------------+------+----------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Jul 02 16:48:40 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 123 -c 123
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file controller.v
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file st0_gen.v
    Info: Found entity 1: ST0_gen
Info: Elaborating entity "controller" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at controller.v(103): all case item expressions in this case statement are onehot
Info: Elaborating entity "ST0_gen" for hierarchy "ST0_gen:ST_Gen"
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "T_clk_3" to global clock signal
    Info: Promoted clear signal driven by pin "CLR" to global clear signal
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "IR[0]"
    Warning (15610): No output dependent on input pin "IR[1]"
    Warning (15610): No output dependent on input pin "IR[2]"
    Warning (15610): No output dependent on input pin "IR[3]"
Info: Implemented 87 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 27 output pins
    Info: Implemented 42 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Wed Jul 02 16:48:41 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


