// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/21/2014 04:45:24"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SubmatrixGenerator (
	enable,
	address,
	element,
	clock,
	resetN,
	userEnable,
	readyToBeLoaded,
	loaded,
	submatrixElements);
output 	enable;
output 	[15:0] address;
output 	element;
input 	clock;
input 	resetN;
input 	userEnable;
input 	readyToBeLoaded;
output 	loaded;
output 	[15:0] submatrixElements;

// Design Ports Information
// enable	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[3]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[8]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[9]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[10]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[11]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[12]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[13]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[15]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// element	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// loaded	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[1]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[3]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[4]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[5]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[7]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[8]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[9]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[10]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[11]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[12]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[13]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[14]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// submatrixElements[15]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// userEnable	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// readyToBeLoaded	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetN	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0_combout ;
wire \userEnable~combout ;
wire \readyToBeLoaded~combout ;
wire \enable~0_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \addressTraverser|count[0]~16_combout ;
wire \addressTraverser|count[0]~17 ;
wire \addressTraverser|count[1]~22_combout ;
wire \resetN~combout ;
wire \addressTraverser|count[0]~21_combout ;
wire \addressTraverser|count[1]~23 ;
wire \addressTraverser|count[2]~24_combout ;
wire \addressTraverser|count[2]~25 ;
wire \addressTraverser|count[3]~27 ;
wire \addressTraverser|count[4]~28_combout ;
wire \addressTraverser|count[4]~29 ;
wire \addressTraverser|count[5]~31 ;
wire \addressTraverser|count[6]~33 ;
wire \addressTraverser|count[7]~34_combout ;
wire \addressTraverser|count[7]~35 ;
wire \addressTraverser|count[8]~37 ;
wire \addressTraverser|count[9]~38_combout ;
wire \addressTraverser|count[9]~39 ;
wire \addressTraverser|count[10]~41 ;
wire \addressTraverser|count[11]~42_combout ;
wire \addressTraverser|count[11]~43 ;
wire \addressTraverser|count[12]~44_combout ;
wire \addressTraverser|count[12]~45 ;
wire \addressTraverser|count[13]~46_combout ;
wire \addressTraverser|count[13]~47 ;
wire \addressTraverser|count[14]~48_combout ;
wire \addressTraverser|count[14]~49 ;
wire \addressTraverser|count[15]~50_combout ;
wire \addressTraverser|count[0]~18_combout ;
wire \addressTraverser|count[10]~40_combout ;
wire \addressTraverser|count[0]~19_combout ;
wire \addressTraverser|count[0]~20_combout ;
wire \addressTraverser|count[3]~26_combout ;
wire \addressTraverser|count[5]~30_combout ;
wire \addressTraverser|count[6]~32_combout ;
wire \addressTraverser|count[8]~36_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire [3:0] \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w ;
wire [3:0] \newROM_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \addressTraverser|count ;

wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \newROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \newROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \newROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

// Location: M4K_X26_Y27
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y35
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFB7944FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFD77BF6F7BFFFFD7EBBDFB7945;
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\newROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # 
// (\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\newROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF0CA;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\newROM_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\newROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # 
// (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\newROM_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (\newROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hE4AA;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0_combout  = (!\addressTraverser|count [13] & (\addressTraverser|count [12] & (!\addressTraverser|count [15] & \addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0 .lut_mask = 16'h0400;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode164w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0_combout  = (!\addressTraverser|count [13] & (\addressTraverser|count [12] & (!\addressTraverser|count [15] & !\addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0 .lut_mask = 16'h0004;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode124w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count [12] & (!\addressTraverser|count [15] & !\addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0 .lut_mask = 16'h0002;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode134w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N0
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w[3] (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w [3] = (!\addressTraverser|count [14] & (!\addressTraverser|count [13] & (!\addressTraverser|count [12] & !\addressTraverser|count [15])))

	.dataa(\addressTraverser|count [14]),
	.datab(\addressTraverser|count [13]),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [15]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w [3]),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w[3] .lut_mask = 16'h0001;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode107w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count [15] & (\addressTraverser|count [12] & !\addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [15]),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0 .lut_mask = 16'h0020;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode144w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0_combout  = (!\addressTraverser|count [13] & (\addressTraverser|count [15] & (\addressTraverser|count [12] & \addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [15]),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0 .lut_mask = 16'h4000;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode254w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count [12] & (\addressTraverser|count [15] & \addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0 .lut_mask = 16'h2000;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode264w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0_combout  = (\addressTraverser|count [13] & (\addressTraverser|count [12] & (\addressTraverser|count [15] & !\addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0 .lut_mask = 16'h0080;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode234w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \userEnable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\userEnable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(userEnable));
// synopsys translate_off
defparam \userEnable~I .input_async_reset = "none";
defparam \userEnable~I .input_power_up = "low";
defparam \userEnable~I .input_register_mode = "none";
defparam \userEnable~I .input_sync_reset = "none";
defparam \userEnable~I .oe_async_reset = "none";
defparam \userEnable~I .oe_power_up = "low";
defparam \userEnable~I .oe_register_mode = "none";
defparam \userEnable~I .oe_sync_reset = "none";
defparam \userEnable~I .operation_mode = "input";
defparam \userEnable~I .output_async_reset = "none";
defparam \userEnable~I .output_power_up = "low";
defparam \userEnable~I .output_register_mode = "none";
defparam \userEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \readyToBeLoaded~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\readyToBeLoaded~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readyToBeLoaded));
// synopsys translate_off
defparam \readyToBeLoaded~I .input_async_reset = "none";
defparam \readyToBeLoaded~I .input_power_up = "low";
defparam \readyToBeLoaded~I .input_register_mode = "none";
defparam \readyToBeLoaded~I .input_sync_reset = "none";
defparam \readyToBeLoaded~I .oe_async_reset = "none";
defparam \readyToBeLoaded~I .oe_power_up = "low";
defparam \readyToBeLoaded~I .oe_register_mode = "none";
defparam \readyToBeLoaded~I .oe_sync_reset = "none";
defparam \readyToBeLoaded~I .operation_mode = "input";
defparam \readyToBeLoaded~I .output_async_reset = "none";
defparam \readyToBeLoaded~I .output_power_up = "low";
defparam \readyToBeLoaded~I .output_register_mode = "none";
defparam \readyToBeLoaded~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N8
cycloneii_lcell_comb \enable~0 (
// Equation(s):
// \enable~0_combout  = (!\readyToBeLoaded~combout ) # (!\userEnable~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\userEnable~combout ),
	.datad(\readyToBeLoaded~combout ),
	.cin(gnd),
	.combout(\enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \enable~0 .lut_mask = 16'h0FFF;
defparam \enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N0
cycloneii_lcell_comb \addressTraverser|count[0]~16 (
// Equation(s):
// \addressTraverser|count[0]~16_combout  = \addressTraverser|count [0] $ (VCC)
// \addressTraverser|count[0]~17  = CARRY(\addressTraverser|count [0])

	.dataa(vcc),
	.datab(\addressTraverser|count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\addressTraverser|count[0]~16_combout ),
	.cout(\addressTraverser|count[0]~17 ));
// synopsys translate_off
defparam \addressTraverser|count[0]~16 .lut_mask = 16'h33CC;
defparam \addressTraverser|count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cycloneii_lcell_comb \addressTraverser|count[1]~22 (
// Equation(s):
// \addressTraverser|count[1]~22_combout  = (\addressTraverser|count [1] & (!\addressTraverser|count[0]~17 )) # (!\addressTraverser|count [1] & ((\addressTraverser|count[0]~17 ) # (GND)))
// \addressTraverser|count[1]~23  = CARRY((!\addressTraverser|count[0]~17 ) # (!\addressTraverser|count [1]))

	.dataa(vcc),
	.datab(\addressTraverser|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[0]~17 ),
	.combout(\addressTraverser|count[1]~22_combout ),
	.cout(\addressTraverser|count[1]~23 ));
// synopsys translate_off
defparam \addressTraverser|count[1]~22 .lut_mask = 16'h3C3F;
defparam \addressTraverser|count[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetN));
// synopsys translate_off
defparam \resetN~I .input_async_reset = "none";
defparam \resetN~I .input_power_up = "low";
defparam \resetN~I .input_register_mode = "none";
defparam \resetN~I .input_sync_reset = "none";
defparam \resetN~I .oe_async_reset = "none";
defparam \resetN~I .oe_power_up = "low";
defparam \resetN~I .oe_register_mode = "none";
defparam \resetN~I .oe_sync_reset = "none";
defparam \resetN~I .operation_mode = "input";
defparam \resetN~I .output_async_reset = "none";
defparam \resetN~I .output_power_up = "low";
defparam \resetN~I .output_register_mode = "none";
defparam \resetN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N6
cycloneii_lcell_comb \addressTraverser|count[0]~21 (
// Equation(s):
// \addressTraverser|count[0]~21_combout  = ((\userEnable~combout  & \readyToBeLoaded~combout )) # (!\resetN~combout )

	.dataa(vcc),
	.datab(\userEnable~combout ),
	.datac(\resetN~combout ),
	.datad(\readyToBeLoaded~combout ),
	.cin(gnd),
	.combout(\addressTraverser|count[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[0]~21 .lut_mask = 16'hCF0F;
defparam \addressTraverser|count[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N3
cycloneii_lcell_ff \addressTraverser|count[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[1]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [1]));

// Location: LCCOMB_X28_Y30_N4
cycloneii_lcell_comb \addressTraverser|count[2]~24 (
// Equation(s):
// \addressTraverser|count[2]~24_combout  = (\addressTraverser|count [2] & (\addressTraverser|count[1]~23  $ (GND))) # (!\addressTraverser|count [2] & (!\addressTraverser|count[1]~23  & VCC))
// \addressTraverser|count[2]~25  = CARRY((\addressTraverser|count [2] & !\addressTraverser|count[1]~23 ))

	.dataa(vcc),
	.datab(\addressTraverser|count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[1]~23 ),
	.combout(\addressTraverser|count[2]~24_combout ),
	.cout(\addressTraverser|count[2]~25 ));
// synopsys translate_off
defparam \addressTraverser|count[2]~24 .lut_mask = 16'hC30C;
defparam \addressTraverser|count[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N5
cycloneii_lcell_ff \addressTraverser|count[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[2]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [2]));

// Location: LCCOMB_X28_Y30_N6
cycloneii_lcell_comb \addressTraverser|count[3]~26 (
// Equation(s):
// \addressTraverser|count[3]~26_combout  = (\addressTraverser|count [3] & (!\addressTraverser|count[2]~25 )) # (!\addressTraverser|count [3] & ((\addressTraverser|count[2]~25 ) # (GND)))
// \addressTraverser|count[3]~27  = CARRY((!\addressTraverser|count[2]~25 ) # (!\addressTraverser|count [3]))

	.dataa(\addressTraverser|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[2]~25 ),
	.combout(\addressTraverser|count[3]~26_combout ),
	.cout(\addressTraverser|count[3]~27 ));
// synopsys translate_off
defparam \addressTraverser|count[3]~26 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cycloneii_lcell_comb \addressTraverser|count[4]~28 (
// Equation(s):
// \addressTraverser|count[4]~28_combout  = (\addressTraverser|count [4] & (\addressTraverser|count[3]~27  $ (GND))) # (!\addressTraverser|count [4] & (!\addressTraverser|count[3]~27  & VCC))
// \addressTraverser|count[4]~29  = CARRY((\addressTraverser|count [4] & !\addressTraverser|count[3]~27 ))

	.dataa(vcc),
	.datab(\addressTraverser|count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[3]~27 ),
	.combout(\addressTraverser|count[4]~28_combout ),
	.cout(\addressTraverser|count[4]~29 ));
// synopsys translate_off
defparam \addressTraverser|count[4]~28 .lut_mask = 16'hC30C;
defparam \addressTraverser|count[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N9
cycloneii_lcell_ff \addressTraverser|count[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[4]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [4]));

// Location: LCCOMB_X28_Y30_N10
cycloneii_lcell_comb \addressTraverser|count[5]~30 (
// Equation(s):
// \addressTraverser|count[5]~30_combout  = (\addressTraverser|count [5] & (!\addressTraverser|count[4]~29 )) # (!\addressTraverser|count [5] & ((\addressTraverser|count[4]~29 ) # (GND)))
// \addressTraverser|count[5]~31  = CARRY((!\addressTraverser|count[4]~29 ) # (!\addressTraverser|count [5]))

	.dataa(\addressTraverser|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[4]~29 ),
	.combout(\addressTraverser|count[5]~30_combout ),
	.cout(\addressTraverser|count[5]~31 ));
// synopsys translate_off
defparam \addressTraverser|count[5]~30 .lut_mask = 16'h5A5F;
defparam \addressTraverser|count[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N12
cycloneii_lcell_comb \addressTraverser|count[6]~32 (
// Equation(s):
// \addressTraverser|count[6]~32_combout  = (\addressTraverser|count [6] & (\addressTraverser|count[5]~31  $ (GND))) # (!\addressTraverser|count [6] & (!\addressTraverser|count[5]~31  & VCC))
// \addressTraverser|count[6]~33  = CARRY((\addressTraverser|count [6] & !\addressTraverser|count[5]~31 ))

	.dataa(\addressTraverser|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[5]~31 ),
	.combout(\addressTraverser|count[6]~32_combout ),
	.cout(\addressTraverser|count[6]~33 ));
// synopsys translate_off
defparam \addressTraverser|count[6]~32 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N14
cycloneii_lcell_comb \addressTraverser|count[7]~34 (
// Equation(s):
// \addressTraverser|count[7]~34_combout  = (\addressTraverser|count [7] & (!\addressTraverser|count[6]~33 )) # (!\addressTraverser|count [7] & ((\addressTraverser|count[6]~33 ) # (GND)))
// \addressTraverser|count[7]~35  = CARRY((!\addressTraverser|count[6]~33 ) # (!\addressTraverser|count [7]))

	.dataa(vcc),
	.datab(\addressTraverser|count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[6]~33 ),
	.combout(\addressTraverser|count[7]~34_combout ),
	.cout(\addressTraverser|count[7]~35 ));
// synopsys translate_off
defparam \addressTraverser|count[7]~34 .lut_mask = 16'h3C3F;
defparam \addressTraverser|count[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N15
cycloneii_lcell_ff \addressTraverser|count[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[7]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [7]));

// Location: LCCOMB_X28_Y30_N16
cycloneii_lcell_comb \addressTraverser|count[8]~36 (
// Equation(s):
// \addressTraverser|count[8]~36_combout  = (\addressTraverser|count [8] & (\addressTraverser|count[7]~35  $ (GND))) # (!\addressTraverser|count [8] & (!\addressTraverser|count[7]~35  & VCC))
// \addressTraverser|count[8]~37  = CARRY((\addressTraverser|count [8] & !\addressTraverser|count[7]~35 ))

	.dataa(\addressTraverser|count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[7]~35 ),
	.combout(\addressTraverser|count[8]~36_combout ),
	.cout(\addressTraverser|count[8]~37 ));
// synopsys translate_off
defparam \addressTraverser|count[8]~36 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cycloneii_lcell_comb \addressTraverser|count[9]~38 (
// Equation(s):
// \addressTraverser|count[9]~38_combout  = (\addressTraverser|count [9] & (!\addressTraverser|count[8]~37 )) # (!\addressTraverser|count [9] & ((\addressTraverser|count[8]~37 ) # (GND)))
// \addressTraverser|count[9]~39  = CARRY((!\addressTraverser|count[8]~37 ) # (!\addressTraverser|count [9]))

	.dataa(vcc),
	.datab(\addressTraverser|count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[8]~37 ),
	.combout(\addressTraverser|count[9]~38_combout ),
	.cout(\addressTraverser|count[9]~39 ));
// synopsys translate_off
defparam \addressTraverser|count[9]~38 .lut_mask = 16'h3C3F;
defparam \addressTraverser|count[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N19
cycloneii_lcell_ff \addressTraverser|count[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[9]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [9]));

// Location: LCCOMB_X28_Y30_N20
cycloneii_lcell_comb \addressTraverser|count[10]~40 (
// Equation(s):
// \addressTraverser|count[10]~40_combout  = (\addressTraverser|count [10] & (\addressTraverser|count[9]~39  $ (GND))) # (!\addressTraverser|count [10] & (!\addressTraverser|count[9]~39  & VCC))
// \addressTraverser|count[10]~41  = CARRY((\addressTraverser|count [10] & !\addressTraverser|count[9]~39 ))

	.dataa(\addressTraverser|count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[9]~39 ),
	.combout(\addressTraverser|count[10]~40_combout ),
	.cout(\addressTraverser|count[10]~41 ));
// synopsys translate_off
defparam \addressTraverser|count[10]~40 .lut_mask = 16'hA50A;
defparam \addressTraverser|count[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N22
cycloneii_lcell_comb \addressTraverser|count[11]~42 (
// Equation(s):
// \addressTraverser|count[11]~42_combout  = (\addressTraverser|count [11] & (!\addressTraverser|count[10]~41 )) # (!\addressTraverser|count [11] & ((\addressTraverser|count[10]~41 ) # (GND)))
// \addressTraverser|count[11]~43  = CARRY((!\addressTraverser|count[10]~41 ) # (!\addressTraverser|count [11]))

	.dataa(vcc),
	.datab(\addressTraverser|count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[10]~41 ),
	.combout(\addressTraverser|count[11]~42_combout ),
	.cout(\addressTraverser|count[11]~43 ));
// synopsys translate_off
defparam \addressTraverser|count[11]~42 .lut_mask = 16'h3C3F;
defparam \addressTraverser|count[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N23
cycloneii_lcell_ff \addressTraverser|count[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[11]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [11]));

// Location: LCCOMB_X28_Y30_N24
cycloneii_lcell_comb \addressTraverser|count[12]~44 (
// Equation(s):
// \addressTraverser|count[12]~44_combout  = (\addressTraverser|count [12] & (\addressTraverser|count[11]~43  $ (GND))) # (!\addressTraverser|count [12] & (!\addressTraverser|count[11]~43  & VCC))
// \addressTraverser|count[12]~45  = CARRY((\addressTraverser|count [12] & !\addressTraverser|count[11]~43 ))

	.dataa(vcc),
	.datab(\addressTraverser|count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[11]~43 ),
	.combout(\addressTraverser|count[12]~44_combout ),
	.cout(\addressTraverser|count[12]~45 ));
// synopsys translate_off
defparam \addressTraverser|count[12]~44 .lut_mask = 16'hC30C;
defparam \addressTraverser|count[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y30_N9
cycloneii_lcell_ff \addressTraverser|count[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addressTraverser|count[12]~44_combout ),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(vcc),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [12]));

// Location: LCCOMB_X28_Y30_N26
cycloneii_lcell_comb \addressTraverser|count[13]~46 (
// Equation(s):
// \addressTraverser|count[13]~46_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count[12]~45 )) # (!\addressTraverser|count [13] & ((\addressTraverser|count[12]~45 ) # (GND)))
// \addressTraverser|count[13]~47  = CARRY((!\addressTraverser|count[12]~45 ) # (!\addressTraverser|count [13]))

	.dataa(vcc),
	.datab(\addressTraverser|count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[12]~45 ),
	.combout(\addressTraverser|count[13]~46_combout ),
	.cout(\addressTraverser|count[13]~47 ));
// synopsys translate_off
defparam \addressTraverser|count[13]~46 .lut_mask = 16'h3C3F;
defparam \addressTraverser|count[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y30_N7
cycloneii_lcell_ff \addressTraverser|count[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addressTraverser|count[13]~46_combout ),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(vcc),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [13]));

// Location: LCCOMB_X28_Y30_N28
cycloneii_lcell_comb \addressTraverser|count[14]~48 (
// Equation(s):
// \addressTraverser|count[14]~48_combout  = (\addressTraverser|count [14] & (\addressTraverser|count[13]~47  $ (GND))) # (!\addressTraverser|count [14] & (!\addressTraverser|count[13]~47  & VCC))
// \addressTraverser|count[14]~49  = CARRY((\addressTraverser|count [14] & !\addressTraverser|count[13]~47 ))

	.dataa(vcc),
	.datab(\addressTraverser|count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addressTraverser|count[13]~47 ),
	.combout(\addressTraverser|count[14]~48_combout ),
	.cout(\addressTraverser|count[14]~49 ));
// synopsys translate_off
defparam \addressTraverser|count[14]~48 .lut_mask = 16'hC30C;
defparam \addressTraverser|count[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N29
cycloneii_lcell_ff \addressTraverser|count[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[14]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [14]));

// Location: LCCOMB_X28_Y30_N30
cycloneii_lcell_comb \addressTraverser|count[15]~50 (
// Equation(s):
// \addressTraverser|count[15]~50_combout  = \addressTraverser|count[14]~49  $ (\addressTraverser|count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addressTraverser|count [15]),
	.cin(\addressTraverser|count[14]~49 ),
	.combout(\addressTraverser|count[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[15]~50 .lut_mask = 16'h0FF0;
defparam \addressTraverser|count[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y30_N31
cycloneii_lcell_ff \addressTraverser|count[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[15]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [15]));

// Location: LCCOMB_X27_Y30_N28
cycloneii_lcell_comb \addressTraverser|count[0]~18 (
// Equation(s):
// \addressTraverser|count[0]~18_combout  = (\resetN~combout  & (((!\addressTraverser|count [14]) # (!\addressTraverser|count [15])) # (!\addressTraverser|count [13])))

	.dataa(\resetN~combout ),
	.datab(\addressTraverser|count [13]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\addressTraverser|count[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[0]~18 .lut_mask = 16'h2AAA;
defparam \addressTraverser|count[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N21
cycloneii_lcell_ff \addressTraverser|count[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[10]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [10]));

// Location: LCCOMB_X27_Y30_N22
cycloneii_lcell_comb \addressTraverser|count[0]~19 (
// Equation(s):
// \addressTraverser|count[0]~19_combout  = (!\addressTraverser|count [8] & (!\addressTraverser|count [10] & (\resetN~combout  & !\addressTraverser|count [9])))

	.dataa(\addressTraverser|count [8]),
	.datab(\addressTraverser|count [10]),
	.datac(\resetN~combout ),
	.datad(\addressTraverser|count [9]),
	.cin(gnd),
	.combout(\addressTraverser|count[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[0]~19 .lut_mask = 16'h0010;
defparam \addressTraverser|count[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cycloneii_lcell_comb \addressTraverser|count[0]~20 (
// Equation(s):
// \addressTraverser|count[0]~20_combout  = (!\addressTraverser|count[0]~18_combout  & ((\addressTraverser|count [12]) # ((\addressTraverser|count [11]) # (!\addressTraverser|count[0]~19_combout ))))

	.dataa(\addressTraverser|count [12]),
	.datab(\addressTraverser|count[0]~18_combout ),
	.datac(\addressTraverser|count [11]),
	.datad(\addressTraverser|count[0]~19_combout ),
	.cin(gnd),
	.combout(\addressTraverser|count[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \addressTraverser|count[0]~20 .lut_mask = 16'h3233;
defparam \addressTraverser|count[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N1
cycloneii_lcell_ff \addressTraverser|count[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [0]));

// Location: LCFF_X28_Y30_N7
cycloneii_lcell_ff \addressTraverser|count[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[3]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [3]));

// Location: LCFF_X28_Y30_N11
cycloneii_lcell_ff \addressTraverser|count[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[5]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [5]));

// Location: LCFF_X28_Y30_N13
cycloneii_lcell_ff \addressTraverser|count[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[6]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [6]));

// Location: LCFF_X28_Y30_N17
cycloneii_lcell_ff \addressTraverser|count[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\addressTraverser|count[8]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\addressTraverser|count[0]~20_combout ),
	.sload(gnd),
	.ena(\addressTraverser|count[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\addressTraverser|count [8]));

// Location: LCCOMB_X25_Y31_N18
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout  = \addressTraverser|count [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addressTraverser|count [15]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder .lut_mask = 16'hFF00;
defparam \newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N19
cycloneii_lcell_ff \newROM_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\newROM_inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [3]));

// Location: LCCOMB_X25_Y31_N20
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \addressTraverser|count [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N21
cycloneii_lcell_ff \newROM_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\newROM_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2]));

// Location: LCCOMB_X27_Y30_N20
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count [12] & (!\addressTraverser|count [15] & \addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0 .lut_mask = 16'h0200;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode174w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCFF_X25_Y31_N15
cycloneii_lcell_ff \newROM_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addressTraverser|count [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCCOMB_X27_Y32_N16
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0_combout  = (!\addressTraverser|count [15] & (!\addressTraverser|count [12] & (\addressTraverser|count [14] & !\addressTraverser|count [13])))

	.dataa(\addressTraverser|count [15]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [14]),
	.datad(\addressTraverser|count [13]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0 .lut_mask = 16'h0010;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode154w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\newROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\newROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\newROM_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\newROM_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hE5E0;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N2
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0_combout  = (\addressTraverser|count [13] & (!\addressTraverser|count [15] & (\addressTraverser|count [12] & \addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [15]),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0 .lut_mask = 16'h2000;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y29
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode184w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCFF_X25_Y31_N13
cycloneii_lcell_ff \newROM_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addressTraverser|count [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCCOMB_X25_Y31_N6
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\newROM_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (((\newROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # 
// (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\newROM_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\newROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hE2CC;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\newROM_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\newROM_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\newROM_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h3202;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0_combout  = (!\addressTraverser|count [13] & (!\addressTraverser|count [12] & (\addressTraverser|count [15] & !\addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [15]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0 .lut_mask = 16'h0010;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0_combout  = (!\addressTraverser|count [14] & (\addressTraverser|count [12] & (!\addressTraverser|count [13] & \addressTraverser|count [15])))

	.dataa(\addressTraverser|count [14]),
	.datab(\addressTraverser|count [12]),
	.datac(\addressTraverser|count [13]),
	.datad(\addressTraverser|count [15]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0 .lut_mask = 16'h0400;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y34
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode214w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\newROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\newROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\newROM_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\newROM_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h0E04;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N24
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0_combout  = (\addressTraverser|count [15] & (!\addressTraverser|count [14] & (\addressTraverser|count [13] & !\addressTraverser|count [12])))

	.dataa(\addressTraverser|count [15]),
	.datab(\addressTraverser|count [14]),
	.datac(\addressTraverser|count [13]),
	.datad(\addressTraverser|count [12]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0 .lut_mask = 16'h0020;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode224w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\newROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\newROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\newROM_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h88C0;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0_combout  = (!\addressTraverser|count [13] & (\addressTraverser|count [15] & (!\addressTraverser|count [12] & \addressTraverser|count [14])))

	.dataa(\addressTraverser|count [13]),
	.datab(\addressTraverser|count [15]),
	.datac(\addressTraverser|count [12]),
	.datad(\addressTraverser|count [14]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0 .lut_mask = 16'h0400;
defparam \newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y31
cycloneii_ram_block \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\newROM_inst|altsyncram_component|auto_generated|deep_decode|w_anode244w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addressTraverser|count [11],\addressTraverser|count [10],\addressTraverser|count [9],\addressTraverser|count [8],\addressTraverser|count [7],\addressTraverser|count [6],\addressTraverser|count [5],\addressTraverser|count [4],\addressTraverser|count [3],\addressTraverser|count [2],
\addressTraverser|count [1],\addressTraverser|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\newROM_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "all_white.mif";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "newROM:newROM_inst|altsyncram:altsyncram_component|altsyncram_h881:auto_generated|ALTSYNCRAM";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 57600;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \newROM_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\newROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\newROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h0A0C;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ) # ((\newROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// (\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1] & !\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'hCCEC;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout )))) # 
// (!\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # ((\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datac(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hFE54;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cycloneii_lcell_comb \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ) # ((\newROM_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ))

	.dataa(vcc),
	.datab(\newROM_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'hFCF0;
defparam \newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enable~I (
	.datain(!\enable~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enable));
// synopsys translate_off
defparam \enable~I .input_async_reset = "none";
defparam \enable~I .input_power_up = "low";
defparam \enable~I .input_register_mode = "none";
defparam \enable~I .input_sync_reset = "none";
defparam \enable~I .oe_async_reset = "none";
defparam \enable~I .oe_power_up = "low";
defparam \enable~I .oe_register_mode = "none";
defparam \enable~I .oe_sync_reset = "none";
defparam \enable~I .operation_mode = "output";
defparam \enable~I .output_async_reset = "none";
defparam \enable~I .output_power_up = "low";
defparam \enable~I .output_register_mode = "none";
defparam \enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[0]~I (
	.datain(\addressTraverser|count [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "output";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[1]~I (
	.datain(\addressTraverser|count [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "output";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[2]~I (
	.datain(\addressTraverser|count [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "output";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[3]~I (
	.datain(\addressTraverser|count [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "output";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[4]~I (
	.datain(\addressTraverser|count [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "output";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[5]~I (
	.datain(\addressTraverser|count [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[5]));
// synopsys translate_off
defparam \address[5]~I .input_async_reset = "none";
defparam \address[5]~I .input_power_up = "low";
defparam \address[5]~I .input_register_mode = "none";
defparam \address[5]~I .input_sync_reset = "none";
defparam \address[5]~I .oe_async_reset = "none";
defparam \address[5]~I .oe_power_up = "low";
defparam \address[5]~I .oe_register_mode = "none";
defparam \address[5]~I .oe_sync_reset = "none";
defparam \address[5]~I .operation_mode = "output";
defparam \address[5]~I .output_async_reset = "none";
defparam \address[5]~I .output_power_up = "low";
defparam \address[5]~I .output_register_mode = "none";
defparam \address[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[6]~I (
	.datain(\addressTraverser|count [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[6]));
// synopsys translate_off
defparam \address[6]~I .input_async_reset = "none";
defparam \address[6]~I .input_power_up = "low";
defparam \address[6]~I .input_register_mode = "none";
defparam \address[6]~I .input_sync_reset = "none";
defparam \address[6]~I .oe_async_reset = "none";
defparam \address[6]~I .oe_power_up = "low";
defparam \address[6]~I .oe_register_mode = "none";
defparam \address[6]~I .oe_sync_reset = "none";
defparam \address[6]~I .operation_mode = "output";
defparam \address[6]~I .output_async_reset = "none";
defparam \address[6]~I .output_power_up = "low";
defparam \address[6]~I .output_register_mode = "none";
defparam \address[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[7]~I (
	.datain(\addressTraverser|count [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[7]));
// synopsys translate_off
defparam \address[7]~I .input_async_reset = "none";
defparam \address[7]~I .input_power_up = "low";
defparam \address[7]~I .input_register_mode = "none";
defparam \address[7]~I .input_sync_reset = "none";
defparam \address[7]~I .oe_async_reset = "none";
defparam \address[7]~I .oe_power_up = "low";
defparam \address[7]~I .oe_register_mode = "none";
defparam \address[7]~I .oe_sync_reset = "none";
defparam \address[7]~I .operation_mode = "output";
defparam \address[7]~I .output_async_reset = "none";
defparam \address[7]~I .output_power_up = "low";
defparam \address[7]~I .output_register_mode = "none";
defparam \address[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[8]~I (
	.datain(\addressTraverser|count [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[8]));
// synopsys translate_off
defparam \address[8]~I .input_async_reset = "none";
defparam \address[8]~I .input_power_up = "low";
defparam \address[8]~I .input_register_mode = "none";
defparam \address[8]~I .input_sync_reset = "none";
defparam \address[8]~I .oe_async_reset = "none";
defparam \address[8]~I .oe_power_up = "low";
defparam \address[8]~I .oe_register_mode = "none";
defparam \address[8]~I .oe_sync_reset = "none";
defparam \address[8]~I .operation_mode = "output";
defparam \address[8]~I .output_async_reset = "none";
defparam \address[8]~I .output_power_up = "low";
defparam \address[8]~I .output_register_mode = "none";
defparam \address[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[9]~I (
	.datain(\addressTraverser|count [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[9]));
// synopsys translate_off
defparam \address[9]~I .input_async_reset = "none";
defparam \address[9]~I .input_power_up = "low";
defparam \address[9]~I .input_register_mode = "none";
defparam \address[9]~I .input_sync_reset = "none";
defparam \address[9]~I .oe_async_reset = "none";
defparam \address[9]~I .oe_power_up = "low";
defparam \address[9]~I .oe_register_mode = "none";
defparam \address[9]~I .oe_sync_reset = "none";
defparam \address[9]~I .operation_mode = "output";
defparam \address[9]~I .output_async_reset = "none";
defparam \address[9]~I .output_power_up = "low";
defparam \address[9]~I .output_register_mode = "none";
defparam \address[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[10]~I (
	.datain(\addressTraverser|count [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[10]));
// synopsys translate_off
defparam \address[10]~I .input_async_reset = "none";
defparam \address[10]~I .input_power_up = "low";
defparam \address[10]~I .input_register_mode = "none";
defparam \address[10]~I .input_sync_reset = "none";
defparam \address[10]~I .oe_async_reset = "none";
defparam \address[10]~I .oe_power_up = "low";
defparam \address[10]~I .oe_register_mode = "none";
defparam \address[10]~I .oe_sync_reset = "none";
defparam \address[10]~I .operation_mode = "output";
defparam \address[10]~I .output_async_reset = "none";
defparam \address[10]~I .output_power_up = "low";
defparam \address[10]~I .output_register_mode = "none";
defparam \address[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[11]~I (
	.datain(\addressTraverser|count [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[11]));
// synopsys translate_off
defparam \address[11]~I .input_async_reset = "none";
defparam \address[11]~I .input_power_up = "low";
defparam \address[11]~I .input_register_mode = "none";
defparam \address[11]~I .input_sync_reset = "none";
defparam \address[11]~I .oe_async_reset = "none";
defparam \address[11]~I .oe_power_up = "low";
defparam \address[11]~I .oe_register_mode = "none";
defparam \address[11]~I .oe_sync_reset = "none";
defparam \address[11]~I .operation_mode = "output";
defparam \address[11]~I .output_async_reset = "none";
defparam \address[11]~I .output_power_up = "low";
defparam \address[11]~I .output_register_mode = "none";
defparam \address[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[12]~I (
	.datain(\addressTraverser|count [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[12]));
// synopsys translate_off
defparam \address[12]~I .input_async_reset = "none";
defparam \address[12]~I .input_power_up = "low";
defparam \address[12]~I .input_register_mode = "none";
defparam \address[12]~I .input_sync_reset = "none";
defparam \address[12]~I .oe_async_reset = "none";
defparam \address[12]~I .oe_power_up = "low";
defparam \address[12]~I .oe_register_mode = "none";
defparam \address[12]~I .oe_sync_reset = "none";
defparam \address[12]~I .operation_mode = "output";
defparam \address[12]~I .output_async_reset = "none";
defparam \address[12]~I .output_power_up = "low";
defparam \address[12]~I .output_register_mode = "none";
defparam \address[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[13]~I (
	.datain(\addressTraverser|count [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[13]));
// synopsys translate_off
defparam \address[13]~I .input_async_reset = "none";
defparam \address[13]~I .input_power_up = "low";
defparam \address[13]~I .input_register_mode = "none";
defparam \address[13]~I .input_sync_reset = "none";
defparam \address[13]~I .oe_async_reset = "none";
defparam \address[13]~I .oe_power_up = "low";
defparam \address[13]~I .oe_register_mode = "none";
defparam \address[13]~I .oe_sync_reset = "none";
defparam \address[13]~I .operation_mode = "output";
defparam \address[13]~I .output_async_reset = "none";
defparam \address[13]~I .output_power_up = "low";
defparam \address[13]~I .output_register_mode = "none";
defparam \address[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[14]~I (
	.datain(\addressTraverser|count [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[14]));
// synopsys translate_off
defparam \address[14]~I .input_async_reset = "none";
defparam \address[14]~I .input_power_up = "low";
defparam \address[14]~I .input_register_mode = "none";
defparam \address[14]~I .input_sync_reset = "none";
defparam \address[14]~I .oe_async_reset = "none";
defparam \address[14]~I .oe_power_up = "low";
defparam \address[14]~I .oe_register_mode = "none";
defparam \address[14]~I .oe_sync_reset = "none";
defparam \address[14]~I .operation_mode = "output";
defparam \address[14]~I .output_async_reset = "none";
defparam \address[14]~I .output_power_up = "low";
defparam \address[14]~I .output_register_mode = "none";
defparam \address[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \address[15]~I (
	.datain(\addressTraverser|count [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[15]));
// synopsys translate_off
defparam \address[15]~I .input_async_reset = "none";
defparam \address[15]~I .input_power_up = "low";
defparam \address[15]~I .input_register_mode = "none";
defparam \address[15]~I .input_sync_reset = "none";
defparam \address[15]~I .oe_async_reset = "none";
defparam \address[15]~I .oe_power_up = "low";
defparam \address[15]~I .oe_register_mode = "none";
defparam \address[15]~I .oe_sync_reset = "none";
defparam \address[15]~I .operation_mode = "output";
defparam \address[15]~I .output_async_reset = "none";
defparam \address[15]~I .output_power_up = "low";
defparam \address[15]~I .output_register_mode = "none";
defparam \address[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \element~I (
	.datain(\newROM_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(element));
// synopsys translate_off
defparam \element~I .input_async_reset = "none";
defparam \element~I .input_power_up = "low";
defparam \element~I .input_register_mode = "none";
defparam \element~I .input_sync_reset = "none";
defparam \element~I .oe_async_reset = "none";
defparam \element~I .oe_power_up = "low";
defparam \element~I .oe_register_mode = "none";
defparam \element~I .oe_sync_reset = "none";
defparam \element~I .operation_mode = "output";
defparam \element~I .output_async_reset = "none";
defparam \element~I .output_power_up = "low";
defparam \element~I .output_register_mode = "none";
defparam \element~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loaded~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loaded));
// synopsys translate_off
defparam \loaded~I .input_async_reset = "none";
defparam \loaded~I .input_power_up = "low";
defparam \loaded~I .input_register_mode = "none";
defparam \loaded~I .input_sync_reset = "none";
defparam \loaded~I .oe_async_reset = "none";
defparam \loaded~I .oe_power_up = "low";
defparam \loaded~I .oe_register_mode = "none";
defparam \loaded~I .oe_sync_reset = "none";
defparam \loaded~I .operation_mode = "output";
defparam \loaded~I .output_async_reset = "none";
defparam \loaded~I .output_power_up = "low";
defparam \loaded~I .output_register_mode = "none";
defparam \loaded~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[0]));
// synopsys translate_off
defparam \submatrixElements[0]~I .input_async_reset = "none";
defparam \submatrixElements[0]~I .input_power_up = "low";
defparam \submatrixElements[0]~I .input_register_mode = "none";
defparam \submatrixElements[0]~I .input_sync_reset = "none";
defparam \submatrixElements[0]~I .oe_async_reset = "none";
defparam \submatrixElements[0]~I .oe_power_up = "low";
defparam \submatrixElements[0]~I .oe_register_mode = "none";
defparam \submatrixElements[0]~I .oe_sync_reset = "none";
defparam \submatrixElements[0]~I .operation_mode = "output";
defparam \submatrixElements[0]~I .output_async_reset = "none";
defparam \submatrixElements[0]~I .output_power_up = "low";
defparam \submatrixElements[0]~I .output_register_mode = "none";
defparam \submatrixElements[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[1]));
// synopsys translate_off
defparam \submatrixElements[1]~I .input_async_reset = "none";
defparam \submatrixElements[1]~I .input_power_up = "low";
defparam \submatrixElements[1]~I .input_register_mode = "none";
defparam \submatrixElements[1]~I .input_sync_reset = "none";
defparam \submatrixElements[1]~I .oe_async_reset = "none";
defparam \submatrixElements[1]~I .oe_power_up = "low";
defparam \submatrixElements[1]~I .oe_register_mode = "none";
defparam \submatrixElements[1]~I .oe_sync_reset = "none";
defparam \submatrixElements[1]~I .operation_mode = "output";
defparam \submatrixElements[1]~I .output_async_reset = "none";
defparam \submatrixElements[1]~I .output_power_up = "low";
defparam \submatrixElements[1]~I .output_register_mode = "none";
defparam \submatrixElements[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[2]));
// synopsys translate_off
defparam \submatrixElements[2]~I .input_async_reset = "none";
defparam \submatrixElements[2]~I .input_power_up = "low";
defparam \submatrixElements[2]~I .input_register_mode = "none";
defparam \submatrixElements[2]~I .input_sync_reset = "none";
defparam \submatrixElements[2]~I .oe_async_reset = "none";
defparam \submatrixElements[2]~I .oe_power_up = "low";
defparam \submatrixElements[2]~I .oe_register_mode = "none";
defparam \submatrixElements[2]~I .oe_sync_reset = "none";
defparam \submatrixElements[2]~I .operation_mode = "output";
defparam \submatrixElements[2]~I .output_async_reset = "none";
defparam \submatrixElements[2]~I .output_power_up = "low";
defparam \submatrixElements[2]~I .output_register_mode = "none";
defparam \submatrixElements[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[3]));
// synopsys translate_off
defparam \submatrixElements[3]~I .input_async_reset = "none";
defparam \submatrixElements[3]~I .input_power_up = "low";
defparam \submatrixElements[3]~I .input_register_mode = "none";
defparam \submatrixElements[3]~I .input_sync_reset = "none";
defparam \submatrixElements[3]~I .oe_async_reset = "none";
defparam \submatrixElements[3]~I .oe_power_up = "low";
defparam \submatrixElements[3]~I .oe_register_mode = "none";
defparam \submatrixElements[3]~I .oe_sync_reset = "none";
defparam \submatrixElements[3]~I .operation_mode = "output";
defparam \submatrixElements[3]~I .output_async_reset = "none";
defparam \submatrixElements[3]~I .output_power_up = "low";
defparam \submatrixElements[3]~I .output_register_mode = "none";
defparam \submatrixElements[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[4]));
// synopsys translate_off
defparam \submatrixElements[4]~I .input_async_reset = "none";
defparam \submatrixElements[4]~I .input_power_up = "low";
defparam \submatrixElements[4]~I .input_register_mode = "none";
defparam \submatrixElements[4]~I .input_sync_reset = "none";
defparam \submatrixElements[4]~I .oe_async_reset = "none";
defparam \submatrixElements[4]~I .oe_power_up = "low";
defparam \submatrixElements[4]~I .oe_register_mode = "none";
defparam \submatrixElements[4]~I .oe_sync_reset = "none";
defparam \submatrixElements[4]~I .operation_mode = "output";
defparam \submatrixElements[4]~I .output_async_reset = "none";
defparam \submatrixElements[4]~I .output_power_up = "low";
defparam \submatrixElements[4]~I .output_register_mode = "none";
defparam \submatrixElements[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[5]));
// synopsys translate_off
defparam \submatrixElements[5]~I .input_async_reset = "none";
defparam \submatrixElements[5]~I .input_power_up = "low";
defparam \submatrixElements[5]~I .input_register_mode = "none";
defparam \submatrixElements[5]~I .input_sync_reset = "none";
defparam \submatrixElements[5]~I .oe_async_reset = "none";
defparam \submatrixElements[5]~I .oe_power_up = "low";
defparam \submatrixElements[5]~I .oe_register_mode = "none";
defparam \submatrixElements[5]~I .oe_sync_reset = "none";
defparam \submatrixElements[5]~I .operation_mode = "output";
defparam \submatrixElements[5]~I .output_async_reset = "none";
defparam \submatrixElements[5]~I .output_power_up = "low";
defparam \submatrixElements[5]~I .output_register_mode = "none";
defparam \submatrixElements[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[6]));
// synopsys translate_off
defparam \submatrixElements[6]~I .input_async_reset = "none";
defparam \submatrixElements[6]~I .input_power_up = "low";
defparam \submatrixElements[6]~I .input_register_mode = "none";
defparam \submatrixElements[6]~I .input_sync_reset = "none";
defparam \submatrixElements[6]~I .oe_async_reset = "none";
defparam \submatrixElements[6]~I .oe_power_up = "low";
defparam \submatrixElements[6]~I .oe_register_mode = "none";
defparam \submatrixElements[6]~I .oe_sync_reset = "none";
defparam \submatrixElements[6]~I .operation_mode = "output";
defparam \submatrixElements[6]~I .output_async_reset = "none";
defparam \submatrixElements[6]~I .output_power_up = "low";
defparam \submatrixElements[6]~I .output_register_mode = "none";
defparam \submatrixElements[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[7]));
// synopsys translate_off
defparam \submatrixElements[7]~I .input_async_reset = "none";
defparam \submatrixElements[7]~I .input_power_up = "low";
defparam \submatrixElements[7]~I .input_register_mode = "none";
defparam \submatrixElements[7]~I .input_sync_reset = "none";
defparam \submatrixElements[7]~I .oe_async_reset = "none";
defparam \submatrixElements[7]~I .oe_power_up = "low";
defparam \submatrixElements[7]~I .oe_register_mode = "none";
defparam \submatrixElements[7]~I .oe_sync_reset = "none";
defparam \submatrixElements[7]~I .operation_mode = "output";
defparam \submatrixElements[7]~I .output_async_reset = "none";
defparam \submatrixElements[7]~I .output_power_up = "low";
defparam \submatrixElements[7]~I .output_register_mode = "none";
defparam \submatrixElements[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[8]));
// synopsys translate_off
defparam \submatrixElements[8]~I .input_async_reset = "none";
defparam \submatrixElements[8]~I .input_power_up = "low";
defparam \submatrixElements[8]~I .input_register_mode = "none";
defparam \submatrixElements[8]~I .input_sync_reset = "none";
defparam \submatrixElements[8]~I .oe_async_reset = "none";
defparam \submatrixElements[8]~I .oe_power_up = "low";
defparam \submatrixElements[8]~I .oe_register_mode = "none";
defparam \submatrixElements[8]~I .oe_sync_reset = "none";
defparam \submatrixElements[8]~I .operation_mode = "output";
defparam \submatrixElements[8]~I .output_async_reset = "none";
defparam \submatrixElements[8]~I .output_power_up = "low";
defparam \submatrixElements[8]~I .output_register_mode = "none";
defparam \submatrixElements[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[9]));
// synopsys translate_off
defparam \submatrixElements[9]~I .input_async_reset = "none";
defparam \submatrixElements[9]~I .input_power_up = "low";
defparam \submatrixElements[9]~I .input_register_mode = "none";
defparam \submatrixElements[9]~I .input_sync_reset = "none";
defparam \submatrixElements[9]~I .oe_async_reset = "none";
defparam \submatrixElements[9]~I .oe_power_up = "low";
defparam \submatrixElements[9]~I .oe_register_mode = "none";
defparam \submatrixElements[9]~I .oe_sync_reset = "none";
defparam \submatrixElements[9]~I .operation_mode = "output";
defparam \submatrixElements[9]~I .output_async_reset = "none";
defparam \submatrixElements[9]~I .output_power_up = "low";
defparam \submatrixElements[9]~I .output_register_mode = "none";
defparam \submatrixElements[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[10]));
// synopsys translate_off
defparam \submatrixElements[10]~I .input_async_reset = "none";
defparam \submatrixElements[10]~I .input_power_up = "low";
defparam \submatrixElements[10]~I .input_register_mode = "none";
defparam \submatrixElements[10]~I .input_sync_reset = "none";
defparam \submatrixElements[10]~I .oe_async_reset = "none";
defparam \submatrixElements[10]~I .oe_power_up = "low";
defparam \submatrixElements[10]~I .oe_register_mode = "none";
defparam \submatrixElements[10]~I .oe_sync_reset = "none";
defparam \submatrixElements[10]~I .operation_mode = "output";
defparam \submatrixElements[10]~I .output_async_reset = "none";
defparam \submatrixElements[10]~I .output_power_up = "low";
defparam \submatrixElements[10]~I .output_register_mode = "none";
defparam \submatrixElements[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[11]));
// synopsys translate_off
defparam \submatrixElements[11]~I .input_async_reset = "none";
defparam \submatrixElements[11]~I .input_power_up = "low";
defparam \submatrixElements[11]~I .input_register_mode = "none";
defparam \submatrixElements[11]~I .input_sync_reset = "none";
defparam \submatrixElements[11]~I .oe_async_reset = "none";
defparam \submatrixElements[11]~I .oe_power_up = "low";
defparam \submatrixElements[11]~I .oe_register_mode = "none";
defparam \submatrixElements[11]~I .oe_sync_reset = "none";
defparam \submatrixElements[11]~I .operation_mode = "output";
defparam \submatrixElements[11]~I .output_async_reset = "none";
defparam \submatrixElements[11]~I .output_power_up = "low";
defparam \submatrixElements[11]~I .output_register_mode = "none";
defparam \submatrixElements[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[12]));
// synopsys translate_off
defparam \submatrixElements[12]~I .input_async_reset = "none";
defparam \submatrixElements[12]~I .input_power_up = "low";
defparam \submatrixElements[12]~I .input_register_mode = "none";
defparam \submatrixElements[12]~I .input_sync_reset = "none";
defparam \submatrixElements[12]~I .oe_async_reset = "none";
defparam \submatrixElements[12]~I .oe_power_up = "low";
defparam \submatrixElements[12]~I .oe_register_mode = "none";
defparam \submatrixElements[12]~I .oe_sync_reset = "none";
defparam \submatrixElements[12]~I .operation_mode = "output";
defparam \submatrixElements[12]~I .output_async_reset = "none";
defparam \submatrixElements[12]~I .output_power_up = "low";
defparam \submatrixElements[12]~I .output_register_mode = "none";
defparam \submatrixElements[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[13]));
// synopsys translate_off
defparam \submatrixElements[13]~I .input_async_reset = "none";
defparam \submatrixElements[13]~I .input_power_up = "low";
defparam \submatrixElements[13]~I .input_register_mode = "none";
defparam \submatrixElements[13]~I .input_sync_reset = "none";
defparam \submatrixElements[13]~I .oe_async_reset = "none";
defparam \submatrixElements[13]~I .oe_power_up = "low";
defparam \submatrixElements[13]~I .oe_register_mode = "none";
defparam \submatrixElements[13]~I .oe_sync_reset = "none";
defparam \submatrixElements[13]~I .operation_mode = "output";
defparam \submatrixElements[13]~I .output_async_reset = "none";
defparam \submatrixElements[13]~I .output_power_up = "low";
defparam \submatrixElements[13]~I .output_register_mode = "none";
defparam \submatrixElements[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[14]));
// synopsys translate_off
defparam \submatrixElements[14]~I .input_async_reset = "none";
defparam \submatrixElements[14]~I .input_power_up = "low";
defparam \submatrixElements[14]~I .input_register_mode = "none";
defparam \submatrixElements[14]~I .input_sync_reset = "none";
defparam \submatrixElements[14]~I .oe_async_reset = "none";
defparam \submatrixElements[14]~I .oe_power_up = "low";
defparam \submatrixElements[14]~I .oe_register_mode = "none";
defparam \submatrixElements[14]~I .oe_sync_reset = "none";
defparam \submatrixElements[14]~I .operation_mode = "output";
defparam \submatrixElements[14]~I .output_async_reset = "none";
defparam \submatrixElements[14]~I .output_power_up = "low";
defparam \submatrixElements[14]~I .output_register_mode = "none";
defparam \submatrixElements[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \submatrixElements[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(submatrixElements[15]));
// synopsys translate_off
defparam \submatrixElements[15]~I .input_async_reset = "none";
defparam \submatrixElements[15]~I .input_power_up = "low";
defparam \submatrixElements[15]~I .input_register_mode = "none";
defparam \submatrixElements[15]~I .input_sync_reset = "none";
defparam \submatrixElements[15]~I .oe_async_reset = "none";
defparam \submatrixElements[15]~I .oe_power_up = "low";
defparam \submatrixElements[15]~I .oe_register_mode = "none";
defparam \submatrixElements[15]~I .oe_sync_reset = "none";
defparam \submatrixElements[15]~I .operation_mode = "output";
defparam \submatrixElements[15]~I .output_async_reset = "none";
defparam \submatrixElements[15]~I .output_power_up = "low";
defparam \submatrixElements[15]~I .output_register_mode = "none";
defparam \submatrixElements[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
