// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state13 = "1000000";
const bool depthwise_conv2d_fix_2::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_4 = "100";
const bool depthwise_conv2d_fix_2::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_3 = "11";
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_1 = "1";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_0 = "00000000000000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_0 = "00000";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_0 = "0000000000";
const sc_lv<64> depthwise_conv2d_fix_2::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<4> depthwise_conv2d_fix_2::ap_const_lv4_0 = "0000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_1 = "1";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_1 = "1";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_1 = "1";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_2 = "10";
const sc_lv<2> depthwise_conv2d_fix_2::ap_const_lv2_1 = "1";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_2 = "10";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_1 = "1";
const sc_lv<2> depthwise_conv2d_fix_2::ap_const_lv2_2 = "10";
const sc_lv<2> depthwise_conv2d_fix_2::ap_const_lv2_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_2::depthwise_conv2d_fix_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_32_16_1_1_x_U41 = new network_mux_32_16_1_1_x<1,1,16,16,16,2,16>("network_mux_32_16_1_1_x_U41");
    network_mux_32_16_1_1_x_U41->din0(kernel_load_reg_1149);
    network_mux_32_16_1_1_x_U41->din1(kernel1_load_reg_1157);
    network_mux_32_16_1_1_x_U41->din2(kernel2_load_reg_1165);
    network_mux_32_16_1_1_x_U41->din3(trunc_ln29_reg_1214);
    network_mux_32_16_1_1_x_U41->dout(tmp_s_fu_642_p5);
    network_mux_32_16_1_1_x_U42 = new network_mux_32_16_1_1_x<1,1,16,16,16,2,16>("network_mux_32_16_1_1_x_U42");
    network_mux_32_16_1_1_x_U42->din0(kernel_load_reg_1149);
    network_mux_32_16_1_1_x_U42->din1(kernel1_load_reg_1157);
    network_mux_32_16_1_1_x_U42->din2(kernel2_load_reg_1165);
    network_mux_32_16_1_1_x_U42->din3(add_ln29_reg_1227);
    network_mux_32_16_1_1_x_U42->dout(tmp_1_fu_667_p5);
    network_mux_32_16_1_1_x_U43 = new network_mux_32_16_1_1_x<1,1,16,16,16,2,16>("network_mux_32_16_1_1_x_U43");
    network_mux_32_16_1_1_x_U43->din0(kernel_load_reg_1149);
    network_mux_32_16_1_1_x_U43->din1(kernel1_load_reg_1157);
    network_mux_32_16_1_1_x_U43->din2(kernel2_load_reg_1165);
    network_mux_32_16_1_1_x_U43->din3(tmp_2_fu_688_p4);
    network_mux_32_16_1_1_x_U43->dout(tmp_2_fu_688_p5);
    network_mux_32_16_1_1_x_U44 = new network_mux_32_16_1_1_x<1,1,16,16,16,2,16>("network_mux_32_16_1_1_x_U44");
    network_mux_32_16_1_1_x_U44->din0(kernel_load_reg_1149);
    network_mux_32_16_1_1_x_U44->din1(kernel1_load_reg_1157);
    network_mux_32_16_1_1_x_U44->din2(kernel2_load_reg_1165);
    network_mux_32_16_1_1_x_U44->din3(tmp_3_fu_697_p4);
    network_mux_32_16_1_1_x_U44->dout(tmp_3_fu_697_p5);
    network_mul_mul_16s_16s_30_1_1_U45 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U45");
    network_mul_mul_16s_16s_30_1_1_U45->din0(reg_311);
    network_mul_mul_16s_16s_30_1_1_U45->din1(tmp_s_fu_642_p5);
    network_mul_mul_16s_16s_30_1_1_U45->dout(mul_ln35_2_fu_940_p2);
    network_mul_mul_16s_16s_30_1_1_U46 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U46");
    network_mul_mul_16s_16s_30_1_1_U46->din0(reg_316);
    network_mul_mul_16s_16s_30_1_1_U46->din1(tmp_1_fu_667_p5);
    network_mul_mul_16s_16s_30_1_1_U46->dout(mul_ln35_3_fu_947_p2);
    network_mul_mul_16s_16s_30_1_1_U47 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U47");
    network_mul_mul_16s_16s_30_1_1_U47->din0(reg_311);
    network_mul_mul_16s_16s_30_1_1_U47->din1(tmp_2_reg_1279);
    network_mul_mul_16s_16s_30_1_1_U47->dout(mul_ln35_4_fu_954_p2);
    network_mul_mul_16s_16s_30_1_1_U48 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U48");
    network_mul_mul_16s_16s_30_1_1_U48->din0(reg_316);
    network_mul_mul_16s_16s_30_1_1_U48->din1(tmp_3_reg_1284);
    network_mul_mul_16s_16s_30_1_1_U48->dout(mul_ln35_5_fu_961_p2);
    network_mul_mul_16s_16s_30_1_1_U49 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U49");
    network_mul_mul_16s_16s_30_1_1_U49->din0(reg_311);
    network_mul_mul_16s_16s_30_1_1_U49->din1(mul_ln35_6_fu_968_p1);
    network_mul_mul_16s_16s_30_1_1_U49->dout(mul_ln35_6_fu_968_p2);
    network_mul_mul_16s_16s_30_1_1_U50 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U50");
    network_mul_mul_16s_16s_30_1_1_U50->din0(reg_316);
    network_mul_mul_16s_16s_30_1_1_U50->din1(mul_ln35_7_fu_974_p1);
    network_mul_mul_16s_16s_30_1_1_U50->dout(mul_ln35_7_fu_974_p2);
    network_mul_mul_16s_16s_30_1_1_U51 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U51");
    network_mul_mul_16s_16s_30_1_1_U51->din0(reg_311);
    network_mul_mul_16s_16s_30_1_1_U51->din1(mul_ln35_8_fu_980_p1);
    network_mul_mul_16s_16s_30_1_1_U51->dout(mul_ln35_8_fu_980_p2);
    network_mul_mul_16s_16s_30_1_1_U52 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U52");
    network_mul_mul_16s_16s_30_1_1_U52->din0(reg_316);
    network_mul_mul_16s_16s_30_1_1_U52->din1(mul_ln35_9_fu_986_p1);
    network_mul_mul_16s_16s_30_1_1_U52->dout(mul_ln35_9_fu_986_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U53 = new network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>("network_mac_muladd_6ns_9ns_5ns_14_1_1_U53");
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U53->din0(grp_fu_992_p0);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U53->din1(grp_fu_992_p1);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U53->din2(grp_fu_992_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U53->dout(grp_fu_992_p3);
    network_mul_mul_16s_16s_30_1_1_U54 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U54");
    network_mul_mul_16s_16s_30_1_1_U54->din0(reg_311);
    network_mul_mul_16s_16s_30_1_1_U54->din1(mul_ln35_10_fu_998_p1);
    network_mul_mul_16s_16s_30_1_1_U54->dout(mul_ln35_10_fu_998_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln22_fu_617_p2);
    sensitive << ( indvar_flatten39_reg_254 );

    SC_METHOD(thread_add_ln23_5_fu_495_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_282_p4 );

    SC_METHOD(thread_add_ln29_fu_583_p2);
    sensitive << ( trunc_ln29_fu_575_p1 );

    SC_METHOD(thread_add_ln35_10_fu_784_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1173 );
    sensitive << ( zext_ln35_5_reg_1232 );

    SC_METHOD(thread_add_ln35_2_fu_559_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1135 );
    sensitive << ( zext_ln35_3_fu_555_p1 );

    SC_METHOD(thread_add_ln35_3_fu_589_p2);
    sensitive << ( out_w_0_mid2_reg_1111 );

    SC_METHOD(thread_add_ln35_4_fu_598_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1135 );
    sensitive << ( zext_ln35_5_fu_594_p1 );

    SC_METHOD(thread_add_ln35_5_fu_608_p2);
    sensitive << ( tmp5_1_0_mid2_reg_1142 );
    sensitive << ( zext_ln35_1_reg_1180 );

    SC_METHOD(thread_add_ln35_6_fu_706_p2);
    sensitive << ( tmp5_1_0_mid2_reg_1142 );
    sensitive << ( zext_ln35_3_reg_1197 );

    SC_METHOD(thread_add_ln35_7_fu_715_p2);
    sensitive << ( tmp5_1_0_mid2_reg_1142 );
    sensitive << ( zext_ln35_5_reg_1232 );

    SC_METHOD(thread_add_ln35_8_fu_766_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1173 );
    sensitive << ( zext_ln35_1_reg_1180 );

    SC_METHOD(thread_add_ln35_9_fu_775_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1173 );
    sensitive << ( zext_ln35_3_reg_1197 );

    SC_METHOD(thread_add_ln35_fu_540_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1135 );
    sensitive << ( zext_ln35_1_fu_537_p1 );

    SC_METHOD(thread_add_ln41_1_fu_818_p2);
    sensitive << ( bias_q0 );
    sensitive << ( trunc_ln_reg_1264 );

    SC_METHOD(thread_add_ln41_2_fu_823_p2);
    sensitive << ( trunc_ln41_1_reg_1314 );
    sensitive << ( trunc_ln41_2_reg_1324 );

    SC_METHOD(thread_add_ln41_3_fu_827_p2);
    sensitive << ( trunc_ln41_s_reg_1274 );
    sensitive << ( add_ln41_2_fu_823_p2 );

    SC_METHOD(thread_add_ln41_4_fu_926_p2);
    sensitive << ( add_ln41_1_reg_1359 );
    sensitive << ( add_ln41_3_reg_1364 );

    SC_METHOD(thread_add_ln41_5_fu_907_p2);
    sensitive << ( trunc_ln41_3_reg_1344 );
    sensitive << ( trunc_ln41_4_reg_1349 );

    SC_METHOD(thread_add_ln41_6_fu_911_p2);
    sensitive << ( trunc_ln41_6_reg_1379 );
    sensitive << ( trunc_ln41_7_reg_1384 );

    SC_METHOD(thread_add_ln41_7_fu_915_p2);
    sensitive << ( trunc_ln41_5_reg_1374 );
    sensitive << ( add_ln41_6_fu_911_p2 );

    SC_METHOD(thread_add_ln41_8_fu_920_p2);
    sensitive << ( add_ln41_7_fu_915_p2 );
    sensitive << ( add_ln41_5_fu_907_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter1_state9);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4);
    sensitive << ( indvar_flatten39_reg_254 );
    sensitive << ( icmp_ln22_reg_1073 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln22_reg_1248 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4);
    sensitive << ( indvar_flatten_reg_278 );
    sensitive << ( icmp_ln22_reg_1073 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln23_1_reg_1299 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_270_p4);
    sensitive << ( out_d_0_reg_266 );
    sensitive << ( icmp_ln22_reg_1073 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln29_13_reg_1208 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_293_p4);
    sensitive << ( out_h_0_reg_289 );
    sensitive << ( icmp_ln22_reg_1073 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln23_reg_1253 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_304_p4);
    sensitive << ( out_w_0_reg_300 );
    sensitive << ( icmp_ln22_reg_1073 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( out_w_reg_1192 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln29_fu_730_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_46_fu_345_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_48_fu_463_p2);
    sensitive << ( icmp_ln23_fu_407_p2 );
    sensitive << ( select_ln29_18_fu_450_p3 );

    SC_METHOD(thread_empty_fu_341_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_992_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln22_reg_1073_pp0_iter1_reg );
    sensitive << ( zext_ln41_1_cast_reg_1038 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_grp_fu_992_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln22_reg_1073_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( grp_fu_992_p10 );

    SC_METHOD(thread_grp_fu_992_p10);
    sensitive << ( tmp7_mid2_v_v_reg_1369 );

    SC_METHOD(thread_grp_fu_992_p2);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln22_reg_1073_pp0_iter1_reg );
    sensitive << ( zext_ln35_1_reg_1180_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_icmp_ln22_fu_396_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_4_reg_1053 );
    sensitive << ( ap_phi_mux_indvar_flatten39_phi_fu_258_p4 );

    SC_METHOD(thread_icmp_ln23_fu_407_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln5_reg_1048 );
    sensitive << ( icmp_ln22_fu_396_p2 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_282_p4 );

    SC_METHOD(thread_icmp_ln24_4_fu_445_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( empty_reg_1043 );
    sensitive << ( icmp_ln22_fu_396_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_304_p4 );

    SC_METHOD(thread_icmp_ln24_fu_371_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_341_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln35_4_fu_564_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln35_7_fu_612_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln35_9_fu_719_p1 );
    sensitive << ( zext_ln35_10_fu_770_p1 );
    sensitive << ( zext_ln35_12_fu_814_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln35_2_fu_545_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln35_6_fu_603_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln35_8_fu_710_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln35_11_fu_779_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_kernel1_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel1_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel2_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel2_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_mul_ln35_10_fu_998_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( sext_ln35_1_reg_1258 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln35_1_fu_424_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln35_reg_1019 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln35_1_fu_424_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln35_1_fu_424_p10 );

    SC_METHOD(thread_mul_ln35_1_fu_424_p10);
    sensitive << ( out_d_fu_401_p2 );

    SC_METHOD(thread_mul_ln35_1_fu_424_p2);
    sensitive << ( mul_ln35_1_fu_424_p0 );
    sensitive << ( mul_ln35_1_fu_424_p1 );

    SC_METHOD(thread_mul_ln35_6_fu_968_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( sext_ln35_1_reg_1258 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln35_7_fu_974_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( sext_ln35_3_reg_1269 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln35_8_fu_980_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln35_5_reg_1309 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln35_9_fu_986_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln35_7_reg_1319 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln35_fu_381_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln35_fu_381_p00 );

    SC_METHOD(thread_mul_ln35_fu_381_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_mul_ln35_fu_381_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln35_reg_1019 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln35_fu_381_p2);
    sensitive << ( mul_ln35_fu_381_p0 );
    sensitive << ( mul_ln35_fu_381_p1 );

    SC_METHOD(thread_mul_ln41_1_fu_579_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln41_reg_1032 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln41_1_fu_579_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln41_2_reg_1095 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln41_1_fu_579_p2);
    sensitive << ( mul_ln41_1_fu_579_p0 );
    sensitive << ( mul_ln41_1_fu_579_p1 );

    SC_METHOD(thread_mul_ln41_fu_832_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln41_1_reg_1063_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln41_fu_832_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln41_reg_1032 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln41_fu_832_p2);
    sensitive << ( mul_ln41_fu_832_p0 );
    sensitive << ( mul_ln41_fu_832_p1 );

    SC_METHOD(thread_mul_ln5_fu_357_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln5_fu_357_p00 );

    SC_METHOD(thread_mul_ln5_fu_357_p00);
    sensitive << ( empty_46_fu_345_p1 );

    SC_METHOD(thread_mul_ln5_fu_357_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln5_fu_357_p10 );

    SC_METHOD(thread_mul_ln5_fu_357_p10);
    sensitive << ( empty_fu_341_p1 );

    SC_METHOD(thread_mul_ln5_fu_357_p2);
    sensitive << ( mul_ln5_fu_357_p0 );
    sensitive << ( mul_ln5_fu_357_p1 );

    SC_METHOD(thread_out_d_fu_401_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_out_h_fu_457_p2);
    sensitive << ( select_ln29_fu_412_p3 );

    SC_METHOD(thread_out_w_0_mid2_fu_469_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_304_p4 );
    sensitive << ( empty_48_fu_463_p2 );

    SC_METHOD(thread_out_w_fu_550_p2);
    sensitive << ( out_w_0_mid2_reg_1111 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln41_3_fu_936_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln41_8_reg_1394 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( add_ln41_4_fu_926_p2 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln22_reg_1073_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_select_ln23_1_fu_724_p3);
    sensitive << ( icmp_ln23_reg_1082 );
    sensitive << ( add_ln23_5_reg_1130 );

    SC_METHOD(thread_select_ln23_fu_633_p3);
    sensitive << ( select_ln29_reg_1090 );
    sensitive << ( select_ln29_18_reg_1100 );
    sensitive << ( out_h_reg_1106 );

    SC_METHOD(thread_select_ln29_13_fu_569_p3);
    sensitive << ( out_d_0_reg_266 );
    sensitive << ( out_d_reg_1077 );
    sensitive << ( icmp_ln23_reg_1082 );

    SC_METHOD(thread_select_ln29_14_fu_429_p3);
    sensitive << ( icmp_ln23_fu_407_p2 );
    sensitive << ( mul_ln35_fu_381_p2 );
    sensitive << ( mul_ln35_1_fu_424_p2 );

    SC_METHOD(thread_select_ln29_15_fu_841_p3);
    sensitive << ( icmp_ln23_reg_1082_pp0_iter1_reg );
    sensitive << ( mul_ln41_1_reg_1221 );
    sensitive << ( mul_ln41_fu_832_p2 );

    SC_METHOD(thread_select_ln29_16_fu_437_p3);
    sensitive << ( icmp_ln23_fu_407_p2 );
    sensitive << ( mul_ln35_1_fu_424_p2 );
    sensitive << ( tmp_0_0_fu_390_p2 );

    SC_METHOD(thread_select_ln29_17_fu_847_p3);
    sensitive << ( icmp_ln23_reg_1082_pp0_iter1_reg );
    sensitive << ( mul_ln41_1_reg_1221 );
    sensitive << ( tmp6_fu_836_p2 );

    SC_METHOD(thread_select_ln29_18_fu_450_p3);
    sensitive << ( icmp_ln24_reg_1058 );
    sensitive << ( icmp_ln23_fu_407_p2 );
    sensitive << ( icmp_ln24_4_fu_445_p2 );

    SC_METHOD(thread_select_ln29_fu_412_p3);
    sensitive << ( icmp_ln23_fu_407_p2 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_293_p4 );

    SC_METHOD(thread_sext_ln35_13_fu_321_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_sext_ln35_1_fu_650_p1);
    sensitive << ( tmp_s_fu_642_p5 );

    SC_METHOD(thread_sext_ln35_3_fu_675_p1);
    sensitive << ( tmp_1_fu_667_p5 );

    SC_METHOD(thread_sext_ln35_5_fu_738_p1);
    sensitive << ( tmp_2_reg_1279 );

    SC_METHOD(thread_sext_ln35_7_fu_754_p1);
    sensitive << ( tmp_3_reg_1284 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_504_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln35_1_cast14_reg_1025 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_504_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp5_0_0_mid2_fu_504_p10 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_504_p10);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1123 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_504_p2);
    sensitive << ( tmp5_0_0_mid2_fu_504_p0 );
    sensitive << ( tmp5_0_0_mid2_fu_504_p1 );

    SC_METHOD(thread_tmp5_0_0_mid2_v_v_fu_487_p3);
    sensitive << ( select_ln29_18_fu_450_p3 );
    sensitive << ( tmp_0_0_mid1_fu_481_p2 );
    sensitive << ( select_ln29_16_fu_437_p3 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_518_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln35_1_cast14_reg_1025 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_518_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp5_1_0_mid2_fu_518_p10 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_518_p10);
    sensitive << ( tmp5_1_0_mid2_v_v_fu_509_p2 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_518_p2);
    sensitive << ( tmp5_1_0_mid2_fu_518_p0 );
    sensitive << ( tmp5_1_0_mid2_fu_518_p1 );

    SC_METHOD(thread_tmp5_1_0_mid2_v_v_fu_509_p2);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1123 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_532_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln35_1_cast14_reg_1025 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_532_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp5_2_0_mid2_fu_532_p10 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_532_p10);
    sensitive << ( tmp5_2_0_mid2_v_v_fu_523_p2 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_532_p2);
    sensitive << ( tmp5_2_0_mid2_fu_532_p0 );
    sensitive << ( tmp5_2_0_mid2_fu_532_p1 );

    SC_METHOD(thread_tmp5_2_0_mid2_v_v_fu_523_p2);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1123 );

    SC_METHOD(thread_tmp6_fu_836_p2);
    sensitive << ( zext_ln35_3_cast_reg_1068_pp0_iter1_reg );
    sensitive << ( mul_ln41_fu_832_p2 );

    SC_METHOD(thread_tmp6_mid1_fu_853_p2);
    sensitive << ( zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg );
    sensitive << ( select_ln29_15_fu_841_p3 );

    SC_METHOD(thread_tmp7_mid2_v_v_fu_858_p3);
    sensitive << ( select_ln29_18_reg_1100_pp0_iter1_reg );
    sensitive << ( tmp6_mid1_fu_853_p2 );
    sensitive << ( select_ln29_17_fu_847_p3 );

    SC_METHOD(thread_tmp_0_0_fu_390_p2);
    sensitive << ( zext_ln35_3_cast_fu_386_p1 );
    sensitive << ( mul_ln35_fu_381_p2 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_481_p2);
    sensitive << ( zext_ln35_3_cast_mid_fu_477_p1 );
    sensitive << ( select_ln29_14_fu_429_p3 );

    SC_METHOD(thread_tmp_2_fu_688_p4);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( trunc_ln29_reg_1214 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_tmp_3_fu_697_p4);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( trunc_ln29_reg_1214 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_tmp_4_fu_363_p3);
    sensitive << ( mul_ln5_fu_357_p2 );

    SC_METHOD(thread_trunc_ln29_fu_575_p1);
    sensitive << ( select_ln29_13_fu_569_p3 );

    SC_METHOD(thread_zext_ln29_fu_730_p1);
    sensitive << ( select_ln29_13_reg_1208 );

    SC_METHOD(thread_zext_ln35_10_fu_770_p1);
    sensitive << ( add_ln35_8_fu_766_p2 );

    SC_METHOD(thread_zext_ln35_11_fu_779_p1);
    sensitive << ( add_ln35_9_fu_775_p2 );

    SC_METHOD(thread_zext_ln35_12_fu_814_p1);
    sensitive << ( add_ln35_10_reg_1339 );

    SC_METHOD(thread_zext_ln35_1_cast14_fu_329_p1);
    sensitive << ( sext_ln35_13_fu_321_p1 );

    SC_METHOD(thread_zext_ln35_1_fu_537_p1);
    sensitive << ( out_w_0_mid2_reg_1111 );

    SC_METHOD(thread_zext_ln35_2_fu_545_p1);
    sensitive << ( add_ln35_fu_540_p2 );

    SC_METHOD(thread_zext_ln35_3_cast_fu_386_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_293_p4 );

    SC_METHOD(thread_zext_ln35_3_cast_mid_fu_477_p1);
    sensitive << ( out_h_fu_457_p2 );

    SC_METHOD(thread_zext_ln35_3_fu_555_p1);
    sensitive << ( out_w_fu_550_p2 );

    SC_METHOD(thread_zext_ln35_4_fu_564_p1);
    sensitive << ( add_ln35_2_fu_559_p2 );

    SC_METHOD(thread_zext_ln35_5_fu_594_p1);
    sensitive << ( add_ln35_3_fu_589_p2 );

    SC_METHOD(thread_zext_ln35_6_fu_603_p1);
    sensitive << ( add_ln35_4_fu_598_p2 );

    SC_METHOD(thread_zext_ln35_7_fu_612_p1);
    sensitive << ( add_ln35_5_fu_608_p2 );

    SC_METHOD(thread_zext_ln35_8_fu_710_p1);
    sensitive << ( add_ln35_6_fu_706_p2 );

    SC_METHOD(thread_zext_ln35_9_fu_719_p1);
    sensitive << ( add_ln35_7_fu_715_p2 );

    SC_METHOD(thread_zext_ln35_fu_325_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln41_1_cast_fu_337_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln41_1_fu_377_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_zext_ln41_2_fu_420_p1);
    sensitive << ( out_d_fu_401_p2 );

    SC_METHOD(thread_zext_ln41_3_fu_936_p1);
    sensitive << ( add_ln41_reg_1389 );

    SC_METHOD(thread_zext_ln41_fu_333_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel1_address0, "(port)kernel1_address0");
    sc_trace(mVcdFile, kernel1_ce0, "(port)kernel1_ce0");
    sc_trace(mVcdFile, kernel1_q0, "(port)kernel1_q0");
    sc_trace(mVcdFile, kernel2_address0, "(port)kernel2_address0");
    sc_trace(mVcdFile, kernel2_ce0, "(port)kernel2_ce0");
    sc_trace(mVcdFile, kernel2_q0, "(port)kernel2_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten39_reg_254, "indvar_flatten39_reg_254");
    sc_trace(mVcdFile, out_d_0_reg_266, "out_d_0_reg_266");
    sc_trace(mVcdFile, indvar_flatten_reg_278, "indvar_flatten_reg_278");
    sc_trace(mVcdFile, out_h_0_reg_289, "out_h_0_reg_289");
    sc_trace(mVcdFile, out_w_0_reg_300, "out_w_0_reg_300");
    sc_trace(mVcdFile, reg_311, "reg_311");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, icmp_ln22_reg_1073, "icmp_ln22_reg_1073");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln22_reg_1073_pp0_iter1_reg, "icmp_ln22_reg_1073_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_316, "reg_316");
    sc_trace(mVcdFile, zext_ln35_fu_325_p1, "zext_ln35_fu_325_p1");
    sc_trace(mVcdFile, zext_ln35_reg_1019, "zext_ln35_reg_1019");
    sc_trace(mVcdFile, zext_ln35_1_cast14_fu_329_p1, "zext_ln35_1_cast14_fu_329_p1");
    sc_trace(mVcdFile, zext_ln35_1_cast14_reg_1025, "zext_ln35_1_cast14_reg_1025");
    sc_trace(mVcdFile, zext_ln41_fu_333_p1, "zext_ln41_fu_333_p1");
    sc_trace(mVcdFile, zext_ln41_reg_1032, "zext_ln41_reg_1032");
    sc_trace(mVcdFile, zext_ln41_1_cast_fu_337_p1, "zext_ln41_1_cast_fu_337_p1");
    sc_trace(mVcdFile, zext_ln41_1_cast_reg_1038, "zext_ln41_1_cast_reg_1038");
    sc_trace(mVcdFile, empty_fu_341_p1, "empty_fu_341_p1");
    sc_trace(mVcdFile, empty_reg_1043, "empty_reg_1043");
    sc_trace(mVcdFile, mul_ln5_fu_357_p2, "mul_ln5_fu_357_p2");
    sc_trace(mVcdFile, mul_ln5_reg_1048, "mul_ln5_reg_1048");
    sc_trace(mVcdFile, tmp_4_fu_363_p3, "tmp_4_fu_363_p3");
    sc_trace(mVcdFile, tmp_4_reg_1053, "tmp_4_reg_1053");
    sc_trace(mVcdFile, icmp_ln24_fu_371_p2, "icmp_ln24_fu_371_p2");
    sc_trace(mVcdFile, icmp_ln24_reg_1058, "icmp_ln24_reg_1058");
    sc_trace(mVcdFile, zext_ln41_1_fu_377_p1, "zext_ln41_1_fu_377_p1");
    sc_trace(mVcdFile, zext_ln41_1_reg_1063, "zext_ln41_1_reg_1063");
    sc_trace(mVcdFile, zext_ln41_1_reg_1063_pp0_iter1_reg, "zext_ln41_1_reg_1063_pp0_iter1_reg");
    sc_trace(mVcdFile, zext_ln35_3_cast_fu_386_p1, "zext_ln35_3_cast_fu_386_p1");
    sc_trace(mVcdFile, zext_ln35_3_cast_reg_1068, "zext_ln35_3_cast_reg_1068");
    sc_trace(mVcdFile, zext_ln35_3_cast_reg_1068_pp0_iter1_reg, "zext_ln35_3_cast_reg_1068_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln22_fu_396_p2, "icmp_ln22_fu_396_p2");
    sc_trace(mVcdFile, out_d_fu_401_p2, "out_d_fu_401_p2");
    sc_trace(mVcdFile, out_d_reg_1077, "out_d_reg_1077");
    sc_trace(mVcdFile, icmp_ln23_fu_407_p2, "icmp_ln23_fu_407_p2");
    sc_trace(mVcdFile, icmp_ln23_reg_1082, "icmp_ln23_reg_1082");
    sc_trace(mVcdFile, icmp_ln23_reg_1082_pp0_iter1_reg, "icmp_ln23_reg_1082_pp0_iter1_reg");
    sc_trace(mVcdFile, select_ln29_fu_412_p3, "select_ln29_fu_412_p3");
    sc_trace(mVcdFile, select_ln29_reg_1090, "select_ln29_reg_1090");
    sc_trace(mVcdFile, zext_ln41_2_fu_420_p1, "zext_ln41_2_fu_420_p1");
    sc_trace(mVcdFile, zext_ln41_2_reg_1095, "zext_ln41_2_reg_1095");
    sc_trace(mVcdFile, select_ln29_18_fu_450_p3, "select_ln29_18_fu_450_p3");
    sc_trace(mVcdFile, select_ln29_18_reg_1100, "select_ln29_18_reg_1100");
    sc_trace(mVcdFile, select_ln29_18_reg_1100_pp0_iter1_reg, "select_ln29_18_reg_1100_pp0_iter1_reg");
    sc_trace(mVcdFile, out_h_fu_457_p2, "out_h_fu_457_p2");
    sc_trace(mVcdFile, out_h_reg_1106, "out_h_reg_1106");
    sc_trace(mVcdFile, out_w_0_mid2_fu_469_p3, "out_w_0_mid2_fu_469_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1111, "out_w_0_mid2_reg_1111");
    sc_trace(mVcdFile, zext_ln35_3_cast_mid_fu_477_p1, "zext_ln35_3_cast_mid_fu_477_p1");
    sc_trace(mVcdFile, zext_ln35_3_cast_mid_reg_1118, "zext_ln35_3_cast_mid_reg_1118");
    sc_trace(mVcdFile, zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg, "zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp5_0_0_mid2_v_v_fu_487_p3, "tmp5_0_0_mid2_v_v_fu_487_p3");
    sc_trace(mVcdFile, tmp5_0_0_mid2_v_v_reg_1123, "tmp5_0_0_mid2_v_v_reg_1123");
    sc_trace(mVcdFile, add_ln23_5_fu_495_p2, "add_ln23_5_fu_495_p2");
    sc_trace(mVcdFile, add_ln23_5_reg_1130, "add_ln23_5_reg_1130");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_504_p2, "tmp5_0_0_mid2_fu_504_p2");
    sc_trace(mVcdFile, tmp5_0_0_mid2_reg_1135, "tmp5_0_0_mid2_reg_1135");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_518_p2, "tmp5_1_0_mid2_fu_518_p2");
    sc_trace(mVcdFile, tmp5_1_0_mid2_reg_1142, "tmp5_1_0_mid2_reg_1142");
    sc_trace(mVcdFile, kernel_load_reg_1149, "kernel_load_reg_1149");
    sc_trace(mVcdFile, kernel1_load_reg_1157, "kernel1_load_reg_1157");
    sc_trace(mVcdFile, kernel2_load_reg_1165, "kernel2_load_reg_1165");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_532_p2, "tmp5_2_0_mid2_fu_532_p2");
    sc_trace(mVcdFile, tmp5_2_0_mid2_reg_1173, "tmp5_2_0_mid2_reg_1173");
    sc_trace(mVcdFile, zext_ln35_1_fu_537_p1, "zext_ln35_1_fu_537_p1");
    sc_trace(mVcdFile, zext_ln35_1_reg_1180, "zext_ln35_1_reg_1180");
    sc_trace(mVcdFile, zext_ln35_1_reg_1180_pp0_iter1_reg, "zext_ln35_1_reg_1180_pp0_iter1_reg");
    sc_trace(mVcdFile, out_w_fu_550_p2, "out_w_fu_550_p2");
    sc_trace(mVcdFile, out_w_reg_1192, "out_w_reg_1192");
    sc_trace(mVcdFile, zext_ln35_3_fu_555_p1, "zext_ln35_3_fu_555_p1");
    sc_trace(mVcdFile, zext_ln35_3_reg_1197, "zext_ln35_3_reg_1197");
    sc_trace(mVcdFile, select_ln29_13_fu_569_p3, "select_ln29_13_fu_569_p3");
    sc_trace(mVcdFile, select_ln29_13_reg_1208, "select_ln29_13_reg_1208");
    sc_trace(mVcdFile, trunc_ln29_fu_575_p1, "trunc_ln29_fu_575_p1");
    sc_trace(mVcdFile, trunc_ln29_reg_1214, "trunc_ln29_reg_1214");
    sc_trace(mVcdFile, mul_ln41_1_fu_579_p2, "mul_ln41_1_fu_579_p2");
    sc_trace(mVcdFile, mul_ln41_1_reg_1221, "mul_ln41_1_reg_1221");
    sc_trace(mVcdFile, add_ln29_fu_583_p2, "add_ln29_fu_583_p2");
    sc_trace(mVcdFile, add_ln29_reg_1227, "add_ln29_reg_1227");
    sc_trace(mVcdFile, zext_ln35_5_fu_594_p1, "zext_ln35_5_fu_594_p1");
    sc_trace(mVcdFile, zext_ln35_5_reg_1232, "zext_ln35_5_reg_1232");
    sc_trace(mVcdFile, add_ln22_fu_617_p2, "add_ln22_fu_617_p2");
    sc_trace(mVcdFile, add_ln22_reg_1248, "add_ln22_reg_1248");
    sc_trace(mVcdFile, select_ln23_fu_633_p3, "select_ln23_fu_633_p3");
    sc_trace(mVcdFile, select_ln23_reg_1253, "select_ln23_reg_1253");
    sc_trace(mVcdFile, sext_ln35_1_fu_650_p1, "sext_ln35_1_fu_650_p1");
    sc_trace(mVcdFile, sext_ln35_1_reg_1258, "sext_ln35_1_reg_1258");
    sc_trace(mVcdFile, trunc_ln_reg_1264, "trunc_ln_reg_1264");
    sc_trace(mVcdFile, sext_ln35_3_fu_675_p1, "sext_ln35_3_fu_675_p1");
    sc_trace(mVcdFile, sext_ln35_3_reg_1269, "sext_ln35_3_reg_1269");
    sc_trace(mVcdFile, trunc_ln41_s_reg_1274, "trunc_ln41_s_reg_1274");
    sc_trace(mVcdFile, tmp_2_fu_688_p5, "tmp_2_fu_688_p5");
    sc_trace(mVcdFile, tmp_2_reg_1279, "tmp_2_reg_1279");
    sc_trace(mVcdFile, tmp_3_fu_697_p5, "tmp_3_fu_697_p5");
    sc_trace(mVcdFile, tmp_3_reg_1284, "tmp_3_reg_1284");
    sc_trace(mVcdFile, select_ln23_1_fu_724_p3, "select_ln23_1_fu_724_p3");
    sc_trace(mVcdFile, select_ln23_1_reg_1299, "select_ln23_1_reg_1299");
    sc_trace(mVcdFile, sext_ln35_5_fu_738_p1, "sext_ln35_5_fu_738_p1");
    sc_trace(mVcdFile, sext_ln35_5_reg_1309, "sext_ln35_5_reg_1309");
    sc_trace(mVcdFile, trunc_ln41_1_reg_1314, "trunc_ln41_1_reg_1314");
    sc_trace(mVcdFile, sext_ln35_7_fu_754_p1, "sext_ln35_7_fu_754_p1");
    sc_trace(mVcdFile, sext_ln35_7_reg_1319, "sext_ln35_7_reg_1319");
    sc_trace(mVcdFile, trunc_ln41_2_reg_1324, "trunc_ln41_2_reg_1324");
    sc_trace(mVcdFile, add_ln35_10_fu_784_p2, "add_ln35_10_fu_784_p2");
    sc_trace(mVcdFile, add_ln35_10_reg_1339, "add_ln35_10_reg_1339");
    sc_trace(mVcdFile, trunc_ln41_3_reg_1344, "trunc_ln41_3_reg_1344");
    sc_trace(mVcdFile, trunc_ln41_4_reg_1349, "trunc_ln41_4_reg_1349");
    sc_trace(mVcdFile, add_ln41_1_fu_818_p2, "add_ln41_1_fu_818_p2");
    sc_trace(mVcdFile, add_ln41_1_reg_1359, "add_ln41_1_reg_1359");
    sc_trace(mVcdFile, add_ln41_3_fu_827_p2, "add_ln41_3_fu_827_p2");
    sc_trace(mVcdFile, add_ln41_3_reg_1364, "add_ln41_3_reg_1364");
    sc_trace(mVcdFile, tmp7_mid2_v_v_fu_858_p3, "tmp7_mid2_v_v_fu_858_p3");
    sc_trace(mVcdFile, tmp7_mid2_v_v_reg_1369, "tmp7_mid2_v_v_reg_1369");
    sc_trace(mVcdFile, trunc_ln41_5_reg_1374, "trunc_ln41_5_reg_1374");
    sc_trace(mVcdFile, trunc_ln41_6_reg_1379, "trunc_ln41_6_reg_1379");
    sc_trace(mVcdFile, trunc_ln41_7_reg_1384, "trunc_ln41_7_reg_1384");
    sc_trace(mVcdFile, grp_fu_992_p3, "grp_fu_992_p3");
    sc_trace(mVcdFile, add_ln41_reg_1389, "add_ln41_reg_1389");
    sc_trace(mVcdFile, add_ln41_8_fu_920_p2, "add_ln41_8_fu_920_p2");
    sc_trace(mVcdFile, add_ln41_8_reg_1394, "add_ln41_8_reg_1394");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter1_state9, "ap_condition_pp0_exit_iter1_state9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten39_phi_fu_258_p4, "ap_phi_mux_indvar_flatten39_phi_fu_258_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_270_p4, "ap_phi_mux_out_d_0_phi_fu_270_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_282_p4, "ap_phi_mux_indvar_flatten_phi_fu_282_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_293_p4, "ap_phi_mux_out_h_0_phi_fu_293_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_304_p4, "ap_phi_mux_out_w_0_phi_fu_304_p4");
    sc_trace(mVcdFile, zext_ln35_2_fu_545_p1, "zext_ln35_2_fu_545_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln35_4_fu_564_p1, "zext_ln35_4_fu_564_p1");
    sc_trace(mVcdFile, zext_ln35_6_fu_603_p1, "zext_ln35_6_fu_603_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln35_7_fu_612_p1, "zext_ln35_7_fu_612_p1");
    sc_trace(mVcdFile, zext_ln35_8_fu_710_p1, "zext_ln35_8_fu_710_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln35_9_fu_719_p1, "zext_ln35_9_fu_719_p1");
    sc_trace(mVcdFile, zext_ln29_fu_730_p1, "zext_ln29_fu_730_p1");
    sc_trace(mVcdFile, zext_ln35_10_fu_770_p1, "zext_ln35_10_fu_770_p1");
    sc_trace(mVcdFile, zext_ln35_11_fu_779_p1, "zext_ln35_11_fu_779_p1");
    sc_trace(mVcdFile, zext_ln35_12_fu_814_p1, "zext_ln35_12_fu_814_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln41_3_fu_936_p1, "zext_ln41_3_fu_936_p1");
    sc_trace(mVcdFile, sext_ln35_13_fu_321_p1, "sext_ln35_13_fu_321_p1");
    sc_trace(mVcdFile, empty_46_fu_345_p1, "empty_46_fu_345_p1");
    sc_trace(mVcdFile, mul_ln5_fu_357_p0, "mul_ln5_fu_357_p0");
    sc_trace(mVcdFile, mul_ln5_fu_357_p1, "mul_ln5_fu_357_p1");
    sc_trace(mVcdFile, mul_ln35_fu_381_p0, "mul_ln35_fu_381_p0");
    sc_trace(mVcdFile, mul_ln35_fu_381_p1, "mul_ln35_fu_381_p1");
    sc_trace(mVcdFile, mul_ln35_fu_381_p2, "mul_ln35_fu_381_p2");
    sc_trace(mVcdFile, mul_ln35_1_fu_424_p0, "mul_ln35_1_fu_424_p0");
    sc_trace(mVcdFile, mul_ln35_1_fu_424_p1, "mul_ln35_1_fu_424_p1");
    sc_trace(mVcdFile, mul_ln35_1_fu_424_p2, "mul_ln35_1_fu_424_p2");
    sc_trace(mVcdFile, tmp_0_0_fu_390_p2, "tmp_0_0_fu_390_p2");
    sc_trace(mVcdFile, icmp_ln24_4_fu_445_p2, "icmp_ln24_4_fu_445_p2");
    sc_trace(mVcdFile, empty_48_fu_463_p2, "empty_48_fu_463_p2");
    sc_trace(mVcdFile, select_ln29_14_fu_429_p3, "select_ln29_14_fu_429_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_481_p2, "tmp_0_0_mid1_fu_481_p2");
    sc_trace(mVcdFile, select_ln29_16_fu_437_p3, "select_ln29_16_fu_437_p3");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_504_p0, "tmp5_0_0_mid2_fu_504_p0");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_504_p1, "tmp5_0_0_mid2_fu_504_p1");
    sc_trace(mVcdFile, tmp5_1_0_mid2_v_v_fu_509_p2, "tmp5_1_0_mid2_v_v_fu_509_p2");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_518_p0, "tmp5_1_0_mid2_fu_518_p0");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_518_p1, "tmp5_1_0_mid2_fu_518_p1");
    sc_trace(mVcdFile, tmp5_2_0_mid2_v_v_fu_523_p2, "tmp5_2_0_mid2_v_v_fu_523_p2");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_532_p0, "tmp5_2_0_mid2_fu_532_p0");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_532_p1, "tmp5_2_0_mid2_fu_532_p1");
    sc_trace(mVcdFile, add_ln35_fu_540_p2, "add_ln35_fu_540_p2");
    sc_trace(mVcdFile, add_ln35_2_fu_559_p2, "add_ln35_2_fu_559_p2");
    sc_trace(mVcdFile, mul_ln41_1_fu_579_p0, "mul_ln41_1_fu_579_p0");
    sc_trace(mVcdFile, mul_ln41_1_fu_579_p1, "mul_ln41_1_fu_579_p1");
    sc_trace(mVcdFile, add_ln35_3_fu_589_p2, "add_ln35_3_fu_589_p2");
    sc_trace(mVcdFile, add_ln35_4_fu_598_p2, "add_ln35_4_fu_598_p2");
    sc_trace(mVcdFile, add_ln35_5_fu_608_p2, "add_ln35_5_fu_608_p2");
    sc_trace(mVcdFile, tmp_s_fu_642_p5, "tmp_s_fu_642_p5");
    sc_trace(mVcdFile, mul_ln35_2_fu_940_p2, "mul_ln35_2_fu_940_p2");
    sc_trace(mVcdFile, tmp_1_fu_667_p5, "tmp_1_fu_667_p5");
    sc_trace(mVcdFile, mul_ln35_3_fu_947_p2, "mul_ln35_3_fu_947_p2");
    sc_trace(mVcdFile, tmp_2_fu_688_p4, "tmp_2_fu_688_p4");
    sc_trace(mVcdFile, tmp_3_fu_697_p4, "tmp_3_fu_697_p4");
    sc_trace(mVcdFile, add_ln35_6_fu_706_p2, "add_ln35_6_fu_706_p2");
    sc_trace(mVcdFile, add_ln35_7_fu_715_p2, "add_ln35_7_fu_715_p2");
    sc_trace(mVcdFile, mul_ln35_4_fu_954_p2, "mul_ln35_4_fu_954_p2");
    sc_trace(mVcdFile, mul_ln35_5_fu_961_p2, "mul_ln35_5_fu_961_p2");
    sc_trace(mVcdFile, add_ln35_8_fu_766_p2, "add_ln35_8_fu_766_p2");
    sc_trace(mVcdFile, add_ln35_9_fu_775_p2, "add_ln35_9_fu_775_p2");
    sc_trace(mVcdFile, mul_ln35_6_fu_968_p2, "mul_ln35_6_fu_968_p2");
    sc_trace(mVcdFile, mul_ln35_7_fu_974_p2, "mul_ln35_7_fu_974_p2");
    sc_trace(mVcdFile, add_ln41_2_fu_823_p2, "add_ln41_2_fu_823_p2");
    sc_trace(mVcdFile, mul_ln41_fu_832_p0, "mul_ln41_fu_832_p0");
    sc_trace(mVcdFile, mul_ln41_fu_832_p1, "mul_ln41_fu_832_p1");
    sc_trace(mVcdFile, mul_ln41_fu_832_p2, "mul_ln41_fu_832_p2");
    sc_trace(mVcdFile, tmp6_fu_836_p2, "tmp6_fu_836_p2");
    sc_trace(mVcdFile, select_ln29_15_fu_841_p3, "select_ln29_15_fu_841_p3");
    sc_trace(mVcdFile, tmp6_mid1_fu_853_p2, "tmp6_mid1_fu_853_p2");
    sc_trace(mVcdFile, select_ln29_17_fu_847_p3, "select_ln29_17_fu_847_p3");
    sc_trace(mVcdFile, mul_ln35_8_fu_980_p2, "mul_ln35_8_fu_980_p2");
    sc_trace(mVcdFile, mul_ln35_9_fu_986_p2, "mul_ln35_9_fu_986_p2");
    sc_trace(mVcdFile, mul_ln35_10_fu_998_p2, "mul_ln35_10_fu_998_p2");
    sc_trace(mVcdFile, add_ln41_6_fu_911_p2, "add_ln41_6_fu_911_p2");
    sc_trace(mVcdFile, add_ln41_7_fu_915_p2, "add_ln41_7_fu_915_p2");
    sc_trace(mVcdFile, add_ln41_5_fu_907_p2, "add_ln41_5_fu_907_p2");
    sc_trace(mVcdFile, add_ln41_4_fu_926_p2, "add_ln41_4_fu_926_p2");
    sc_trace(mVcdFile, mul_ln35_6_fu_968_p1, "mul_ln35_6_fu_968_p1");
    sc_trace(mVcdFile, mul_ln35_7_fu_974_p1, "mul_ln35_7_fu_974_p1");
    sc_trace(mVcdFile, mul_ln35_8_fu_980_p1, "mul_ln35_8_fu_980_p1");
    sc_trace(mVcdFile, mul_ln35_9_fu_986_p1, "mul_ln35_9_fu_986_p1");
    sc_trace(mVcdFile, grp_fu_992_p0, "grp_fu_992_p0");
    sc_trace(mVcdFile, grp_fu_992_p1, "grp_fu_992_p1");
    sc_trace(mVcdFile, grp_fu_992_p2, "grp_fu_992_p2");
    sc_trace(mVcdFile, mul_ln35_10_fu_998_p1, "mul_ln35_10_fu_998_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_992_p10, "grp_fu_992_p10");
    sc_trace(mVcdFile, mul_ln35_1_fu_424_p10, "mul_ln35_1_fu_424_p10");
    sc_trace(mVcdFile, mul_ln35_fu_381_p00, "mul_ln35_fu_381_p00");
    sc_trace(mVcdFile, mul_ln5_fu_357_p00, "mul_ln5_fu_357_p00");
    sc_trace(mVcdFile, mul_ln5_fu_357_p10, "mul_ln5_fu_357_p10");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_504_p10, "tmp5_0_0_mid2_fu_504_p10");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_518_p10, "tmp5_1_0_mid2_fu_518_p10");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_532_p10, "tmp5_2_0_mid2_fu_532_p10");
#endif

    }
}

depthwise_conv2d_fix_2::~depthwise_conv2d_fix_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_32_16_1_1_x_U41;
    delete network_mux_32_16_1_1_x_U42;
    delete network_mux_32_16_1_1_x_U43;
    delete network_mux_32_16_1_1_x_U44;
    delete network_mul_mul_16s_16s_30_1_1_U45;
    delete network_mul_mul_16s_16s_30_1_1_U46;
    delete network_mul_mul_16s_16s_30_1_1_U47;
    delete network_mul_mul_16s_16s_30_1_1_U48;
    delete network_mul_mul_16s_16s_30_1_1_U49;
    delete network_mul_mul_16s_16s_30_1_1_U50;
    delete network_mul_mul_16s_16s_30_1_1_U51;
    delete network_mul_mul_16s_16s_30_1_1_U52;
    delete network_mac_muladd_6ns_9ns_5ns_14_1_1_U53;
    delete network_mul_mul_16s_16s_30_1_1_U54;
}

void depthwise_conv2d_fix_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                     esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && 
                     esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter1_state9.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter1_state9.read()) && 
             ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
               esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
              (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
               esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter0.read();
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten39_reg_254 = add_ln22_reg_1248.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten39_reg_254 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_278 = select_ln23_1_reg_1299.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_278 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_d_0_reg_266 = select_ln29_13_reg_1208.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_266 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_289 = select_ln23_reg_1253.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_289 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_300 = out_w_reg_1192.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_300 = ap_const_lv5_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_311 = input_r_q0.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_311 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()))) {
        reg_316 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_316 = input_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln22_reg_1248 = add_ln22_fu_617_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_fu_396_p2.read()))) {
        add_ln23_5_reg_1130 = add_ln23_5_fu_495_p2.read();
        icmp_ln23_reg_1082 = icmp_ln23_fu_407_p2.read();
        out_d_reg_1077 = out_d_fu_401_p2.read();
        out_h_reg_1106 = out_h_fu_457_p2.read();
        out_w_0_mid2_reg_1111 = out_w_0_mid2_fu_469_p3.read();
        select_ln29_18_reg_1100 = select_ln29_18_fu_450_p3.read();
        select_ln29_reg_1090 = select_ln29_fu_412_p3.read();
        tmp5_0_0_mid2_v_v_reg_1123 = tmp5_0_0_mid2_v_v_fu_487_p3.read();
        zext_ln35_3_cast_mid_reg_1118 = zext_ln35_3_cast_mid_fu_477_p1.read();
        zext_ln41_2_reg_1095 = zext_ln41_2_fu_420_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0))) {
        add_ln29_reg_1227 = add_ln29_fu_583_p2.read();
        mul_ln41_1_reg_1221 = mul_ln41_1_fu_579_p2.read();
        trunc_ln29_reg_1214 = trunc_ln29_fu_575_p1.read();
        zext_ln35_5_reg_1232 = zext_ln35_5_fu_594_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln35_10_reg_1339 = add_ln35_10_fu_784_p2.read();
        sext_ln35_5_reg_1309 = sext_ln35_5_fu_738_p1.read();
        sext_ln35_7_reg_1319 = sext_ln35_7_fu_754_p1.read();
        trunc_ln41_1_reg_1314 = mul_ln35_4_fu_954_p2.read().range(29, 14);
        trunc_ln41_2_reg_1324 = mul_ln35_5_fu_961_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()))) {
        add_ln41_1_reg_1359 = add_ln41_1_fu_818_p2.read();
        add_ln41_3_reg_1364 = add_ln41_3_fu_827_p2.read();
        trunc_ln41_3_reg_1344 = mul_ln35_6_fu_968_p2.read().range(29, 14);
        trunc_ln41_4_reg_1349 = mul_ln35_7_fu_974_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()))) {
        add_ln41_8_reg_1394 = add_ln41_8_fu_920_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()))) {
        add_ln41_reg_1389 = grp_fu_992_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1043 = empty_fu_341_p1.read();
        icmp_ln24_reg_1058 = icmp_ln24_fu_371_p2.read();
        mul_ln5_reg_1048 = mul_ln5_fu_357_p2.read();
        tmp_4_reg_1053 = tmp_4_fu_363_p3.read();
        zext_ln35_1_cast14_reg_1025 = zext_ln35_1_cast14_fu_329_p1.read();
        zext_ln35_reg_1019 = zext_ln35_fu_325_p1.read();
        zext_ln41_1_cast_reg_1038 = zext_ln41_1_cast_fu_337_p1.read();
        zext_ln41_reg_1032 = zext_ln41_fu_333_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln22_reg_1073 = icmp_ln22_fu_396_p2.read();
        icmp_ln22_reg_1073_pp0_iter1_reg = icmp_ln22_reg_1073.read();
        icmp_ln23_reg_1082_pp0_iter1_reg = icmp_ln23_reg_1082.read();
        select_ln29_18_reg_1100_pp0_iter1_reg = select_ln29_18_reg_1100.read();
        zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg = zext_ln35_3_cast_mid_reg_1118.read();
        zext_ln35_3_cast_reg_1068 = zext_ln35_3_cast_fu_386_p1.read();
        zext_ln35_3_cast_reg_1068_pp0_iter1_reg = zext_ln35_3_cast_reg_1068.read();
        zext_ln41_1_reg_1063 = zext_ln41_1_fu_377_p1.read();
        zext_ln41_1_reg_1063_pp0_iter1_reg = zext_ln41_1_reg_1063.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        kernel1_load_reg_1157 = kernel1_q0.read();
        kernel2_load_reg_1165 = kernel2_q0.read();
        kernel_load_reg_1149 = kernel_q0.read();
        tmp5_0_0_mid2_reg_1135 = tmp5_0_0_mid2_fu_504_p2.read();
        tmp5_1_0_mid2_reg_1142 = tmp5_1_0_mid2_fu_518_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        out_w_reg_1192 = out_w_fu_550_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        select_ln23_1_reg_1299 = select_ln23_1_fu_724_p3.read();
        select_ln23_reg_1253 = select_ln23_fu_633_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0))) {
        select_ln29_13_reg_1208 = select_ln29_13_fu_569_p3.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        sext_ln35_1_reg_1258 = sext_ln35_1_fu_650_p1.read();
        sext_ln35_3_reg_1269 = sext_ln35_3_fu_675_p1.read();
        tmp_2_reg_1279 = tmp_2_fu_688_p5.read();
        tmp_3_reg_1284 = tmp_3_fu_697_p5.read();
        trunc_ln41_s_reg_1274 = mul_ln35_3_fu_947_p2.read().range(29, 14);
        trunc_ln_reg_1264 = mul_ln35_2_fu_940_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp5_2_0_mid2_reg_1173 = tmp5_2_0_mid2_fu_532_p2.read();
        zext_ln35_1_reg_1180 = zext_ln35_1_fu_537_p1.read();
        zext_ln35_3_reg_1197 = zext_ln35_3_fu_555_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp7_mid2_v_v_reg_1369 = tmp7_mid2_v_v_fu_858_p3.read();
        trunc_ln41_5_reg_1374 = mul_ln35_8_fu_980_p2.read().range(29, 14);
        trunc_ln41_6_reg_1379 = mul_ln35_9_fu_986_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()))) {
        trunc_ln41_7_reg_1384 = mul_ln35_10_fu_998_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        zext_ln35_1_reg_1180_pp0_iter1_reg = zext_ln35_1_reg_1180.read();
    }
}

void depthwise_conv2d_fix_2::thread_add_ln22_fu_617_p2() {
    add_ln22_fu_617_p2 = (!indvar_flatten39_reg_254.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten39_reg_254.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void depthwise_conv2d_fix_2::thread_add_ln23_5_fu_495_p2() {
    add_ln23_5_fu_495_p2 = (!ap_const_lv10_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_282_p4.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(ap_phi_mux_indvar_flatten_phi_fu_282_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln29_fu_583_p2() {
    add_ln29_fu_583_p2 = (!ap_const_lv2_1.is_01() || !trunc_ln29_fu_575_p1.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(trunc_ln29_fu_575_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_10_fu_784_p2() {
    add_ln35_10_fu_784_p2 = (!tmp5_2_0_mid2_reg_1173.read().is_01() || !zext_ln35_5_reg_1232.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_2_0_mid2_reg_1173.read()) + sc_biguint<14>(zext_ln35_5_reg_1232.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_2_fu_559_p2() {
    add_ln35_2_fu_559_p2 = (!tmp5_0_0_mid2_reg_1135.read().is_01() || !zext_ln35_3_fu_555_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_0_0_mid2_reg_1135.read()) + sc_biguint<14>(zext_ln35_3_fu_555_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_3_fu_589_p2() {
    add_ln35_3_fu_589_p2 = (!ap_const_lv5_2.is_01() || !out_w_0_mid2_reg_1111.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_2) + sc_biguint<5>(out_w_0_mid2_reg_1111.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_4_fu_598_p2() {
    add_ln35_4_fu_598_p2 = (!tmp5_0_0_mid2_reg_1135.read().is_01() || !zext_ln35_5_fu_594_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_0_0_mid2_reg_1135.read()) + sc_biguint<14>(zext_ln35_5_fu_594_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_5_fu_608_p2() {
    add_ln35_5_fu_608_p2 = (!tmp5_1_0_mid2_reg_1142.read().is_01() || !zext_ln35_1_reg_1180.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_1_0_mid2_reg_1142.read()) + sc_biguint<14>(zext_ln35_1_reg_1180.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_6_fu_706_p2() {
    add_ln35_6_fu_706_p2 = (!tmp5_1_0_mid2_reg_1142.read().is_01() || !zext_ln35_3_reg_1197.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_1_0_mid2_reg_1142.read()) + sc_biguint<14>(zext_ln35_3_reg_1197.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_7_fu_715_p2() {
    add_ln35_7_fu_715_p2 = (!tmp5_1_0_mid2_reg_1142.read().is_01() || !zext_ln35_5_reg_1232.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_1_0_mid2_reg_1142.read()) + sc_biguint<14>(zext_ln35_5_reg_1232.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_8_fu_766_p2() {
    add_ln35_8_fu_766_p2 = (!tmp5_2_0_mid2_reg_1173.read().is_01() || !zext_ln35_1_reg_1180.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_2_0_mid2_reg_1173.read()) + sc_biguint<14>(zext_ln35_1_reg_1180.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_9_fu_775_p2() {
    add_ln35_9_fu_775_p2 = (!tmp5_2_0_mid2_reg_1173.read().is_01() || !zext_ln35_3_reg_1197.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_2_0_mid2_reg_1173.read()) + sc_biguint<14>(zext_ln35_3_reg_1197.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln35_fu_540_p2() {
    add_ln35_fu_540_p2 = (!tmp5_0_0_mid2_reg_1135.read().is_01() || !zext_ln35_1_fu_537_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_0_0_mid2_reg_1135.read()) + sc_biguint<14>(zext_ln35_1_fu_537_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_1_fu_818_p2() {
    add_ln41_1_fu_818_p2 = (!bias_q0.read().is_01() || !trunc_ln_reg_1264.read().is_01())? sc_lv<16>(): (sc_biguint<16>(bias_q0.read()) + sc_biguint<16>(trunc_ln_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_2_fu_823_p2() {
    add_ln41_2_fu_823_p2 = (!trunc_ln41_1_reg_1314.read().is_01() || !trunc_ln41_2_reg_1324.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln41_1_reg_1314.read()) + sc_biguint<16>(trunc_ln41_2_reg_1324.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_3_fu_827_p2() {
    add_ln41_3_fu_827_p2 = (!add_ln41_2_fu_823_p2.read().is_01() || !trunc_ln41_s_reg_1274.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln41_2_fu_823_p2.read()) + sc_biguint<16>(trunc_ln41_s_reg_1274.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_4_fu_926_p2() {
    add_ln41_4_fu_926_p2 = (!add_ln41_3_reg_1364.read().is_01() || !add_ln41_1_reg_1359.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln41_3_reg_1364.read()) + sc_biguint<16>(add_ln41_1_reg_1359.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_5_fu_907_p2() {
    add_ln41_5_fu_907_p2 = (!trunc_ln41_3_reg_1344.read().is_01() || !trunc_ln41_4_reg_1349.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln41_3_reg_1344.read()) + sc_biguint<16>(trunc_ln41_4_reg_1349.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_6_fu_911_p2() {
    add_ln41_6_fu_911_p2 = (!trunc_ln41_6_reg_1379.read().is_01() || !trunc_ln41_7_reg_1384.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln41_6_reg_1379.read()) + sc_biguint<16>(trunc_ln41_7_reg_1384.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_7_fu_915_p2() {
    add_ln41_7_fu_915_p2 = (!add_ln41_6_fu_911_p2.read().is_01() || !trunc_ln41_5_reg_1374.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln41_6_fu_911_p2.read()) + sc_biguint<16>(trunc_ln41_5_reg_1374.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln41_8_fu_920_p2() {
    add_ln41_8_fu_920_p2 = (!add_ln41_7_fu_915_p2.read().is_01() || !add_ln41_5_fu_907_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln41_7_fu_915_p2.read()) + sc_biguint<16>(add_ln41_5_fu_907_p2.read()));
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_condition_pp0_exit_iter1_state9() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
        ap_condition_pp0_exit_iter1_state9 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter1_state9 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten39_phi_fu_258_p4 = add_ln22_reg_1248.read();
    } else {
        ap_phi_mux_indvar_flatten39_phi_fu_258_p4 = indvar_flatten39_reg_254.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_282_p4 = select_ln23_1_reg_1299.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_282_p4 = indvar_flatten_reg_278.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_d_0_phi_fu_270_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_270_p4 = select_ln29_13_reg_1208.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_270_p4 = out_d_0_reg_266.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_h_0_phi_fu_293_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_293_p4 = select_ln23_reg_1253.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_293_p4 = out_h_0_reg_289.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_w_0_phi_fu_304_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln22_reg_1073.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_304_p4 = out_w_reg_1192.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_304_p4 = out_w_0_reg_300.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_bias_address0() {
    bias_address0 =  (sc_lv<4>) (zext_ln29_fu_730_p1.read());
}

void depthwise_conv2d_fix_2::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_empty_46_fu_345_p1() {
    empty_46_fu_345_p1 = output_height.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_empty_48_fu_463_p2() {
    empty_48_fu_463_p2 = (select_ln29_18_fu_450_p3.read() | icmp_ln23_fu_407_p2.read());
}

void depthwise_conv2d_fix_2::thread_empty_fu_341_p1() {
    empty_fu_341_p1 = output_width.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_grp_fu_992_p0() {
    grp_fu_992_p0 =  (sc_lv<6>) (zext_ln41_1_cast_reg_1038.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_992_p1() {
    grp_fu_992_p1 =  (sc_lv<9>) (grp_fu_992_p10.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_992_p10() {
    grp_fu_992_p10 = esl_zext<14,9>(tmp7_mid2_v_v_reg_1369.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_992_p2() {
    grp_fu_992_p2 =  (sc_lv<5>) (zext_ln35_1_reg_1180_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln22_fu_396_p2() {
    icmp_ln22_fu_396_p2 = (!ap_phi_mux_indvar_flatten39_phi_fu_258_p4.read().is_01() || !tmp_4_reg_1053.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten39_phi_fu_258_p4.read() == tmp_4_reg_1053.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln23_fu_407_p2() {
    icmp_ln23_fu_407_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_282_p4.read().is_01() || !mul_ln5_reg_1048.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_282_p4.read() == mul_ln5_reg_1048.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln24_4_fu_445_p2() {
    icmp_ln24_4_fu_445_p2 = (!ap_phi_mux_out_w_0_phi_fu_304_p4.read().is_01() || !empty_reg_1043.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_304_p4.read() == empty_reg_1043.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln24_fu_371_p2() {
    icmp_ln24_fu_371_p2 = (!empty_fu_341_p1.read().is_01() || !ap_const_lv5_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_341_p1.read() == ap_const_lv5_0);
}

void depthwise_conv2d_fix_2::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln35_12_fu_814_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln35_10_fu_770_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln35_9_fu_719_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln35_7_fu_612_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln35_4_fu_564_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln35_11_fu_779_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln35_8_fu_710_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln35_6_fu_603_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln35_2_fu_545_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel1_address0() {
    kernel1_address0 =  (sc_lv<6>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_2::thread_kernel1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel1_ce0 = ap_const_logic_1;
    } else {
        kernel1_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel2_address0() {
    kernel2_address0 =  (sc_lv<6>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_2::thread_kernel2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel2_ce0 = ap_const_logic_1;
    } else {
        kernel2_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address0() {
    kernel_address0 =  (sc_lv<6>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_2::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_mul_ln35_10_fu_998_p1() {
    mul_ln35_10_fu_998_p1 =  (sc_lv<16>) (sext_ln35_1_reg_1258.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_1_fu_424_p0() {
    mul_ln35_1_fu_424_p0 =  (sc_lv<7>) (zext_ln35_reg_1019.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_1_fu_424_p1() {
    mul_ln35_1_fu_424_p1 =  (sc_lv<5>) (mul_ln35_1_fu_424_p10.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_1_fu_424_p10() {
    mul_ln35_1_fu_424_p10 = esl_zext<9,5>(out_d_fu_401_p2.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_1_fu_424_p2() {
    mul_ln35_1_fu_424_p2 = (!mul_ln35_1_fu_424_p0.read().is_01() || !mul_ln35_1_fu_424_p1.read().is_01())? sc_lv<9>(): sc_biguint<7>(mul_ln35_1_fu_424_p0.read()) * sc_biguint<5>(mul_ln35_1_fu_424_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_6_fu_968_p1() {
    mul_ln35_6_fu_968_p1 =  (sc_lv<16>) (sext_ln35_1_reg_1258.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_7_fu_974_p1() {
    mul_ln35_7_fu_974_p1 =  (sc_lv<16>) (sext_ln35_3_reg_1269.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_8_fu_980_p1() {
    mul_ln35_8_fu_980_p1 =  (sc_lv<16>) (sext_ln35_5_reg_1309.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_9_fu_986_p1() {
    mul_ln35_9_fu_986_p1 =  (sc_lv<16>) (sext_ln35_7_reg_1319.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_fu_381_p0() {
    mul_ln35_fu_381_p0 =  (sc_lv<5>) (mul_ln35_fu_381_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_fu_381_p00() {
    mul_ln35_fu_381_p00 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_270_p4.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_fu_381_p1() {
    mul_ln35_fu_381_p1 =  (sc_lv<7>) (zext_ln35_reg_1019.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln35_fu_381_p2() {
    mul_ln35_fu_381_p2 = (!mul_ln35_fu_381_p0.read().is_01() || !mul_ln35_fu_381_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln35_fu_381_p0.read()) * sc_biguint<7>(mul_ln35_fu_381_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln41_1_fu_579_p0() {
    mul_ln41_1_fu_579_p0 =  (sc_lv<6>) (zext_ln41_reg_1032.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln41_1_fu_579_p1() {
    mul_ln41_1_fu_579_p1 =  (sc_lv<5>) (zext_ln41_2_reg_1095.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln41_1_fu_579_p2() {
    mul_ln41_1_fu_579_p2 = (!mul_ln41_1_fu_579_p0.read().is_01() || !mul_ln41_1_fu_579_p1.read().is_01())? sc_lv<9>(): sc_biguint<6>(mul_ln41_1_fu_579_p0.read()) * sc_biguint<5>(mul_ln41_1_fu_579_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln41_fu_832_p0() {
    mul_ln41_fu_832_p0 =  (sc_lv<5>) (zext_ln41_1_reg_1063_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln41_fu_832_p1() {
    mul_ln41_fu_832_p1 =  (sc_lv<6>) (zext_ln41_reg_1032.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln41_fu_832_p2() {
    mul_ln41_fu_832_p2 = (!mul_ln41_fu_832_p0.read().is_01() || !mul_ln41_fu_832_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln41_fu_832_p0.read()) * sc_biguint<6>(mul_ln41_fu_832_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_357_p0() {
    mul_ln5_fu_357_p0 =  (sc_lv<5>) (mul_ln5_fu_357_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_357_p00() {
    mul_ln5_fu_357_p00 = esl_zext<10,5>(empty_46_fu_345_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_357_p1() {
    mul_ln5_fu_357_p1 =  (sc_lv<5>) (mul_ln5_fu_357_p10.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_357_p10() {
    mul_ln5_fu_357_p10 = esl_zext<10,5>(empty_fu_341_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_357_p2() {
    mul_ln5_fu_357_p2 = (!mul_ln5_fu_357_p0.read().is_01() || !mul_ln5_fu_357_p1.read().is_01())? sc_lv<10>(): sc_biguint<5>(mul_ln5_fu_357_p0.read()) * sc_biguint<5>(mul_ln5_fu_357_p1.read());
}

void depthwise_conv2d_fix_2::thread_out_d_fu_401_p2() {
    out_d_fu_401_p2 = (!ap_const_lv5_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_270_p4.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(ap_phi_mux_out_d_0_phi_fu_270_p4.read()));
}

void depthwise_conv2d_fix_2::thread_out_h_fu_457_p2() {
    out_h_fu_457_p2 = (!ap_const_lv5_1.is_01() || !select_ln29_fu_412_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln29_fu_412_p3.read()));
}

void depthwise_conv2d_fix_2::thread_out_w_0_mid2_fu_469_p3() {
    out_w_0_mid2_fu_469_p3 = (!empty_48_fu_463_p2.read()[0].is_01())? sc_lv<5>(): ((empty_48_fu_463_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_w_0_phi_fu_304_p4.read());
}

void depthwise_conv2d_fix_2::thread_out_w_fu_550_p2() {
    out_w_fu_550_p2 = (!ap_const_lv5_1.is_01() || !out_w_0_mid2_reg_1111.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(out_w_0_mid2_reg_1111.read()));
}

void depthwise_conv2d_fix_2::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln41_3_fu_936_p1.read());
}

void depthwise_conv2d_fix_2::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_output_r_d0() {
    output_r_d0 = (!add_ln41_8_reg_1394.read().is_01() || !add_ln41_4_fu_926_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln41_8_reg_1394.read()) + sc_biguint<16>(add_ln41_4_fu_926_p2.read()));
}

void depthwise_conv2d_fix_2::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1073_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_select_ln23_1_fu_724_p3() {
    select_ln23_1_fu_724_p3 = (!icmp_ln23_reg_1082.read()[0].is_01())? sc_lv<10>(): ((icmp_ln23_reg_1082.read()[0].to_bool())? ap_const_lv10_1: add_ln23_5_reg_1130.read());
}

void depthwise_conv2d_fix_2::thread_select_ln23_fu_633_p3() {
    select_ln23_fu_633_p3 = (!select_ln29_18_reg_1100.read()[0].is_01())? sc_lv<5>(): ((select_ln29_18_reg_1100.read()[0].to_bool())? out_h_reg_1106.read(): select_ln29_reg_1090.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_13_fu_569_p3() {
    select_ln29_13_fu_569_p3 = (!icmp_ln23_reg_1082.read()[0].is_01())? sc_lv<5>(): ((icmp_ln23_reg_1082.read()[0].to_bool())? out_d_reg_1077.read(): out_d_0_reg_266.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_14_fu_429_p3() {
    select_ln29_14_fu_429_p3 = (!icmp_ln23_fu_407_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln23_fu_407_p2.read()[0].to_bool())? mul_ln35_1_fu_424_p2.read(): mul_ln35_fu_381_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_15_fu_841_p3() {
    select_ln29_15_fu_841_p3 = (!icmp_ln23_reg_1082_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln23_reg_1082_pp0_iter1_reg.read()[0].to_bool())? mul_ln41_1_reg_1221.read(): mul_ln41_fu_832_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_16_fu_437_p3() {
    select_ln29_16_fu_437_p3 = (!icmp_ln23_fu_407_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln23_fu_407_p2.read()[0].to_bool())? mul_ln35_1_fu_424_p2.read(): tmp_0_0_fu_390_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_17_fu_847_p3() {
    select_ln29_17_fu_847_p3 = (!icmp_ln23_reg_1082_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln23_reg_1082_pp0_iter1_reg.read()[0].to_bool())? mul_ln41_1_reg_1221.read(): tmp6_fu_836_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_18_fu_450_p3() {
    select_ln29_18_fu_450_p3 = (!icmp_ln23_fu_407_p2.read()[0].is_01())? sc_lv<1>(): ((icmp_ln23_fu_407_p2.read()[0].to_bool())? icmp_ln24_reg_1058.read(): icmp_ln24_4_fu_445_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln29_fu_412_p3() {
    select_ln29_fu_412_p3 = (!icmp_ln23_fu_407_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln23_fu_407_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_h_0_phi_fu_293_p4.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln35_13_fu_321_p1() {
    sext_ln35_13_fu_321_p1 = esl_sext<7,6>(input_width.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln35_1_fu_650_p1() {
    sext_ln35_1_fu_650_p1 = esl_sext<30,16>(tmp_s_fu_642_p5.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln35_3_fu_675_p1() {
    sext_ln35_3_fu_675_p1 = esl_sext<30,16>(tmp_1_fu_667_p5.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln35_5_fu_738_p1() {
    sext_ln35_5_fu_738_p1 = esl_sext<30,16>(tmp_2_reg_1279.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln35_7_fu_754_p1() {
    sext_ln35_7_fu_754_p1 = esl_sext<30,16>(tmp_3_reg_1284.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_504_p0() {
    tmp5_0_0_mid2_fu_504_p0 =  (sc_lv<7>) (zext_ln35_1_cast14_reg_1025.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_504_p1() {
    tmp5_0_0_mid2_fu_504_p1 =  (sc_lv<9>) (tmp5_0_0_mid2_fu_504_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_504_p10() {
    tmp5_0_0_mid2_fu_504_p10 = esl_zext<14,9>(tmp5_0_0_mid2_v_v_reg_1123.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_504_p2() {
    tmp5_0_0_mid2_fu_504_p2 = (!tmp5_0_0_mid2_fu_504_p0.read().is_01() || !tmp5_0_0_mid2_fu_504_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp5_0_0_mid2_fu_504_p0.read()) * sc_biguint<9>(tmp5_0_0_mid2_fu_504_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_v_v_fu_487_p3() {
    tmp5_0_0_mid2_v_v_fu_487_p3 = (!select_ln29_18_fu_450_p3.read()[0].is_01())? sc_lv<9>(): ((select_ln29_18_fu_450_p3.read()[0].to_bool())? tmp_0_0_mid1_fu_481_p2.read(): select_ln29_16_fu_437_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_518_p0() {
    tmp5_1_0_mid2_fu_518_p0 =  (sc_lv<7>) (zext_ln35_1_cast14_reg_1025.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_518_p1() {
    tmp5_1_0_mid2_fu_518_p1 =  (sc_lv<9>) (tmp5_1_0_mid2_fu_518_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_518_p10() {
    tmp5_1_0_mid2_fu_518_p10 = esl_zext<14,9>(tmp5_1_0_mid2_v_v_fu_509_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_518_p2() {
    tmp5_1_0_mid2_fu_518_p2 = (!tmp5_1_0_mid2_fu_518_p0.read().is_01() || !tmp5_1_0_mid2_fu_518_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp5_1_0_mid2_fu_518_p0.read()) * sc_biguint<9>(tmp5_1_0_mid2_fu_518_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_v_v_fu_509_p2() {
    tmp5_1_0_mid2_v_v_fu_509_p2 = (!ap_const_lv9_1.is_01() || !tmp5_0_0_mid2_v_v_reg_1123.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_1) + sc_biguint<9>(tmp5_0_0_mid2_v_v_reg_1123.read()));
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_532_p0() {
    tmp5_2_0_mid2_fu_532_p0 =  (sc_lv<7>) (zext_ln35_1_cast14_reg_1025.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_532_p1() {
    tmp5_2_0_mid2_fu_532_p1 =  (sc_lv<9>) (tmp5_2_0_mid2_fu_532_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_532_p10() {
    tmp5_2_0_mid2_fu_532_p10 = esl_zext<14,9>(tmp5_2_0_mid2_v_v_fu_523_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_532_p2() {
    tmp5_2_0_mid2_fu_532_p2 = (!tmp5_2_0_mid2_fu_532_p0.read().is_01() || !tmp5_2_0_mid2_fu_532_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp5_2_0_mid2_fu_532_p0.read()) * sc_biguint<9>(tmp5_2_0_mid2_fu_532_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_v_v_fu_523_p2() {
    tmp5_2_0_mid2_v_v_fu_523_p2 = (!ap_const_lv9_2.is_01() || !tmp5_0_0_mid2_v_v_reg_1123.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_2) + sc_biguint<9>(tmp5_0_0_mid2_v_v_reg_1123.read()));
}

void depthwise_conv2d_fix_2::thread_tmp6_fu_836_p2() {
    tmp6_fu_836_p2 = (!mul_ln41_fu_832_p2.read().is_01() || !zext_ln35_3_cast_reg_1068_pp0_iter1_reg.read().is_01())? sc_lv<9>(): (sc_biguint<9>(mul_ln41_fu_832_p2.read()) + sc_biguint<9>(zext_ln35_3_cast_reg_1068_pp0_iter1_reg.read()));
}

void depthwise_conv2d_fix_2::thread_tmp6_mid1_fu_853_p2() {
    tmp6_mid1_fu_853_p2 = (!zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg.read().is_01() || !select_ln29_15_fu_841_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg.read()) + sc_biguint<9>(select_ln29_15_fu_841_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp7_mid2_v_v_fu_858_p3() {
    tmp7_mid2_v_v_fu_858_p3 = (!select_ln29_18_reg_1100_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((select_ln29_18_reg_1100_pp0_iter1_reg.read()[0].to_bool())? tmp6_mid1_fu_853_p2.read(): select_ln29_17_fu_847_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_fu_390_p2() {
    tmp_0_0_fu_390_p2 = (!mul_ln35_fu_381_p2.read().is_01() || !zext_ln35_3_cast_fu_386_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(mul_ln35_fu_381_p2.read()) + sc_biguint<9>(zext_ln35_3_cast_fu_386_p1.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_mid1_fu_481_p2() {
    tmp_0_0_mid1_fu_481_p2 = (!zext_ln35_3_cast_mid_fu_477_p1.read().is_01() || !select_ln29_14_fu_429_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln35_3_cast_mid_fu_477_p1.read()) + sc_biguint<9>(select_ln29_14_fu_429_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_2_fu_688_p4() {
    tmp_2_fu_688_p4 = (trunc_ln29_reg_1214.read() ^ ap_const_lv2_2);
}

void depthwise_conv2d_fix_2::thread_tmp_3_fu_697_p4() {
    tmp_3_fu_697_p4 = (!ap_const_lv2_3.is_01() || !trunc_ln29_reg_1214.read().is_01())? sc_lv<2>(): (sc_bigint<2>(ap_const_lv2_3) + sc_biguint<2>(trunc_ln29_reg_1214.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_4_fu_363_p3() {
    tmp_4_fu_363_p3 = esl_concat<10,4>(mul_ln5_fu_357_p2.read(), ap_const_lv4_0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln29_fu_575_p1() {
    trunc_ln29_fu_575_p1 = select_ln29_13_fu_569_p3.read().range(2-1, 0);
}

void depthwise_conv2d_fix_2::thread_zext_ln29_fu_730_p1() {
    zext_ln29_fu_730_p1 = esl_zext<64,5>(select_ln29_13_reg_1208.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_10_fu_770_p1() {
    zext_ln35_10_fu_770_p1 = esl_zext<64,14>(add_ln35_8_fu_766_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_11_fu_779_p1() {
    zext_ln35_11_fu_779_p1 = esl_zext<64,14>(add_ln35_9_fu_775_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_12_fu_814_p1() {
    zext_ln35_12_fu_814_p1 = esl_zext<64,14>(add_ln35_10_reg_1339.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_1_cast14_fu_329_p1() {
    zext_ln35_1_cast14_fu_329_p1 = esl_zext<14,7>(sext_ln35_13_fu_321_p1.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_1_fu_537_p1() {
    zext_ln35_1_fu_537_p1 = esl_zext<14,5>(out_w_0_mid2_reg_1111.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_2_fu_545_p1() {
    zext_ln35_2_fu_545_p1 = esl_zext<64,14>(add_ln35_fu_540_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_3_cast_fu_386_p1() {
    zext_ln35_3_cast_fu_386_p1 = esl_zext<9,5>(ap_phi_mux_out_h_0_phi_fu_293_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_3_cast_mid_fu_477_p1() {
    zext_ln35_3_cast_mid_fu_477_p1 = esl_zext<9,5>(out_h_fu_457_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_3_fu_555_p1() {
    zext_ln35_3_fu_555_p1 = esl_zext<14,5>(out_w_fu_550_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_4_fu_564_p1() {
    zext_ln35_4_fu_564_p1 = esl_zext<64,14>(add_ln35_2_fu_559_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_5_fu_594_p1() {
    zext_ln35_5_fu_594_p1 = esl_zext<14,5>(add_ln35_3_fu_589_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_6_fu_603_p1() {
    zext_ln35_6_fu_603_p1 = esl_zext<64,14>(add_ln35_4_fu_598_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_7_fu_612_p1() {
    zext_ln35_7_fu_612_p1 = esl_zext<64,14>(add_ln35_5_fu_608_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_8_fu_710_p1() {
    zext_ln35_8_fu_710_p1 = esl_zext<64,14>(add_ln35_6_fu_706_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_9_fu_719_p1() {
    zext_ln35_9_fu_719_p1 = esl_zext<64,14>(add_ln35_7_fu_715_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln35_fu_325_p1() {
    zext_ln35_fu_325_p1 = esl_zext<9,7>(input_height.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln41_1_cast_fu_337_p1() {
    zext_ln41_1_cast_fu_337_p1 = esl_zext<14,6>(output_width.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln41_1_fu_377_p1() {
    zext_ln41_1_fu_377_p1 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_270_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln41_2_fu_420_p1() {
    zext_ln41_2_fu_420_p1 = esl_zext<9,5>(out_d_fu_401_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln41_3_fu_936_p1() {
    zext_ln41_3_fu_936_p1 = esl_zext<64,14>(add_ln41_reg_1389.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln41_fu_333_p1() {
    zext_ln41_fu_333_p1 = esl_zext<9,6>(output_height.read());
}

void depthwise_conv2d_fix_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

