// Seed: 1056025000
module module_0 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
  assign id_1 = id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd45
) (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wire _id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11,
    output wire id_12,
    input tri0 id_13,
    input supply1 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  wire [id_8 : 1] id_17;
  logic id_18, id_19;
endmodule
