
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.11.634
   Kernels:                krnl_ro_rtl
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          4d787a5e-edf2-3db1-faaf-d6fbed416943
   UUID (IINTF):           194a2bb6ba20ee1870f9c56330d365fc
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u2
   Name:                   gen3x4_xdma_gc_2
   Version:                202110.1
   Generated Version:      Vivado 2021.1 (SW Build: 3198056)
   Created:                Thu May  6 14:16:19 2021
   FPGA Device:            xcku15p
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:u2:1.0
   Board Part:             xilinx.com:u2:part0:1.0
   Platform VBNV:          xilinx_u2_gen3x4_xdma_gc_2_202110_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 296 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x100000000
   Bank Used:    Yes

   Name:         plram
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x4100000000
   Address Size: 0x8000
   Bank Used:    No
==============================================================================
Kernel: krnl_ro_rtl

Definition
----------
   Signature: krnl_ro_rtl (void* a, void* b, ap_uint<32> length_r, void* ro_in, void* ro_out)

Ports
-----
   Port:          m_axi_gmem
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_ro_rtl_1
   Base Address: 0x1810000

   Argument:          a
   Register Offset:   0x10
   Port:              m_axi_gmem
   Memory:            bank0 (MEM_DDR4)

   Argument:          b
   Register Offset:   0x1c
   Port:              m_axi_gmem
   Memory:            bank0 (MEM_DDR4)

   Argument:          length_r
   Register Offset:   0x28
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          ro_in
   Register Offset:   0x30
   Port:              m_axi_gmem
   Memory:            bank0 (MEM_DDR4)

   Argument:          ro_out
   Register Offset:   0x3c
   Port:              m_axi_gmem
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --input_files _x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xo --link --optimize 0 --output ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin --platform xilinx_u2_gen3x4_xdma_gc_2_202110_1 --report_level 0 --save-temps --target hw --temp_dir ./_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1 
   Options:       --input_files _x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xo
                  --link
                  --optimize 0
                  --output ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin
                  --platform xilinx_u2_gen3x4_xdma_gc_2_202110_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
