// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_exh_fsm_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        msnTable2rxExh_rsp_dout,
        msnTable2rxExh_rsp_num_data_valid,
        msnTable2rxExh_rsp_fifo_cap,
        msnTable2rxExh_rsp_empty_n,
        msnTable2rxExh_rsp_read,
        exh_lengthFifo_dout,
        exh_lengthFifo_num_data_valid,
        exh_lengthFifo_fifo_cap,
        exh_lengthFifo_empty_n,
        exh_lengthFifo_read,
        retrans2rx_init_dout,
        retrans2rx_init_num_data_valid,
        retrans2rx_init_fifo_cap,
        retrans2rx_init_empty_n,
        retrans2rx_init_read,
        rx_fsm2exh_MetaFifo_dout,
        rx_fsm2exh_MetaFifo_num_data_valid,
        rx_fsm2exh_MetaFifo_fifo_cap,
        rx_fsm2exh_MetaFifo_empty_n,
        rx_fsm2exh_MetaFifo_read,
        rx_drop2exhFsm_MetaFifo_dout,
        rx_drop2exhFsm_MetaFifo_num_data_valid,
        rx_drop2exhFsm_MetaFifo_fifo_cap,
        rx_drop2exhFsm_MetaFifo_empty_n,
        rx_drop2exhFsm_MetaFifo_read,
        rx2retrans_req_din,
        rx2retrans_req_num_data_valid,
        rx2retrans_req_fifo_cap,
        rx2retrans_req_full_n,
        rx2retrans_req_write,
        rx_pkgShiftTypeFifo_din,
        rx_pkgShiftTypeFifo_num_data_valid,
        rx_pkgShiftTypeFifo_fifo_cap,
        rx_pkgShiftTypeFifo_full_n,
        rx_pkgShiftTypeFifo_write,
        m_axis_mem_write_cmd_TREADY,
        rxExh2msnTable_upd_req_din,
        rxExh2msnTable_upd_req_num_data_valid,
        rxExh2msnTable_upd_req_fifo_cap,
        rxExh2msnTable_upd_req_full_n,
        rxExh2msnTable_upd_req_write,
        rx_pkgSplitTypeFifo_din,
        rx_pkgSplitTypeFifo_num_data_valid,
        rx_pkgSplitTypeFifo_fifo_cap,
        rx_pkgSplitTypeFifo_full_n,
        rx_pkgSplitTypeFifo_write,
        rx_readRequestFifo_din,
        rx_readRequestFifo_num_data_valid,
        rx_readRequestFifo_fifo_cap,
        rx_readRequestFifo_full_n,
        rx_readRequestFifo_write,
        rx_exhEventMetaFifo_din,
        rx_exhEventMetaFifo_num_data_valid,
        rx_exhEventMetaFifo_fifo_cap,
        rx_exhEventMetaFifo_full_n,
        rx_exhEventMetaFifo_write,
        m_axis_mem_write_cmd_TDATA,
        m_axis_mem_write_cmd_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [152:0] msnTable2rxExh_rsp_dout;
input  [1:0] msnTable2rxExh_rsp_num_data_valid;
input  [1:0] msnTable2rxExh_rsp_fifo_cap;
input   msnTable2rxExh_rsp_empty_n;
output   msnTable2rxExh_rsp_read;
input  [15:0] exh_lengthFifo_dout;
input  [2:0] exh_lengthFifo_num_data_valid;
input  [2:0] exh_lengthFifo_fifo_cap;
input   exh_lengthFifo_empty_n;
output   exh_lengthFifo_read;
input  [127:0] retrans2rx_init_dout;
input  [4:0] retrans2rx_init_num_data_valid;
input  [4:0] retrans2rx_init_fifo_cap;
input   retrans2rx_init_empty_n;
output   retrans2rx_init_read;
input  [118:0] rx_fsm2exh_MetaFifo_dout;
input  [1:0] rx_fsm2exh_MetaFifo_num_data_valid;
input  [1:0] rx_fsm2exh_MetaFifo_fifo_cap;
input   rx_fsm2exh_MetaFifo_empty_n;
output   rx_fsm2exh_MetaFifo_read;
input  [144:0] rx_drop2exhFsm_MetaFifo_dout;
input  [1:0] rx_drop2exhFsm_MetaFifo_num_data_valid;
input  [1:0] rx_drop2exhFsm_MetaFifo_fifo_cap;
input   rx_drop2exhFsm_MetaFifo_empty_n;
output   rx_drop2exhFsm_MetaFifo_read;
output  [63:0] rx2retrans_req_din;
input  [1:0] rx2retrans_req_num_data_valid;
input  [1:0] rx2retrans_req_fifo_cap;
input   rx2retrans_req_full_n;
output   rx2retrans_req_write;
output  [55:0] rx_pkgShiftTypeFifo_din;
input  [1:0] rx_pkgShiftTypeFifo_num_data_valid;
input  [1:0] rx_pkgShiftTypeFifo_fifo_cap;
input   rx_pkgShiftTypeFifo_full_n;
output   rx_pkgShiftTypeFifo_write;
input   m_axis_mem_write_cmd_TREADY;
output  [137:0] rxExh2msnTable_upd_req_din;
input  [1:0] rxExh2msnTable_upd_req_num_data_valid;
input  [1:0] rxExh2msnTable_upd_req_fifo_cap;
input   rxExh2msnTable_upd_req_full_n;
output   rxExh2msnTable_upd_req_write;
output  [31:0] rx_pkgSplitTypeFifo_din;
input  [1:0] rx_pkgSplitTypeFifo_num_data_valid;
input  [1:0] rx_pkgSplitTypeFifo_fifo_cap;
input   rx_pkgSplitTypeFifo_full_n;
output   rx_pkgSplitTypeFifo_write;
output  [144:0] rx_readRequestFifo_din;
input  [3:0] rx_readRequestFifo_num_data_valid;
input  [3:0] rx_readRequestFifo_fifo_cap;
input   rx_readRequestFifo_full_n;
output   rx_readRequestFifo_write;
output  [49:0] rx_exhEventMetaFifo_din;
input  [1:0] rx_exhEventMetaFifo_num_data_valid;
input  [1:0] rx_exhEventMetaFifo_fifo_cap;
input   rx_exhEventMetaFifo_full_n;
output   rx_exhEventMetaFifo_write;
output  [95:0] m_axis_mem_write_cmd_TDATA;
output   m_axis_mem_write_cmd_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg msnTable2rxExh_rsp_read;
reg exh_lengthFifo_read;
reg retrans2rx_init_read;
reg rx_fsm2exh_MetaFifo_read;
reg rx_drop2exhFsm_MetaFifo_read;
reg[63:0] rx2retrans_req_din;
reg rx2retrans_req_write;
reg[55:0] rx_pkgShiftTypeFifo_din;
reg rx_pkgShiftTypeFifo_write;
reg[137:0] rxExh2msnTable_upd_req_din;
reg rxExh2msnTable_upd_req_write;
reg[31:0] rx_pkgSplitTypeFifo_din;
reg rx_pkgSplitTypeFifo_write;
reg rx_readRequestFifo_write;
reg[49:0] rx_exhEventMetaFifo_din;
reg rx_exhEventMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_180_nbreadreq_fu_338_p3;
wire   [0:0] tmp_45_i_nbreadreq_fu_346_p3;
wire   [0:0] tmp_67_i_nbreadreq_fu_354_p3;
wire   [0:0] consumeReadInit_load_load_fu_669_p1;
reg    ap_predicate_op71_read_state1;
reg    ap_predicate_op80_read_state1;
reg   [0:0] ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4;
reg    ap_predicate_op83_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_380_p3;
wire   [0:0] tmp_29_i_nbreadreq_fu_388_p3;
reg    ap_predicate_op145_read_state1;
reg    ap_predicate_op152_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] pe_fsmState_load_reg_2983;
reg   [31:0] meta_op_code_2_load_reg_2987;
reg   [0:0] icmp_ln1065_5_reg_3113;
reg    ap_predicate_op165_write_state2;
reg    ap_predicate_op172_write_state2;
reg    ap_predicate_op191_write_state2;
reg    ap_predicate_op199_write_state2;
reg    ap_predicate_op200_write_state2;
reg   [0:0] icmp_ln1065_reg_3124;
reg    ap_predicate_op204_write_state2;
reg    ap_predicate_op207_write_state2;
reg    ap_predicate_op226_write_state2;
reg    ap_predicate_op245_write_state2;
reg    ap_predicate_op253_write_state2;
reg    ap_predicate_op272_write_state2;
reg    ap_predicate_op280_write_state2;
reg    ap_predicate_op281_write_state2;
reg   [0:0] icmp_ln1069_1_reg_3159;
reg    ap_predicate_op291_write_state2;
reg    ap_predicate_op295_write_state2;
reg   [0:0] icmp_ln626_reg_3169;
reg    ap_predicate_op318_write_state2;
reg    ap_predicate_op330_write_state2;
reg    ap_predicate_op340_write_state2;
reg    ap_predicate_op343_write_state2;
reg    ap_predicate_op344_write_state2;
reg    ap_predicate_op350_write_state2;
reg   [0:0] icmp_ln1069_reg_3178;
reg    ap_predicate_op379_write_state2;
reg    ap_predicate_op397_write_state2;
reg    ap_predicate_op407_write_state2;
reg    ap_predicate_op410_write_state2;
reg    ap_predicate_op411_write_state2;
reg    ap_predicate_op417_write_state2;
reg    ap_predicate_op425_write_state2;
reg    ap_predicate_op429_write_state2;
reg    ap_predicate_op432_write_state2;
reg    ap_predicate_op433_write_state2;
reg    ap_predicate_op439_write_state2;
reg    ap_predicate_op457_write_state2;
reg    ap_predicate_op461_write_state2;
reg    ap_predicate_op464_write_state2;
reg    ap_predicate_op465_write_state2;
reg    ap_predicate_op471_write_state2;
reg   [0:0] tmp_i_reg_3189;
reg   [0:0] tmp_29_i_reg_3193;
reg    ap_predicate_op475_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [1:0] pe_fsmState_load_reg_2983_pp0_iter1_reg;
reg   [31:0] meta_op_code_2_load_reg_2987_pp0_iter1_reg;
reg    ap_predicate_op477_write_state3;
reg    ap_predicate_op478_write_state3;
reg    ap_predicate_op480_write_state3;
reg    ap_predicate_op482_write_state3;
reg   [0:0] icmp_ln626_reg_3169_pp0_iter1_reg;
reg    ap_predicate_op484_write_state3;
reg    ap_predicate_op486_write_state3;
reg   [0:0] icmp_ln1069_reg_3178_pp0_iter1_reg;
reg    ap_predicate_op488_write_state3;
reg    ap_predicate_op490_write_state3;
reg    ap_predicate_op492_write_state3;
reg    ap_predicate_op493_write_state3;
wire    regslice_both_m_axis_mem_write_cmd_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] pe_fsmState;
reg   [31:0] meta_op_code_2;
reg   [23:0] meta_dest_qp_V_1;
reg   [23:0] meta_psn_V_1;
reg   [127:0] exHeader_header_V;
reg   [0:0] consumeReadInit;
reg   [23:0] dmaMeta_msn_V;
reg   [63:0] dmaMeta_vaddr_V;
reg   [0:0] dmaMeta_lst_V;
reg   [15:0] udpLength_V;
reg   [63:0] readReqInit_laddr_V;
reg   [0:0] readReqInit_lst_V;
reg   [31:0] dmaMeta_dma_length_V;
reg    m_axis_mem_write_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_fsm2exh_MetaFifo_blk_n;
reg    rx_drop2exhFsm_MetaFifo_blk_n;
reg    rxExh2msnTable_upd_req_blk_n;
reg    msnTable2rxExh_rsp_blk_n;
reg    exh_lengthFifo_blk_n;
reg    retrans2rx_init_blk_n;
reg    rx_exhEventMetaFifo_blk_n;
reg    rx_pkgSplitTypeFifo_blk_n;
reg    rx_pkgShiftTypeFifo_blk_n;
reg    rx_readRequestFifo_blk_n;
reg    rx2retrans_req_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] meta_op_code_2_load_load_fu_648_p1;
reg   [23:0] qpn_V_reg_2992;
reg   [23:0] meta_psn_V_1_load_reg_3027;
reg   [127:0] rethHeader_header_V_reg_3038;
reg   [23:0] dmaMeta_msn_V_load_reg_3056;
reg   [63:0] addr_V_reg_3064;
reg   [0:0] ctl_V_1_reg_3075;
reg   [15:0] udpLength_V_load_reg_3081;
reg   [63:0] addr_V_1_reg_3087;
reg   [0:0] ctl_V_reg_3097;
wire   [0:0] grp_fu_477_p2;
wire  signed [16:0] payLoadLength_V_6_fu_800_p2;
reg  signed [16:0] payLoadLength_V_6_reg_3117;
wire  signed [16:0] payLoadLength_V_5_fu_816_p2;
reg  signed [16:0] payLoadLength_V_5_reg_3128;
wire   [7:0] grp_fu_483_p4;
reg   [7:0] tmp_38_i_reg_3139;
wire   [7:0] grp_fu_492_p4;
reg   [7:0] tmp_39_i_reg_3144;
wire   [7:0] grp_fu_501_p4;
reg   [7:0] tmp_40_i_reg_3149;
wire   [7:0] grp_fu_510_p4;
reg   [7:0] tmp_41_i_reg_3154;
wire   [0:0] icmp_ln1069_1_fu_840_p2;
wire  signed [16:0] payLoadLength_V_4_fu_856_p2;
reg  signed [16:0] payLoadLength_V_4_reg_3163;
wire   [0:0] icmp_ln626_fu_862_p2;
wire   [31:0] p_Result_s_fu_874_p5;
reg   [31:0] p_Result_s_reg_3173;
wire   [0:0] icmp_ln1069_fu_886_p2;
wire  signed [16:0] payLoadLength_V_fu_896_p2;
reg  signed [16:0] payLoadLength_V_reg_3182;
reg   [15:0] trunc_ln232_i_reg_3197;
wire   [95:0] zext_ln174_14_fu_1208_p1;
wire   [95:0] zext_ln174_25_fu_1415_p1;
wire   [95:0] zext_ln174_24_fu_1558_p1;
wire   [95:0] zext_ln174_23_fu_1737_p1;
wire   [95:0] zext_ln174_17_fu_1975_p1;
wire   [95:0] zext_ln174_16_fu_2080_p1;
wire   [95:0] zext_ln174_21_fu_2388_p1;
wire   [95:0] zext_ln174_20_fu_2545_p1;
wire   [95:0] zext_ln174_12_fu_2699_p1;
wire   [95:0] zext_ln174_fu_2901_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_consumeReadInit_load_pr_reg_458;
wire   [31:0] trunc_ln145_fu_920_p1;
wire   [0:0] or_ln515_fu_1000_p2;
wire   [23:0] trunc_ln145_2_fu_698_p1;
wire   [63:0] trunc_ln145_3_fu_760_p1;
wire   [63:0] zext_ln174_19_fu_1030_p1;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] zext_ln174_18_fu_1264_p1;
wire   [55:0] or_ln174_10_fu_1066_p2;
wire   [55:0] p_8_fu_1269_p3;
wire   [55:0] or_ln174_18_fu_2198_p2;
wire   [55:0] or_ln174_24_fu_2664_p2;
wire   [55:0] or_ln174_7_fu_2762_p2;
wire   [55:0] or_ln174_4_fu_2964_p2;
wire   [137:0] p_5_fu_1239_p6;
wire   [137:0] p_11_fu_1589_p6;
wire   [137:0] p_10_fu_1768_p6;
wire   [137:0] p_7_fu_1816_p4;
wire   [137:0] p_9_fu_2141_p5;
wire   [137:0] p_12_fu_2607_p5;
wire   [137:0] p_4_fu_2707_p4;
wire   [137:0] p_s_fu_2909_p4;
wire   [137:0] zext_ln174_15_fu_2978_p1;
wire   [49:0] zext_ln174_22_fu_2162_p1;
wire   [49:0] zext_ln174_26_fu_2628_p1;
wire   [49:0] zext_ln174_13_fu_2726_p1;
wire   [49:0] zext_ln174_11_fu_2928_p1;
wire   [1:0] grp_fu_468_p4;
wire   [16:0] zext_ln232_3_fu_796_p1;
wire   [16:0] zext_ln232_6_fu_812_p1;
wire   [31:0] p_Result_9_fu_828_p5;
wire   [16:0] zext_ln232_2_fu_852_p1;
wire   [16:0] zext_ln232_5_fu_892_p1;
wire   [0:0] icmp_ln515_fu_988_p2;
wire   [0:0] icmp_ln515_1_fu_994_p2;
wire   [15:0] trunc_ln232_9_fu_1018_p1;
wire   [55:0] tmp_150_i_fu_1021_p4;
wire   [55:0] shl_ln174_1_fu_1035_p3;
wire   [55:0] or_ln174_8_fu_1042_p2;
wire   [23:0] tmp_6_fu_1048_p4;
wire   [55:0] shl_ln174_2_fu_1058_p3;
wire   [3:0] grp_fu_535_p4;
wire   [5:0] trunc_ln174_3_fu_1079_p1;
wire   [3:0] grp_fu_526_p4;
wire   [0:0] grp_fu_519_p3;
wire  signed [27:0] sext_ln209_fu_1073_p1;
wire   [47:0] trunc_ln674_1_fu_1076_p1;
wire   [147:0] tmp_99_i_fu_1082_p12;
wire   [147:0] or_ln174_11_fu_1108_p2;
wire   [3:0] tmp_107_i_fu_1176_p4;
wire   [5:0] tmp_106_i_fu_1166_p4;
wire   [3:0] tmp_105_i_fu_1156_p4;
wire   [0:0] tmp_31_fu_1148_p3;
wire   [0:0] tmp_30_fu_1140_p3;
wire   [0:0] tmp_29_fu_1132_p3;
wire   [0:0] tmp_28_fu_1124_p3;
wire   [27:0] tmp_100_i_fu_1114_p4;
wire   [93:0] or_ln174_69_i_fu_1186_p10;
wire  signed [31:0] sext_ln232_fu_1216_p1;
wire   [63:0] zext_ln232_4_fu_1219_p1;
wire   [63:0] add_ln232_5_fu_1223_p2;
wire   [80:0] tmp_7_fu_1228_p3;
wire  signed [95:0] sext_ln174_2_fu_1235_p1;
wire   [15:0] trunc_ln232_6_fu_1213_p1;
wire   [15:0] trunc_ln232_8_fu_1252_p1;
wire   [55:0] tmp_149_i_fu_1255_p4;
wire   [5:0] trunc_ln174_8_fu_1283_p1;
wire  signed [27:0] sext_ln209_6_fu_1277_p1;
wire   [47:0] trunc_ln674_6_fu_1280_p1;
wire   [147:0] tmp_223_i_fu_1286_p14;
wire   [147:0] or_ln174_21_fu_1315_p2;
wire   [3:0] tmp_231_i_fu_1383_p4;
wire   [5:0] tmp_230_i_fu_1373_p4;
wire   [3:0] tmp_229_i_fu_1363_p4;
wire   [0:0] tmp_64_fu_1355_p3;
wire   [0:0] tmp_63_fu_1347_p3;
wire   [0:0] tmp_62_fu_1339_p3;
wire   [0:0] tmp_61_fu_1331_p3;
wire   [27:0] tmp_224_i_fu_1321_p4;
wire   [93:0] or_ln174_118_i_fu_1393_p10;
wire   [5:0] trunc_ln174_7_fu_1426_p1;
wire   [3:0] grp_fu_551_p4;
wire   [0:0] grp_fu_544_p3;
wire  signed [27:0] sext_ln209_5_fu_1420_p1;
wire   [47:0] trunc_ln674_5_fu_1423_p1;
wire   [147:0] tmp_206_i_fu_1429_p14;
wire   [147:0] or_ln174_20_fu_1458_p2;
wire   [3:0] tmp_214_i_fu_1526_p4;
wire   [5:0] tmp_213_i_fu_1516_p4;
wire   [3:0] tmp_212_i_fu_1506_p4;
wire   [0:0] tmp_59_fu_1498_p3;
wire   [0:0] tmp_58_fu_1490_p3;
wire   [0:0] tmp_57_fu_1482_p3;
wire   [0:0] tmp_56_fu_1474_p3;
wire   [27:0] tmp_207_i_fu_1464_p4;
wire   [93:0] or_ln174_110_i_fu_1536_p10;
wire  signed [31:0] sext_ln232_2_fu_1566_p1;
wire   [63:0] zext_ln232_9_fu_1569_p1;
wire   [63:0] add_ln232_12_fu_1573_p2;
wire   [80:0] tmp_11_fu_1578_p3;
wire  signed [95:0] sext_ln174_4_fu_1585_p1;
wire   [15:0] trunc_ln232_12_fu_1563_p1;
wire   [5:0] trunc_ln174_6_fu_1608_p1;
wire  signed [27:0] sext_ln209_4_fu_1602_p1;
wire   [47:0] trunc_ln674_4_fu_1605_p1;
wire   [147:0] tmp_189_i_fu_1611_p12;
wire   [147:0] or_ln174_19_fu_1637_p2;
wire   [3:0] tmp_197_i_fu_1705_p4;
wire   [5:0] tmp_196_i_fu_1695_p4;
wire   [3:0] tmp_195_i_fu_1685_p4;
wire   [0:0] tmp_54_fu_1677_p3;
wire   [0:0] tmp_53_fu_1669_p3;
wire   [0:0] tmp_52_fu_1661_p3;
wire   [0:0] tmp_51_fu_1653_p3;
wire   [27:0] tmp_190_i_fu_1643_p4;
wire   [93:0] or_ln174_102_i_fu_1715_p10;
wire  signed [31:0] sext_ln232_1_fu_1745_p1;
wire   [63:0] zext_ln232_8_fu_1748_p1;
wire   [63:0] add_ln232_11_fu_1752_p2;
wire   [80:0] tmp_10_fu_1757_p3;
wire  signed [95:0] sext_ln174_3_fu_1764_p1;
wire   [15:0] trunc_ln232_11_fu_1742_p1;
wire   [7:0] trunc_ln674_3_fu_1781_p1;
wire   [7:0] grp_fu_614_p4;
wire   [7:0] grp_fu_605_p4;
wire   [7:0] grp_fu_596_p4;
wire   [7:0] grp_fu_587_p4;
wire   [7:0] grp_fu_578_p4;
wire   [7:0] grp_fu_569_p4;
wire   [7:0] grp_fu_560_p4;
wire   [23:0] grp_fu_623_p2;
wire   [15:0] trunc_ln232_7_fu_1813_p1;
wire  signed [31:0] sext_ln492_fu_1827_p1;
wire   [5:0] trunc_ln174_2_fu_1846_p1;
wire  signed [27:0] sext_ln209_1_fu_1840_p1;
wire   [47:0] trunc_ln674_fu_1843_p1;
wire   [147:0] tmp_120_i_fu_1849_p12;
wire   [147:0] or_ln174_13_fu_1875_p2;
wire   [3:0] tmp_141_i_fu_1943_p4;
wire   [5:0] tmp_140_i_fu_1933_p4;
wire   [3:0] tmp_139_i_fu_1923_p4;
wire   [0:0] tmp_39_fu_1915_p3;
wire   [0:0] tmp_38_fu_1907_p3;
wire   [0:0] tmp_37_fu_1899_p3;
wire   [0:0] tmp_36_fu_1891_p3;
wire   [27:0] tmp_134_i_fu_1881_p4;
wire   [93:0] or_ln174_80_i_fu_1953_p10;
wire   [147:0] or_ln174_12_fu_1980_p2;
wire   [3:0] tmp_128_i_fu_2048_p4;
wire   [5:0] tmp_127_i_fu_2038_p4;
wire   [3:0] tmp_126_i_fu_2028_p4;
wire   [0:0] tmp_35_fu_2020_p3;
wire   [0:0] tmp_34_fu_2012_p3;
wire   [0:0] tmp_33_fu_2004_p3;
wire   [0:0] tmp_32_fu_1996_p3;
wire   [27:0] tmp_121_i_fu_1986_p4;
wire   [93:0] or_ln174_78_i_fu_2058_p10;
wire   [63:0] zext_ln232_7_fu_2088_p1;
wire   [31:0] remainingLength_V_fu_1834_p2;
wire   [63:0] add_ln232_10_fu_2092_p2;
wire   [15:0] trunc_ln232_10_fu_2085_p1;
wire   [160:0] or_ln174_5_fu_2097_p8;
wire   [160:0] or_ln174_16_fu_2115_p2;
wire   [96:0] tmp_180_i_fu_2131_p4;
wire   [23:0] tmp_178_i_fu_2121_p4;
wire   [48:0] or_ln174_98_i_cast_fu_2154_p4;
wire   [55:0] shl_ln174_4_fu_2167_p3;
wire   [55:0] or_ln174_17_fu_2174_p2;
wire   [23:0] tmp_8_fu_2180_p4;
wire   [55:0] shl_ln174_5_fu_2190_p3;
wire  signed [31:0] sext_ln492_1_fu_2205_p1;
wire   [7:0] trunc_ln674_2_fu_2213_p1;
wire   [5:0] trunc_ln174_5_fu_2239_p1;
wire   [3:0] grp_fu_635_p4;
wire   [0:0] grp_fu_628_p3;
wire  signed [27:0] sext_ln209_3_fu_2236_p1;
wire   [147:0] tmp_168_i_fu_2242_p17;
wire   [147:0] or_ln174_15_fu_2278_p2;
wire   [3:0] tmp_176_i_fu_2346_p4;
wire   [5:0] tmp_175_i_fu_2336_p4;
wire   [3:0] tmp_174_i_fu_2326_p4;
wire   [0:0] tmp_49_fu_2318_p3;
wire   [0:0] tmp_48_fu_2310_p3;
wire   [0:0] tmp_47_fu_2302_p3;
wire   [0:0] tmp_46_fu_2294_p3;
wire   [27:0] tmp_169_i_fu_2284_p4;
wire   [93:0] or_ln174_91_i_fu_2356_p15;
wire   [5:0] trunc_ln174_4_fu_2396_p1;
wire  signed [27:0] sext_ln209_2_fu_2393_p1;
wire   [147:0] tmp_155_i_fu_2399_p17;
wire   [147:0] or_ln174_14_fu_2435_p2;
wire   [3:0] tmp_163_i_fu_2503_p4;
wire   [5:0] tmp_162_i_fu_2493_p4;
wire   [3:0] tmp_161_i_fu_2483_p4;
wire   [0:0] tmp_44_fu_2475_p3;
wire   [0:0] tmp_43_fu_2467_p3;
wire   [0:0] tmp_42_fu_2459_p3;
wire   [0:0] tmp_41_fu_2451_p3;
wire   [27:0] tmp_156_i_fu_2441_p4;
wire   [93:0] or_ln174_89_i_fu_2513_p15;
wire   [63:0] p_Result_8_fu_2216_p9;
wire   [63:0] zext_ln232_10_fu_2553_p1;
wire   [31:0] remainingLength_V_1_fu_2208_p2;
wire   [63:0] add_ln232_14_fu_2557_p2;
wire   [15:0] trunc_ln232_13_fu_2550_p1;
wire   [160:0] or_ln174_9_fu_2563_p8;
wire   [160:0] or_ln174_22_fu_2581_p2;
wire   [96:0] tmp_237_i_fu_2597_p4;
wire   [23:0] tmp_235_i_fu_2587_p4;
wire   [48:0] or_ln174_125_i_cast_fu_2620_p4;
wire   [55:0] shl_ln174_8_fu_2633_p3;
wire   [55:0] or_ln174_23_fu_2640_p2;
wire   [23:0] tmp_12_fu_2646_p4;
wire   [55:0] shl_ln174_3_fu_2656_p3;
wire   [16:0] zext_ln232_1_fu_2671_p1;
wire   [16:0] len_V_1_fu_2674_p2;
wire   [9:0] trunc_ln174_1_fu_2684_p1;
wire  signed [27:0] sext_ln174_1_fu_2680_p1;
wire   [93:0] or_ln174_2_fu_2687_p5;
wire   [15:0] trunc_ln232_5_fu_2704_p1;
wire   [48:0] or_ln174_63_i_cast_fu_2718_p4;
wire   [55:0] shl_ln174_9_fu_2731_p3;
wire   [55:0] or_ln174_6_fu_2738_p2;
wire   [23:0] tmp_5_fu_2744_p4;
wire   [55:0] shl_ln174_s_fu_2754_p3;
wire   [16:0] zext_ln232_fu_2769_p1;
wire   [16:0] len_V_fu_2772_p2;
wire   [5:0] trunc_ln174_fu_2782_p1;
wire  signed [27:0] sext_ln174_fu_2778_p1;
wire   [147:0] or_ln174_s_fu_2785_p7;
wire   [147:0] or_ln174_fu_2801_p2;
wire   [3:0] tmp_2_fu_2869_p4;
wire   [5:0] tmp_1_fu_2859_p4;
wire   [3:0] tmp_9_fu_2849_p4;
wire   [0:0] tmp_25_fu_2841_p3;
wire   [0:0] tmp_24_fu_2833_p3;
wire   [0:0] tmp_23_fu_2825_p3;
wire   [0:0] tmp_fu_2817_p3;
wire   [27:0] tmp_4_fu_2807_p4;
wire   [93:0] or_ln174_1_fu_2879_p10;
wire   [15:0] trunc_ln232_fu_2906_p1;
wire   [48:0] or_ln174_48_i_cast_fu_2920_p4;
wire   [55:0] shl_ln174_6_fu_2933_p3;
wire   [55:0] or_ln174_3_fu_2940_p2;
wire   [23:0] tmp_3_fu_2946_p4;
wire   [55:0] shl_ln174_7_fu_2956_p3;
wire   [16:0] or_ln174_76_i_fu_2971_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [95:0] m_axis_mem_write_cmd_TDATA_int_regslice;
reg    m_axis_mem_write_cmd_TVALID_int_regslice;
wire    m_axis_mem_write_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_mem_write_cmd_U_vld_out;
reg    ap_condition_49;
reg    ap_condition_867;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pe_fsmState = 2'd0;
#0 meta_op_code_2 = 32'd17;
#0 meta_dest_qp_V_1 = 24'd0;
#0 meta_psn_V_1 = 24'd0;
#0 exHeader_header_V = 128'd0;
#0 consumeReadInit = 1'd0;
#0 dmaMeta_msn_V = 24'd0;
#0 dmaMeta_vaddr_V = 64'd0;
#0 dmaMeta_lst_V = 1'd0;
#0 udpLength_V = 16'd0;
#0 readReqInit_laddr_V = 64'd0;
#0 readReqInit_lst_V = 1'd0;
#0 dmaMeta_dma_length_V = 32'd0;
end

rocev2_top_regslice_both #(
    .DataWidth( 96 ))
regslice_both_m_axis_mem_write_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_mem_write_cmd_TDATA_int_regslice),
    .vld_in(m_axis_mem_write_cmd_TVALID_int_regslice),
    .ack_in(m_axis_mem_write_cmd_TREADY_int_regslice),
    .data_out(m_axis_mem_write_cmd_TDATA),
    .vld_out(regslice_both_m_axis_mem_write_cmd_U_vld_out),
    .ack_out(m_axis_mem_write_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_mem_write_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_29_i_nbreadreq_fu_388_p3 == 1'd1) & (tmp_i_nbreadreq_fu_380_p3 == 1'd1))) begin
        pe_fsmState <= 2'd1;
    end else if ((((meta_op_code_2_load_load_fu_648_p1 == 32'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_2_load_load_fu_648_p1 == 32'd4) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd2) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_2_load_load_fu_648_p1 == 32'd0) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd1) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln1069_fu_886_p2 == 1'd0) & (meta_op_code_2_load_load_fu_648_p1 == 32'd10) & (pe_fsmState == 2'd2)) | ((icmp_ln1069_fu_886_p2 == 1'd0) & (meta_op_code_2_load_load_fu_648_p1 == 32'd6) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_2_load_load_fu_648_p1 == 32'd7) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd8) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((meta_op_code_2_load_load_fu_648_p1 == 32'd13) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd15) & (pe_fsmState == 2'd2))) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd16) & (pe_fsmState == 2'd2)))))) begin
        pe_fsmState <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((consumeReadInit == 1'd0) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((tmp_67_i_nbreadreq_fu_354_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1))))) begin
        pe_fsmState <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_1_reg_3087 <= readReqInit_laddr_V;
        addr_V_reg_3064 <= dmaMeta_vaddr_V;
        ctl_V_1_reg_3075 <= dmaMeta_lst_V;
        ctl_V_reg_3097 <= readReqInit_lst_V;
        dmaMeta_msn_V_load_reg_3056 <= dmaMeta_msn_V;
        icmp_ln1069_reg_3178_pp0_iter1_reg <= icmp_ln1069_reg_3178;
        icmp_ln626_reg_3169_pp0_iter1_reg <= icmp_ln626_reg_3169;
        meta_op_code_2_load_reg_2987 <= meta_op_code_2;
        meta_op_code_2_load_reg_2987_pp0_iter1_reg <= meta_op_code_2_load_reg_2987;
        meta_psn_V_1_load_reg_3027 <= meta_psn_V_1;
        pe_fsmState_load_reg_2983 <= pe_fsmState;
        pe_fsmState_load_reg_2983_pp0_iter1_reg <= pe_fsmState_load_reg_2983;
        qpn_V_reg_2992 <= meta_dest_qp_V_1;
        rethHeader_header_V_reg_3038 <= exHeader_header_V;
        udpLength_V_load_reg_3081 <= udpLength_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_29_i_nbreadreq_fu_388_p3 == 1'd1) & (tmp_i_nbreadreq_fu_380_p3 == 1'd1))) begin
        consumeReadInit <= or_ln515_fu_1000_p2;
        exHeader_header_V <= {{rx_drop2exhFsm_MetaFifo_dout[144:17]}};
        meta_dest_qp_V_1 <= {{rx_fsm2exh_MetaFifo_dout[71:48]}};
        meta_op_code_2 <= trunc_ln145_fu_920_p1;
        meta_psn_V_1 <= {{rx_fsm2exh_MetaFifo_dout[95:72]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((consumeReadInit == 1'd0) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((tmp_67_i_nbreadreq_fu_354_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1))))) begin
        dmaMeta_dma_length_V <= {{msnTable2rxExh_rsp_dout[119:88]}};
        dmaMeta_lst_V <= msnTable2rxExh_rsp_dout[32'd152];
        dmaMeta_msn_V <= trunc_ln145_2_fu_698_p1;
        dmaMeta_vaddr_V <= {{msnTable2rxExh_rsp_dout[87:24]}};
        udpLength_V <= exh_lengthFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((meta_op_code_2_load_load_fu_648_p1 == 32'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1065_5_reg_3113 <= grp_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((meta_op_code_2_load_load_fu_648_p1 == 32'd13) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd15) & (pe_fsmState == 2'd2))) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd16) & (pe_fsmState == 2'd2))))) begin
        icmp_ln1065_reg_3124 <= grp_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((meta_op_code_2_load_load_fu_648_p1 == 32'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1069_1_reg_3159 <= icmp_ln1069_1_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_2_load_load_fu_648_p1 == 32'd10) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd6) & (pe_fsmState == 2'd2))))) begin
        icmp_ln1069_reg_3178 <= icmp_ln1069_fu_886_p2;
        p_Result_s_reg_3173 <= p_Result_s_fu_874_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_2_load_load_fu_648_p1 == 32'd7) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd8) & (pe_fsmState == 2'd2))))) begin
        icmp_ln626_reg_3169 <= icmp_ln626_fu_862_p2;
        payLoadLength_V_4_reg_3163 <= payLoadLength_V_4_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((meta_op_code_2_load_load_fu_648_p1 == 32'd13) & (pe_fsmState == 2'd2)) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd15) & (pe_fsmState == 2'd2))) | ((meta_op_code_2_load_load_fu_648_p1 == 32'd16) & (pe_fsmState == 2'd2))))) begin
        payLoadLength_V_5_reg_3128 <= payLoadLength_V_5_fu_816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((meta_op_code_2_load_load_fu_648_p1 == 32'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        payLoadLength_V_6_reg_3117 <= payLoadLength_V_6_fu_800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln1069_fu_886_p2 == 1'd0) & (meta_op_code_2_load_load_fu_648_p1 == 32'd10) & (pe_fsmState == 2'd2)) | ((icmp_ln1069_fu_886_p2 == 1'd0) & (meta_op_code_2_load_load_fu_648_p1 == 32'd6) & (pe_fsmState == 2'd2))))) begin
        payLoadLength_V_reg_3182 <= payLoadLength_V_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 == 1'd1) & (consumeReadInit == 1'd0) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 == 1'd1) & (tmp_67_i_nbreadreq_fu_354_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1))))) begin
        readReqInit_laddr_V <= trunc_ln145_3_fu_760_p1;
        readReqInit_lst_V <= retrans2rx_init_dout[128'd64];
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_380_p3 == 1'd1))) begin
        tmp_29_i_reg_3193 <= tmp_29_i_nbreadreq_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((meta_op_code_2_load_load_fu_648_p1 == 32'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_38_i_reg_3139 <= {{exHeader_header_V[127:120]}};
        tmp_39_i_reg_3144 <= {{exHeader_header_V[119:112]}};
        tmp_40_i_reg_3149 <= {{exHeader_header_V[111:104]}};
        tmp_41_i_reg_3154 <= {{exHeader_header_V[103:96]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_3189 <= tmp_i_nbreadreq_fu_380_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_29_i_nbreadreq_fu_388_p3 == 1'd1) & (tmp_i_nbreadreq_fu_380_p3 == 1'd1))) begin
        trunc_ln232_i_reg_3197 <= {{rx_fsm2exh_MetaFifo_dout[63:48]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((consumeReadInit == 1'd0)) begin
            ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 = 1'd0;
        end else if (((consumeReadInit_load_load_fu_669_p1 == 1'd1) & (tmp_67_i_nbreadreq_fu_354_p3 == 1'd1))) begin
            ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 = consumeReadInit;
        end else begin
            ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 = ap_phi_reg_pp0_iter0_consumeReadInit_load_pr_reg_458;
        end
    end else begin
        ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 = ap_phi_reg_pp0_iter0_consumeReadInit_load_pr_reg_458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op80_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        exh_lengthFifo_blk_n = exh_lengthFifo_empty_n;
    end else begin
        exh_lengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op80_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exh_lengthFifo_read = 1'b1;
    end else begin
        exh_lengthFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op493_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op492_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op490_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op488_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op486_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op484_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op482_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op480_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op478_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op477_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op272_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op245_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op226_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op457_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op425_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op397_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op379_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op330_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op318_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_mem_write_cmd_TDATA_blk_n = m_axis_mem_write_cmd_TREADY_int_regslice;
    end else begin
        m_axis_mem_write_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_867)) begin
        if ((ap_predicate_op457_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_fu_2901_p1;
        end else if ((ap_predicate_op425_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_12_fu_2699_p1;
        end else if ((ap_predicate_op397_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_20_fu_2545_p1;
        end else if ((ap_predicate_op379_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_21_fu_2388_p1;
        end else if ((ap_predicate_op330_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_16_fu_2080_p1;
        end else if ((ap_predicate_op318_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_17_fu_1975_p1;
        end else if ((ap_predicate_op272_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_23_fu_1737_p1;
        end else if ((ap_predicate_op245_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_24_fu_1558_p1;
        end else if ((ap_predicate_op226_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_25_fu_1415_p1;
        end else if ((ap_predicate_op191_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln174_14_fu_1208_p1;
        end else begin
            m_axis_mem_write_cmd_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_mem_write_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op272_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op245_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op226_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op457_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op425_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op397_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op379_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op330_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op318_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_mem_write_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_mem_write_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op71_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        msnTable2rxExh_rsp_blk_n = msnTable2rxExh_rsp_empty_n;
    end else begin
        msnTable2rxExh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op71_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msnTable2rxExh_rsp_read = 1'b1;
    end else begin
        msnTable2rxExh_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op83_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        retrans2rx_init_blk_n = retrans2rx_init_empty_n;
    end else begin
        retrans2rx_init_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op83_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retrans2rx_init_read = 1'b1;
    end else begin
        retrans2rx_init_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op204_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op165_write_state2 == 1'b1)))) begin
        rx2retrans_req_blk_n = rx2retrans_req_full_n;
    end else begin
        rx2retrans_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_867)) begin
        if ((ap_predicate_op204_write_state2 == 1'b1)) begin
            rx2retrans_req_din = zext_ln174_18_fu_1264_p1;
        end else if ((ap_predicate_op165_write_state2 == 1'b1)) begin
            rx2retrans_req_din = zext_ln174_19_fu_1030_p1;
        end else begin
            rx2retrans_req_din = 'bx;
        end
    end else begin
        rx2retrans_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op204_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op165_write_state2 == 1'b1)))) begin
        rx2retrans_req_write = 1'b1;
    end else begin
        rx2retrans_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op280_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op253_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op199_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op475_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op461_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op429_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op407_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op340_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op295_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rxExh2msnTable_upd_req_blk_n = rxExh2msnTable_upd_req_full_n;
    end else begin
        rxExh2msnTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_867)) begin
        if ((ap_predicate_op475_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = zext_ln174_15_fu_2978_p1;
        end else if ((ap_predicate_op461_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_s_fu_2909_p4;
        end else if ((ap_predicate_op429_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_4_fu_2707_p4;
        end else if ((ap_predicate_op407_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_12_fu_2607_p5;
        end else if ((ap_predicate_op340_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_9_fu_2141_p5;
        end else if ((ap_predicate_op295_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_7_fu_1816_p4;
        end else if ((ap_predicate_op280_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_10_fu_1768_p6;
        end else if ((ap_predicate_op253_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_11_fu_1589_p6;
        end else if ((ap_predicate_op199_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_5_fu_1239_p6;
        end else begin
            rxExh2msnTable_upd_req_din = 'bx;
        end
    end else begin
        rxExh2msnTable_upd_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op280_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op253_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op199_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op475_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op461_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op429_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op407_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op340_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op295_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rxExh2msnTable_upd_req_write = 1'b1;
    end else begin
        rxExh2msnTable_upd_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op152_read_state1 == 1'b1))) begin
        rx_drop2exhFsm_MetaFifo_blk_n = rx_drop2exhFsm_MetaFifo_empty_n;
    end else begin
        rx_drop2exhFsm_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op152_read_state1 == 1'b1))) begin
        rx_drop2exhFsm_MetaFifo_read = 1'b1;
    end else begin
        rx_drop2exhFsm_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op464_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op432_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op410_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op343_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_exhEventMetaFifo_blk_n = rx_exhEventMetaFifo_full_n;
    end else begin
        rx_exhEventMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_867)) begin
        if ((ap_predicate_op464_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_din = zext_ln174_11_fu_2928_p1;
        end else if ((ap_predicate_op432_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_din = zext_ln174_13_fu_2726_p1;
        end else if ((ap_predicate_op410_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_din = zext_ln174_26_fu_2628_p1;
        end else if ((ap_predicate_op343_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_din = zext_ln174_22_fu_2162_p1;
        end else begin
            rx_exhEventMetaFifo_din = 'bx;
        end
    end else begin
        rx_exhEventMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op464_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op432_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op410_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op343_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_exhEventMetaFifo_write = 1'b1;
    end else begin
        rx_exhEventMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1))) begin
        rx_fsm2exh_MetaFifo_blk_n = rx_fsm2exh_MetaFifo_empty_n;
    end else begin
        rx_fsm2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op145_read_state1 == 1'b1))) begin
        rx_fsm2exh_MetaFifo_read = 1'b1;
    end else begin
        rx_fsm2exh_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op207_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op172_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op471_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op439_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op417_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op350_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgShiftTypeFifo_blk_n = rx_pkgShiftTypeFifo_full_n;
    end else begin
        rx_pkgShiftTypeFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_867)) begin
        if ((ap_predicate_op471_write_state2 == 1'b1)) begin
            rx_pkgShiftTypeFifo_din = or_ln174_4_fu_2964_p2;
        end else if ((ap_predicate_op439_write_state2 == 1'b1)) begin
            rx_pkgShiftTypeFifo_din = or_ln174_7_fu_2762_p2;
        end else if ((ap_predicate_op417_write_state2 == 1'b1)) begin
            rx_pkgShiftTypeFifo_din = or_ln174_24_fu_2664_p2;
        end else if ((ap_predicate_op350_write_state2 == 1'b1)) begin
            rx_pkgShiftTypeFifo_din = or_ln174_18_fu_2198_p2;
        end else if ((ap_predicate_op207_write_state2 == 1'b1)) begin
            rx_pkgShiftTypeFifo_din = p_8_fu_1269_p3;
        end else if ((ap_predicate_op172_write_state2 == 1'b1)) begin
            rx_pkgShiftTypeFifo_din = or_ln174_10_fu_1066_p2;
        end else begin
            rx_pkgShiftTypeFifo_din = 'bx;
        end
    end else begin
        rx_pkgShiftTypeFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op207_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op172_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op471_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op439_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op417_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op350_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgShiftTypeFifo_write = 1'b1;
    end else begin
        rx_pkgShiftTypeFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op281_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op200_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op465_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op433_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op411_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op344_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgSplitTypeFifo_blk_n = rx_pkgSplitTypeFifo_full_n;
    end else begin
        rx_pkgSplitTypeFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op281_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op465_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op433_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op411_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op344_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgSplitTypeFifo_din = meta_op_code_2_load_reg_2987;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op200_write_state2 == 1'b1))) begin
        rx_pkgSplitTypeFifo_din = 32'd14;
    end else begin
        rx_pkgSplitTypeFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op281_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op200_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op465_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op433_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op411_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op344_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgSplitTypeFifo_write = 1'b1;
    end else begin
        rx_pkgSplitTypeFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op291_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readRequestFifo_blk_n = rx_readRequestFifo_full_n;
    end else begin
        rx_readRequestFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op291_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readRequestFifo_write = 1'b1;
    end else begin
        rx_readRequestFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_10_fu_2092_p2 = (addr_V_reg_3064 + zext_ln232_7_fu_2088_p1);

assign add_ln232_11_fu_1752_p2 = (addr_V_1_reg_3087 + zext_ln232_8_fu_1748_p1);

assign add_ln232_12_fu_1573_p2 = (addr_V_1_reg_3087 + zext_ln232_9_fu_1569_p1);

assign add_ln232_14_fu_2557_p2 = (p_Result_8_fu_2216_p9 + zext_ln232_10_fu_2553_p1);

assign add_ln232_5_fu_1223_p2 = (addr_V_reg_3064 + zext_ln232_4_fu_1219_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op493_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op492_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op490_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op488_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op486_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op484_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op482_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op480_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op478_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op477_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op475_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op471_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op465_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op464_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op461_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op457_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op439_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op433_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op432_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op429_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op425_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op411_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op410_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op407_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op397_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op379_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op350_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op344_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op343_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op340_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op330_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op318_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op245_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((ap_predicate_op295_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op291_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op280_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op253_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op207_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op204_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)) | ((ap_predicate_op200_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op199_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op172_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op165_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op83_read_state1 == 1'b1) & (retrans2rx_init_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op493_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op492_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op490_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op488_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op486_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op484_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op482_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op480_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op478_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op477_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op475_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op471_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op465_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op464_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op461_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op457_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op439_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op433_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op432_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op429_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op425_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op411_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op410_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op407_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op397_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op379_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op350_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op344_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op343_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op340_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op330_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op318_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op245_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((ap_predicate_op295_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op291_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op280_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op253_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op207_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op204_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)) | ((ap_predicate_op200_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op199_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op172_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op165_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op83_read_state1 == 1'b1) & (retrans2rx_init_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op493_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op492_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op490_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op488_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op486_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op484_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op482_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op480_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op478_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op477_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op475_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op471_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op465_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op464_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op461_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op457_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op439_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op433_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op432_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op429_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op425_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op411_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op410_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op407_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op397_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op379_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op350_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op344_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op343_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op340_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op330_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op318_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op245_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((ap_predicate_op295_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op291_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op280_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op253_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op207_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op204_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)) | ((ap_predicate_op200_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op199_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op172_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op165_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op83_read_state1 == 1'b1) & (retrans2rx_init_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op83_read_state1 == 1'b1) & (retrans2rx_init_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((ap_predicate_op457_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op425_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op397_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op379_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op330_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op318_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op245_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op475_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op471_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op465_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op464_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op461_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op457_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op439_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op433_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op432_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op429_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op425_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op411_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op410_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op407_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op397_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op379_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op350_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op344_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op343_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op340_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op330_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op318_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op245_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op226_write_state2 == 1'b1)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((ap_predicate_op295_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op291_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op280_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op253_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op207_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op204_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)) | ((ap_predicate_op200_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op199_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op172_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op165_write_state2 == 1'b1) & (rx2retrans_req_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op493_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op492_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op490_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op488_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op486_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op484_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op482_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op480_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op478_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op477_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op493_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op492_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op490_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op488_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op486_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op484_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op482_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op480_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op478_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op477_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_49 = ((tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_condition_867 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_consumeReadInit_load_pr_reg_458 = 'bx;

always @ (*) begin
    ap_predicate_op145_read_state1 = (~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (tmp_29_i_nbreadreq_fu_388_p3 == 1'd1) & (tmp_i_nbreadreq_fu_380_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op152_read_state1 = (~(pe_fsmState == 2'd2) & ~(pe_fsmState == 2'd1) & (tmp_29_i_nbreadreq_fu_388_p3 == 1'd1) & (tmp_i_nbreadreq_fu_380_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op165_write_state2 = ((icmp_ln1065_5_reg_3113 == 1'd1) & (meta_op_code_2_load_reg_2987 == 32'd17) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op172_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd14) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op191_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd14) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op199_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd14) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op200_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd14) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op204_write_state2 = ((((icmp_ln1065_reg_3124 == 1'd1) & (meta_op_code_2_load_reg_2987 == 32'd13) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln1065_reg_3124 == 1'd1) & (meta_op_code_2_load_reg_2987 == 32'd15) & (pe_fsmState_load_reg_2983 == 2'd2))) | ((icmp_ln1065_reg_3124 == 1'd1) & (meta_op_code_2_load_reg_2987 == 32'd16) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op207_write_state2 = ((((meta_op_code_2_load_reg_2987 == 32'd13) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd15) & (pe_fsmState_load_reg_2983 == 2'd2))) | ((meta_op_code_2_load_reg_2987 == 32'd16) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op226_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd15) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op245_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd16) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op253_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd16) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op272_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd13) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op280_write_state2 = ((meta_op_code_2_load_reg_2987 == 32'd13) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op281_write_state2 = ((((meta_op_code_2_load_reg_2987 == 32'd13) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd15) & (pe_fsmState_load_reg_2983 == 2'd2))) | ((meta_op_code_2_load_reg_2987 == 32'd16) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op291_write_state2 = ((icmp_ln1069_1_reg_3159 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd12) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op295_write_state2 = ((icmp_ln1069_1_reg_3159 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd12) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op318_write_state2 = (((icmp_ln626_reg_3169 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd7) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln626_reg_3169 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd8) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op330_write_state2 = (((icmp_ln626_reg_3169 == 1'd1) & (meta_op_code_2_load_reg_2987 == 32'd7) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln626_reg_3169 == 1'd1) & (meta_op_code_2_load_reg_2987 == 32'd8) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op340_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd7) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd8) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op343_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd7) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd8) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op344_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd7) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd8) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op350_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd7) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd8) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op379_write_state2 = ((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd6) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op397_write_state2 = ((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd10) & (pe_fsmState_load_reg_2983 == 2'd2));
end

always @ (*) begin
    ap_predicate_op407_write_state2 = (((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd10) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd6) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op410_write_state2 = (((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd10) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd6) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op411_write_state2 = (((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd10) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd6) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op417_write_state2 = (((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd10) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((icmp_ln1069_reg_3178 == 1'd0) & (meta_op_code_2_load_reg_2987 == 32'd6) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op425_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd0) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd1) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op429_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd0) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd1) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op432_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd0) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd1) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op433_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd0) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd1) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op439_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd0) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd1) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op457_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd4) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd2) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op461_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd4) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd2) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op464_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd4) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd2) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op465_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd4) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd2) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op471_write_state2 = (((meta_op_code_2_load_reg_2987 == 32'd4) & (pe_fsmState_load_reg_2983 == 2'd2)) | ((meta_op_code_2_load_reg_2987 == 32'd2) & (pe_fsmState_load_reg_2983 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op475_write_state2 = (~(pe_fsmState_load_reg_2983 == 2'd1) & ~(pe_fsmState_load_reg_2983 == 2'd2) & (tmp_29_i_reg_3193 == 1'd1) & (tmp_i_reg_3189 == 1'd1));
end

always @ (*) begin
    ap_predicate_op477_write_state3 = ((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd14) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op478_write_state3 = ((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd15) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op480_write_state3 = ((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd16) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op482_write_state3 = ((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd13) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op484_write_state3 = (((icmp_ln626_reg_3169_pp0_iter1_reg == 1'd0) & (meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd7) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)) | ((icmp_ln626_reg_3169_pp0_iter1_reg == 1'd0) & (meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd8) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op486_write_state3 = (((icmp_ln626_reg_3169_pp0_iter1_reg == 1'd1) & (meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd7) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)) | ((icmp_ln626_reg_3169_pp0_iter1_reg == 1'd1) & (meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd8) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op488_write_state3 = ((icmp_ln1069_reg_3178_pp0_iter1_reg == 1'd0) & (meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd6) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op490_write_state3 = ((icmp_ln1069_reg_3178_pp0_iter1_reg == 1'd0) & (meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd10) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op492_write_state3 = (((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd0) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)) | ((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd1) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op493_write_state3 = (((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd4) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)) | ((meta_op_code_2_load_reg_2987_pp0_iter1_reg == 32'd2) & (pe_fsmState_load_reg_2983_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op71_read_state1 = (((consumeReadInit == 1'd0) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((tmp_67_i_nbreadreq_fu_354_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)));
end

always @ (*) begin
    ap_predicate_op80_read_state1 = (((consumeReadInit == 1'd0) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((tmp_67_i_nbreadreq_fu_354_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)));
end

always @ (*) begin
    ap_predicate_op83_read_state1 = (((ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 == 1'd1) & (consumeReadInit == 1'd0) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((ap_phi_mux_consumeReadInit_load_pr_phi_fu_461_p4 == 1'd1) & (tmp_67_i_nbreadreq_fu_354_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_346_p3 == 1'd1) & (tmp_i_180_nbreadreq_fu_338_p3 == 1'd1) & (pe_fsmState == 2'd1)));
end

assign consumeReadInit_load_load_fu_669_p1 = consumeReadInit;

assign grp_fu_468_p4 = {{exHeader_header_V[6:5]}};

assign grp_fu_477_p2 = ((grp_fu_468_p4 == 2'd3) ? 1'b1 : 1'b0);

assign grp_fu_483_p4 = {{exHeader_header_V[127:120]}};

assign grp_fu_492_p4 = {{exHeader_header_V[119:112]}};

assign grp_fu_501_p4 = {{exHeader_header_V[111:104]}};

assign grp_fu_510_p4 = {{exHeader_header_V[103:96]}};

assign grp_fu_519_p3 = addr_V_reg_3064[32'd52];

assign grp_fu_526_p4 = {{addr_V_reg_3064[51:48]}};

assign grp_fu_535_p4 = {{qpn_V_reg_2992[9:6]}};

assign grp_fu_544_p3 = addr_V_1_reg_3087[32'd52];

assign grp_fu_551_p4 = {{addr_V_1_reg_3087[51:48]}};

assign grp_fu_560_p4 = {{rethHeader_header_V_reg_3038[63:56]}};

assign grp_fu_569_p4 = {{rethHeader_header_V_reg_3038[55:48]}};

assign grp_fu_578_p4 = {{rethHeader_header_V_reg_3038[47:40]}};

assign grp_fu_587_p4 = {{rethHeader_header_V_reg_3038[39:32]}};

assign grp_fu_596_p4 = {{rethHeader_header_V_reg_3038[31:24]}};

assign grp_fu_605_p4 = {{rethHeader_header_V_reg_3038[23:16]}};

assign grp_fu_614_p4 = {{rethHeader_header_V_reg_3038[15:8]}};

assign grp_fu_623_p2 = (dmaMeta_msn_V_load_reg_3056 + 24'd1);

assign grp_fu_628_p3 = rethHeader_header_V_reg_3038[32'd12];

assign grp_fu_635_p4 = {{rethHeader_header_V_reg_3038[11:8]}};

assign icmp_ln1069_1_fu_840_p2 = ((p_Result_9_fu_828_p5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_886_p2 = ((p_Result_s_fu_874_p5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln515_1_fu_994_p2 = ((trunc_ln145_fu_920_p1 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_988_p2 = ((trunc_ln145_fu_920_p1 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln626_fu_862_p2 = ((meta_op_code_2 == 32'd8) ? 1'b1 : 1'b0);

assign len_V_1_fu_2674_p2 = ($signed(zext_ln232_1_fu_2671_p1) + $signed(17'd131048));

assign len_V_fu_2772_p2 = ($signed(zext_ln232_fu_2769_p1) + $signed(17'd131048));

assign m_axis_mem_write_cmd_TVALID = regslice_both_m_axis_mem_write_cmd_U_vld_out;

assign meta_op_code_2_load_load_fu_648_p1 = meta_op_code_2;

assign or_ln174_102_i_fu_1715_p10 = {{{{{{{{{tmp_197_i_fu_1705_p4}, {tmp_196_i_fu_1695_p4}}, {tmp_195_i_fu_1685_p4}}, {tmp_54_fu_1677_p3}}, {tmp_53_fu_1669_p3}}, {tmp_52_fu_1661_p3}}, {tmp_51_fu_1653_p3}}, {tmp_190_i_fu_1643_p4}}, {trunc_ln674_4_fu_1605_p1}};

assign or_ln174_10_fu_1066_p2 = (shl_ln174_2_fu_1058_p3 | 56'd2);

assign or_ln174_110_i_fu_1536_p10 = {{{{{{{{{tmp_214_i_fu_1526_p4}, {tmp_213_i_fu_1516_p4}}, {tmp_212_i_fu_1506_p4}}, {tmp_59_fu_1498_p3}}, {tmp_58_fu_1490_p3}}, {tmp_57_fu_1482_p3}}, {tmp_56_fu_1474_p3}}, {tmp_207_i_fu_1464_p4}}, {trunc_ln674_5_fu_1423_p1}};

assign or_ln174_118_i_fu_1393_p10 = {{{{{{{{{tmp_231_i_fu_1383_p4}, {tmp_230_i_fu_1373_p4}}, {tmp_229_i_fu_1363_p4}}, {tmp_64_fu_1355_p3}}, {tmp_63_fu_1347_p3}}, {tmp_62_fu_1339_p3}}, {tmp_61_fu_1331_p3}}, {tmp_224_i_fu_1321_p4}}, {trunc_ln674_6_fu_1280_p1}};

assign or_ln174_11_fu_1108_p2 = (tmp_99_i_fu_1082_p12 | 148'd1329227995784915872903807060280344576);

assign or_ln174_125_i_cast_fu_2620_p4 = {{{{1'd1}, {meta_psn_V_1_load_reg_3027}}}, {qpn_V_reg_2992}};

assign or_ln174_12_fu_1980_p2 = (tmp_120_i_fu_1849_p12 | 148'd1329228075013078387168144653824294912);

assign or_ln174_13_fu_1875_p2 = (tmp_120_i_fu_1849_p12 | 148'd1329227995784915872903807060280344576);

assign or_ln174_14_fu_2435_p2 = (tmp_155_i_fu_2399_p17 | 148'd1329228075013078387168144653824294912);

assign or_ln174_15_fu_2278_p2 = (tmp_168_i_fu_2242_p17 | 148'd1329227995784915872903807060280344576);

assign or_ln174_16_fu_2115_p2 = (or_ln174_5_fu_2097_p8 | 161'd1461501637330902918203684832716283019655932542976);

assign or_ln174_17_fu_2174_p2 = (shl_ln174_4_fu_2167_p3 | 56'd2);

assign or_ln174_18_fu_2198_p2 = (shl_ln174_5_fu_2190_p3 | 56'd2);

assign or_ln174_19_fu_1637_p2 = (tmp_189_i_fu_1611_p12 | 148'd1329227995784915872903807060280344576);

assign or_ln174_1_fu_2879_p10 = {{{{{{{{{tmp_2_fu_2869_p4}, {tmp_1_fu_2859_p4}}, {tmp_9_fu_2849_p4}}, {tmp_25_fu_2841_p3}}, {tmp_24_fu_2833_p3}}, {tmp_23_fu_2825_p3}}, {tmp_fu_2817_p3}}, {tmp_4_fu_2807_p4}}, {48'd0}};

assign or_ln174_20_fu_1458_p2 = (tmp_206_i_fu_1429_p14 | 148'd1329227995784915872903807060280344576);

assign or_ln174_21_fu_1315_p2 = (tmp_223_i_fu_1286_p14 | 148'd1329227995784915872903807060280344576);

assign or_ln174_22_fu_2581_p2 = (or_ln174_9_fu_2563_p8 | 161'd1461501637330902918203684832716283019655932542976);

assign or_ln174_23_fu_2640_p2 = (shl_ln174_8_fu_2633_p3 | 56'd1);

assign or_ln174_24_fu_2664_p2 = (shl_ln174_3_fu_2656_p3 | 56'd1);

assign or_ln174_2_fu_2687_p5 = {{{{trunc_ln174_1_fu_2684_p1}, {8'd0}}, {sext_ln174_1_fu_2680_p1}}, {48'd0}};

assign or_ln174_3_fu_2940_p2 = (shl_ln174_6_fu_2933_p3 | 56'd2);

assign or_ln174_48_i_cast_fu_2920_p4 = {{{{1'd1}, {meta_psn_V_1_load_reg_3027}}}, {qpn_V_reg_2992}};

assign or_ln174_4_fu_2964_p2 = (shl_ln174_7_fu_2956_p3 | 56'd2);

assign or_ln174_5_fu_2097_p8 = {{{{{{{{{{{{1'd0}, {remainingLength_V_fu_1834_p2}}}, {add_ln232_10_fu_2092_p2}}}, {8'd0}}}, {grp_fu_623_p2}}}, {16'd0}}}, {trunc_ln232_10_fu_2085_p1}};

assign or_ln174_63_i_cast_fu_2718_p4 = {{{{1'd1}, {meta_psn_V_1_load_reg_3027}}}, {qpn_V_reg_2992}};

assign or_ln174_69_i_fu_1186_p10 = {{{{{{{{{tmp_107_i_fu_1176_p4}, {tmp_106_i_fu_1166_p4}}, {tmp_105_i_fu_1156_p4}}, {tmp_31_fu_1148_p3}}, {tmp_30_fu_1140_p3}}, {tmp_29_fu_1132_p3}}, {tmp_28_fu_1124_p3}}, {tmp_100_i_fu_1114_p4}}, {trunc_ln674_1_fu_1076_p1}};

assign or_ln174_6_fu_2738_p2 = (shl_ln174_9_fu_2731_p3 | 56'd2);

assign or_ln174_76_i_fu_2971_p3 = {{1'd0}, {trunc_ln232_i_reg_3197}};

assign or_ln174_78_i_fu_2058_p10 = {{{{{{{{{tmp_128_i_fu_2048_p4}, {tmp_127_i_fu_2038_p4}}, {tmp_126_i_fu_2028_p4}}, {tmp_35_fu_2020_p3}}, {tmp_34_fu_2012_p3}}, {tmp_33_fu_2004_p3}}, {tmp_32_fu_1996_p3}}, {tmp_121_i_fu_1986_p4}}, {trunc_ln674_fu_1843_p1}};

assign or_ln174_7_fu_2762_p2 = (shl_ln174_s_fu_2754_p3 | 56'd2);

assign or_ln174_80_i_fu_1953_p10 = {{{{{{{{{tmp_141_i_fu_1943_p4}, {tmp_140_i_fu_1933_p4}}, {tmp_139_i_fu_1923_p4}}, {tmp_39_fu_1915_p3}}, {tmp_38_fu_1907_p3}}, {tmp_37_fu_1899_p3}}, {tmp_36_fu_1891_p3}}, {tmp_134_i_fu_1881_p4}}, {trunc_ln674_fu_1843_p1}};

assign or_ln174_89_i_fu_2513_p15 = {{{{{{{{{{{{{{tmp_163_i_fu_2503_p4}, {tmp_162_i_fu_2493_p4}}, {tmp_161_i_fu_2483_p4}}, {tmp_44_fu_2475_p3}}, {tmp_43_fu_2467_p3}}, {tmp_42_fu_2459_p3}}, {tmp_41_fu_2451_p3}}, {tmp_156_i_fu_2441_p4}}, {grp_fu_605_p4}}, {grp_fu_596_p4}}, {grp_fu_587_p4}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}};

assign or_ln174_8_fu_1042_p2 = (shl_ln174_1_fu_1035_p3 | 56'd2);

assign or_ln174_91_i_fu_2356_p15 = {{{{{{{{{{{{{{tmp_176_i_fu_2346_p4}, {tmp_175_i_fu_2336_p4}}, {tmp_174_i_fu_2326_p4}}, {tmp_49_fu_2318_p3}}, {tmp_48_fu_2310_p3}}, {tmp_47_fu_2302_p3}}, {tmp_46_fu_2294_p3}}, {tmp_169_i_fu_2284_p4}}, {grp_fu_605_p4}}, {grp_fu_596_p4}}, {grp_fu_587_p4}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}};

assign or_ln174_98_i_cast_fu_2154_p4 = {{{{1'd1}, {meta_psn_V_1_load_reg_3027}}}, {qpn_V_reg_2992}};

assign or_ln174_9_fu_2563_p8 = {{{{{{{{{{{{1'd0}, {remainingLength_V_1_fu_2208_p2}}}, {add_ln232_14_fu_2557_p2}}}, {8'd0}}}, {grp_fu_623_p2}}}, {16'd0}}}, {trunc_ln232_13_fu_2550_p1}};

assign or_ln174_fu_2801_p2 = (or_ln174_s_fu_2785_p7 | 148'd79228162514264337593543950336);

assign or_ln174_s_fu_2785_p7 = {{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_fu_2782_p1}}, {44'd0}}, {sext_ln174_fu_2778_p1}}, {64'd0}};

assign or_ln515_fu_1000_p2 = (icmp_ln515_fu_988_p2 | icmp_ln515_1_fu_994_p2);

assign p_10_fu_1768_p6 = {{{{{{{{1'd1}, {ctl_V_reg_3097}}}, {sext_ln174_3_fu_1764_p1}}}, {dmaMeta_msn_V_load_reg_3056}}}, {trunc_ln232_11_fu_1742_p1}};

assign p_11_fu_1589_p6 = {{{{{{{{1'd1}, {ctl_V_reg_3097}}}, {sext_ln174_4_fu_1585_p1}}}, {dmaMeta_msn_V_load_reg_3056}}}, {trunc_ln232_12_fu_1563_p1}};

assign p_12_fu_2607_p5 = {{{{{{1'd1}, {tmp_237_i_fu_2597_p4}}}, {tmp_235_i_fu_2587_p4}}}, {trunc_ln232_13_fu_2550_p1}};

assign p_4_fu_2707_p4 = {{{{98'd158456325028528675187087900672}, {grp_fu_623_p2}}}, {trunc_ln232_5_fu_2704_p1}};

assign p_5_fu_1239_p6 = {{{{{{{{1'd1}, {ctl_V_1_reg_3075}}}, {sext_ln174_2_fu_1235_p1}}}, {dmaMeta_msn_V_load_reg_3056}}}, {trunc_ln232_6_fu_1213_p1}};

assign p_7_fu_1816_p4 = {{{{98'd158456325028528675187087900672}, {grp_fu_623_p2}}}, {trunc_ln232_7_fu_1813_p1}};

assign p_8_fu_1269_p3 = {{qpn_V_reg_2992}, {32'd0}};

assign p_9_fu_2141_p5 = {{{{{{1'd1}, {tmp_180_i_fu_2131_p4}}}, {tmp_178_i_fu_2121_p4}}}, {trunc_ln232_10_fu_2085_p1}};

assign p_Result_8_fu_2216_p9 = {{{{{{{{trunc_ln674_2_fu_2213_p1}, {grp_fu_614_p4}}, {grp_fu_605_p4}}, {grp_fu_596_p4}}, {grp_fu_587_p4}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}};

assign p_Result_9_fu_828_p5 = {{{{grp_fu_510_p4}, {grp_fu_501_p4}}, {grp_fu_492_p4}}, {grp_fu_483_p4}};

assign p_Result_s_fu_874_p5 = {{{{grp_fu_510_p4}, {grp_fu_501_p4}}, {grp_fu_492_p4}}, {grp_fu_483_p4}};

assign p_s_fu_2909_p4 = {{{{98'd158456325028528675187087900672}, {grp_fu_623_p2}}}, {trunc_ln232_fu_2906_p1}};

assign payLoadLength_V_4_fu_856_p2 = ($signed(zext_ln232_2_fu_852_p1) + $signed(17'd131048));

assign payLoadLength_V_5_fu_816_p2 = ($signed(zext_ln232_6_fu_812_p1) + $signed(17'd131044));

assign payLoadLength_V_6_fu_800_p2 = ($signed(zext_ln232_3_fu_796_p1) + $signed(17'd131048));

assign payLoadLength_V_fu_896_p2 = ($signed(zext_ln232_5_fu_892_p1) + $signed(17'd131032));

assign remainingLength_V_1_fu_2208_p2 = ($signed(p_Result_s_reg_3173) - $signed(sext_ln492_1_fu_2205_p1));

assign remainingLength_V_fu_1834_p2 = ($signed(dmaMeta_dma_length_V) - $signed(sext_ln492_fu_1827_p1));

assign rx_readRequestFifo_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd1}, {meta_psn_V_1_load_reg_3027}}}, {tmp_41_i_reg_3154}}}, {tmp_40_i_reg_3149}}}, {tmp_39_i_reg_3144}}}, {tmp_38_i_reg_3139}}}, {trunc_ln674_3_fu_1781_p1}}}, {grp_fu_614_p4}}}, {grp_fu_605_p4}}}, {grp_fu_596_p4}}}, {grp_fu_587_p4}}}, {grp_fu_578_p4}}}, {grp_fu_569_p4}}}, {grp_fu_560_p4}}}, {qpn_V_reg_2992}};

assign sext_ln174_1_fu_2680_p1 = $signed(len_V_1_fu_2674_p2);

assign sext_ln174_2_fu_1235_p1 = $signed(tmp_7_fu_1228_p3);

assign sext_ln174_3_fu_1764_p1 = $signed(tmp_10_fu_1757_p3);

assign sext_ln174_4_fu_1585_p1 = $signed(tmp_11_fu_1578_p3);

assign sext_ln174_fu_2778_p1 = $signed(len_V_fu_2772_p2);

assign sext_ln209_1_fu_1840_p1 = payLoadLength_V_4_reg_3163;

assign sext_ln209_2_fu_2393_p1 = payLoadLength_V_reg_3182;

assign sext_ln209_3_fu_2236_p1 = payLoadLength_V_reg_3182;

assign sext_ln209_4_fu_1602_p1 = payLoadLength_V_5_reg_3128;

assign sext_ln209_5_fu_1420_p1 = payLoadLength_V_5_reg_3128;

assign sext_ln209_6_fu_1277_p1 = payLoadLength_V_5_reg_3128;

assign sext_ln209_fu_1073_p1 = payLoadLength_V_6_reg_3117;

assign sext_ln232_1_fu_1745_p1 = payLoadLength_V_5_reg_3128;

assign sext_ln232_2_fu_1566_p1 = payLoadLength_V_5_reg_3128;

assign sext_ln232_fu_1216_p1 = payLoadLength_V_6_reg_3117;

assign sext_ln492_1_fu_2205_p1 = payLoadLength_V_reg_3182;

assign sext_ln492_fu_1827_p1 = payLoadLength_V_4_reg_3163;

assign shl_ln174_1_fu_1035_p3 = {{qpn_V_reg_2992}, {32'd0}};

assign shl_ln174_2_fu_1058_p3 = {{tmp_6_fu_1048_p4}, {32'd0}};

assign shl_ln174_3_fu_2656_p3 = {{tmp_12_fu_2646_p4}, {32'd0}};

assign shl_ln174_4_fu_2167_p3 = {{qpn_V_reg_2992}, {32'd0}};

assign shl_ln174_5_fu_2190_p3 = {{tmp_8_fu_2180_p4}, {32'd0}};

assign shl_ln174_6_fu_2933_p3 = {{qpn_V_reg_2992}, {32'd0}};

assign shl_ln174_7_fu_2956_p3 = {{tmp_3_fu_2946_p4}, {32'd0}};

assign shl_ln174_8_fu_2633_p3 = {{qpn_V_reg_2992}, {32'd0}};

assign shl_ln174_9_fu_2731_p3 = {{qpn_V_reg_2992}, {32'd0}};

assign shl_ln174_s_fu_2754_p3 = {{tmp_5_fu_2744_p4}, {32'd0}};

assign tmp_100_i_fu_1114_p4 = {{or_ln174_11_fu_1108_p2[91:64]}};

assign tmp_105_i_fu_1156_p4 = {{or_ln174_11_fu_1108_p2[131:128]}};

assign tmp_106_i_fu_1166_p4 = {{or_ln174_11_fu_1108_p2[141:136]}};

assign tmp_107_i_fu_1176_p4 = {{or_ln174_11_fu_1108_p2[147:144]}};

assign tmp_10_fu_1757_p3 = {{payLoadLength_V_5_reg_3128}, {add_ln232_11_fu_1752_p2}};

assign tmp_11_fu_1578_p3 = {{payLoadLength_V_5_reg_3128}, {add_ln232_12_fu_1573_p2}};

assign tmp_120_i_fu_1849_p12 = {{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_2_fu_1846_p1}}, {4'd0}}, {grp_fu_526_p4}}, {23'd0}}, {grp_fu_519_p3}}, {12'd0}}, {sext_ln209_1_fu_1840_p1}}, {16'd0}}, {trunc_ln674_fu_1843_p1}};

assign tmp_121_i_fu_1986_p4 = {{or_ln174_12_fu_1980_p2[91:64]}};

assign tmp_126_i_fu_2028_p4 = {{or_ln174_12_fu_1980_p2[131:128]}};

assign tmp_127_i_fu_2038_p4 = {{or_ln174_12_fu_1980_p2[141:136]}};

assign tmp_128_i_fu_2048_p4 = {{or_ln174_12_fu_1980_p2[147:144]}};

assign tmp_12_fu_2646_p4 = {{or_ln174_23_fu_2640_p2[55:32]}};

assign tmp_134_i_fu_1881_p4 = {{or_ln174_13_fu_1875_p2[91:64]}};

assign tmp_139_i_fu_1923_p4 = {{or_ln174_13_fu_1875_p2[131:128]}};

assign tmp_140_i_fu_1933_p4 = {{or_ln174_13_fu_1875_p2[141:136]}};

assign tmp_141_i_fu_1943_p4 = {{or_ln174_13_fu_1875_p2[147:144]}};

assign tmp_149_i_fu_1255_p4 = {{{meta_psn_V_1_load_reg_3027}, {16'd0}}, {trunc_ln232_8_fu_1252_p1}};

assign tmp_150_i_fu_1021_p4 = {{{meta_psn_V_1_load_reg_3027}, {16'd0}}, {trunc_ln232_9_fu_1018_p1}};

assign tmp_155_i_fu_2399_p17 = {{{{{{{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_4_fu_2396_p1}}, {4'd0}}, {grp_fu_635_p4}}, {23'd0}}, {grp_fu_628_p3}}, {12'd0}}, {sext_ln209_2_fu_2393_p1}}, {16'd0}}, {grp_fu_605_p4}}, {grp_fu_596_p4}}, {grp_fu_587_p4}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}};

assign tmp_156_i_fu_2441_p4 = {{or_ln174_14_fu_2435_p2[91:64]}};

assign tmp_161_i_fu_2483_p4 = {{or_ln174_14_fu_2435_p2[131:128]}};

assign tmp_162_i_fu_2493_p4 = {{or_ln174_14_fu_2435_p2[141:136]}};

assign tmp_163_i_fu_2503_p4 = {{or_ln174_14_fu_2435_p2[147:144]}};

assign tmp_168_i_fu_2242_p17 = {{{{{{{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_5_fu_2239_p1}}, {4'd0}}, {grp_fu_635_p4}}, {23'd0}}, {grp_fu_628_p3}}, {12'd0}}, {sext_ln209_3_fu_2236_p1}}, {16'd0}}, {grp_fu_605_p4}}, {grp_fu_596_p4}}, {grp_fu_587_p4}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}};

assign tmp_169_i_fu_2284_p4 = {{or_ln174_15_fu_2278_p2[91:64]}};

assign tmp_174_i_fu_2326_p4 = {{or_ln174_15_fu_2278_p2[131:128]}};

assign tmp_175_i_fu_2336_p4 = {{or_ln174_15_fu_2278_p2[141:136]}};

assign tmp_176_i_fu_2346_p4 = {{or_ln174_15_fu_2278_p2[147:144]}};

assign tmp_178_i_fu_2121_p4 = {{or_ln174_16_fu_2115_p2[55:32]}};

assign tmp_180_i_fu_2131_p4 = {{or_ln174_16_fu_2115_p2[160:64]}};

assign tmp_189_i_fu_1611_p12 = {{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_6_fu_1608_p1}}, {4'd0}}, {grp_fu_551_p4}}, {23'd0}}, {grp_fu_544_p3}}, {12'd0}}, {sext_ln209_4_fu_1602_p1}}, {16'd0}}, {trunc_ln674_4_fu_1605_p1}};

assign tmp_190_i_fu_1643_p4 = {{or_ln174_19_fu_1637_p2[91:64]}};

assign tmp_195_i_fu_1685_p4 = {{or_ln174_19_fu_1637_p2[131:128]}};

assign tmp_196_i_fu_1695_p4 = {{or_ln174_19_fu_1637_p2[141:136]}};

assign tmp_197_i_fu_1705_p4 = {{or_ln174_19_fu_1637_p2[147:144]}};

assign tmp_1_fu_2859_p4 = {{or_ln174_fu_2801_p2[141:136]}};

assign tmp_206_i_fu_1429_p14 = {{{{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_7_fu_1426_p1}}, {4'd0}}, {grp_fu_551_p4}}, {23'd0}}, {grp_fu_544_p3}}, {7'd0}}, {ctl_V_reg_3097}}, {4'd0}}, {sext_ln209_5_fu_1420_p1}}, {16'd0}}, {trunc_ln674_5_fu_1423_p1}};

assign tmp_207_i_fu_1464_p4 = {{or_ln174_20_fu_1458_p2[91:64]}};

assign tmp_212_i_fu_1506_p4 = {{or_ln174_20_fu_1458_p2[131:128]}};

assign tmp_213_i_fu_1516_p4 = {{or_ln174_20_fu_1458_p2[141:136]}};

assign tmp_214_i_fu_1526_p4 = {{or_ln174_20_fu_1458_p2[147:144]}};

assign tmp_223_i_fu_1286_p14 = {{{{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_8_fu_1283_p1}}, {4'd0}}, {grp_fu_526_p4}}, {23'd0}}, {grp_fu_519_p3}}, {7'd0}}, {ctl_V_1_reg_3075}}, {4'd0}}, {sext_ln209_6_fu_1277_p1}}, {16'd0}}, {trunc_ln674_6_fu_1280_p1}};

assign tmp_224_i_fu_1321_p4 = {{or_ln174_21_fu_1315_p2[91:64]}};

assign tmp_229_i_fu_1363_p4 = {{or_ln174_21_fu_1315_p2[131:128]}};

assign tmp_230_i_fu_1373_p4 = {{or_ln174_21_fu_1315_p2[141:136]}};

assign tmp_231_i_fu_1383_p4 = {{or_ln174_21_fu_1315_p2[147:144]}};

assign tmp_235_i_fu_2587_p4 = {{or_ln174_22_fu_2581_p2[55:32]}};

assign tmp_237_i_fu_2597_p4 = {{or_ln174_22_fu_2581_p2[160:64]}};

assign tmp_23_fu_2825_p3 = or_ln174_fu_2801_p2[32'd104];

assign tmp_24_fu_2833_p3 = or_ln174_fu_2801_p2[32'd112];

assign tmp_25_fu_2841_p3 = or_ln174_fu_2801_p2[32'd120];

assign tmp_28_fu_1124_p3 = or_ln174_11_fu_1108_p2[32'd96];

assign tmp_29_fu_1132_p3 = or_ln174_11_fu_1108_p2[32'd104];

assign tmp_29_i_nbreadreq_fu_388_p3 = rx_drop2exhFsm_MetaFifo_empty_n;

assign tmp_2_fu_2869_p4 = {{or_ln174_fu_2801_p2[147:144]}};

assign tmp_30_fu_1140_p3 = or_ln174_11_fu_1108_p2[32'd112];

assign tmp_31_fu_1148_p3 = or_ln174_11_fu_1108_p2[32'd120];

assign tmp_32_fu_1996_p3 = or_ln174_12_fu_1980_p2[32'd96];

assign tmp_33_fu_2004_p3 = or_ln174_12_fu_1980_p2[32'd104];

assign tmp_34_fu_2012_p3 = or_ln174_12_fu_1980_p2[32'd112];

assign tmp_35_fu_2020_p3 = or_ln174_12_fu_1980_p2[32'd120];

assign tmp_36_fu_1891_p3 = or_ln174_13_fu_1875_p2[32'd96];

assign tmp_37_fu_1899_p3 = or_ln174_13_fu_1875_p2[32'd104];

assign tmp_38_fu_1907_p3 = or_ln174_13_fu_1875_p2[32'd112];

assign tmp_39_fu_1915_p3 = or_ln174_13_fu_1875_p2[32'd120];

assign tmp_3_fu_2946_p4 = {{or_ln174_3_fu_2940_p2[55:32]}};

assign tmp_41_fu_2451_p3 = or_ln174_14_fu_2435_p2[32'd96];

assign tmp_42_fu_2459_p3 = or_ln174_14_fu_2435_p2[32'd104];

assign tmp_43_fu_2467_p3 = or_ln174_14_fu_2435_p2[32'd112];

assign tmp_44_fu_2475_p3 = or_ln174_14_fu_2435_p2[32'd120];

assign tmp_45_i_nbreadreq_fu_346_p3 = exh_lengthFifo_empty_n;

assign tmp_46_fu_2294_p3 = or_ln174_15_fu_2278_p2[32'd96];

assign tmp_47_fu_2302_p3 = or_ln174_15_fu_2278_p2[32'd104];

assign tmp_48_fu_2310_p3 = or_ln174_15_fu_2278_p2[32'd112];

assign tmp_49_fu_2318_p3 = or_ln174_15_fu_2278_p2[32'd120];

assign tmp_4_fu_2807_p4 = {{or_ln174_fu_2801_p2[91:64]}};

assign tmp_51_fu_1653_p3 = or_ln174_19_fu_1637_p2[32'd96];

assign tmp_52_fu_1661_p3 = or_ln174_19_fu_1637_p2[32'd104];

assign tmp_53_fu_1669_p3 = or_ln174_19_fu_1637_p2[32'd112];

assign tmp_54_fu_1677_p3 = or_ln174_19_fu_1637_p2[32'd120];

assign tmp_56_fu_1474_p3 = or_ln174_20_fu_1458_p2[32'd96];

assign tmp_57_fu_1482_p3 = or_ln174_20_fu_1458_p2[32'd104];

assign tmp_58_fu_1490_p3 = or_ln174_20_fu_1458_p2[32'd112];

assign tmp_59_fu_1498_p3 = or_ln174_20_fu_1458_p2[32'd120];

assign tmp_5_fu_2744_p4 = {{or_ln174_6_fu_2738_p2[55:32]}};

assign tmp_61_fu_1331_p3 = or_ln174_21_fu_1315_p2[32'd96];

assign tmp_62_fu_1339_p3 = or_ln174_21_fu_1315_p2[32'd104];

assign tmp_63_fu_1347_p3 = or_ln174_21_fu_1315_p2[32'd112];

assign tmp_64_fu_1355_p3 = or_ln174_21_fu_1315_p2[32'd120];

assign tmp_67_i_nbreadreq_fu_354_p3 = retrans2rx_init_empty_n;

assign tmp_6_fu_1048_p4 = {{or_ln174_8_fu_1042_p2[55:32]}};

assign tmp_7_fu_1228_p3 = {{payLoadLength_V_6_reg_3117}, {add_ln232_5_fu_1223_p2}};

assign tmp_8_fu_2180_p4 = {{or_ln174_17_fu_2174_p2[55:32]}};

assign tmp_99_i_fu_1082_p12 = {{{{{{{{{{{grp_fu_535_p4}, {2'd0}}, {trunc_ln174_3_fu_1079_p1}}, {4'd0}}, {grp_fu_526_p4}}, {23'd0}}, {grp_fu_519_p3}}, {12'd0}}, {sext_ln209_fu_1073_p1}}, {16'd0}}, {trunc_ln674_1_fu_1076_p1}};

assign tmp_9_fu_2849_p4 = {{or_ln174_fu_2801_p2[131:128]}};

assign tmp_fu_2817_p3 = or_ln174_fu_2801_p2[32'd96];

assign tmp_i_180_nbreadreq_fu_338_p3 = msnTable2rxExh_rsp_empty_n;

assign tmp_i_nbreadreq_fu_380_p3 = rx_fsm2exh_MetaFifo_empty_n;

assign trunc_ln145_2_fu_698_p1 = msnTable2rxExh_rsp_dout[23:0];

assign trunc_ln145_3_fu_760_p1 = retrans2rx_init_dout[63:0];

assign trunc_ln145_fu_920_p1 = rx_fsm2exh_MetaFifo_dout[31:0];

assign trunc_ln174_1_fu_2684_p1 = qpn_V_reg_2992[9:0];

assign trunc_ln174_2_fu_1846_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_3_fu_1079_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_4_fu_2396_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_5_fu_2239_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_6_fu_1608_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_7_fu_1426_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_8_fu_1283_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln174_fu_2782_p1 = qpn_V_reg_2992[5:0];

assign trunc_ln232_10_fu_2085_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_11_fu_1742_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_12_fu_1563_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_13_fu_2550_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_5_fu_2704_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_6_fu_1213_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_7_fu_1813_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_8_fu_1252_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_9_fu_1018_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln232_fu_2906_p1 = qpn_V_reg_2992[15:0];

assign trunc_ln674_1_fu_1076_p1 = addr_V_reg_3064[47:0];

assign trunc_ln674_2_fu_2213_p1 = rethHeader_header_V_reg_3038[7:0];

assign trunc_ln674_3_fu_1781_p1 = rethHeader_header_V_reg_3038[7:0];

assign trunc_ln674_4_fu_1605_p1 = addr_V_1_reg_3087[47:0];

assign trunc_ln674_5_fu_1423_p1 = addr_V_1_reg_3087[47:0];

assign trunc_ln674_6_fu_1280_p1 = addr_V_reg_3064[47:0];

assign trunc_ln674_fu_1843_p1 = addr_V_reg_3064[47:0];

assign zext_ln174_11_fu_2928_p1 = or_ln174_48_i_cast_fu_2920_p4;

assign zext_ln174_12_fu_2699_p1 = or_ln174_2_fu_2687_p5;

assign zext_ln174_13_fu_2726_p1 = or_ln174_63_i_cast_fu_2718_p4;

assign zext_ln174_14_fu_1208_p1 = or_ln174_69_i_fu_1186_p10;

assign zext_ln174_15_fu_2978_p1 = or_ln174_76_i_fu_2971_p3;

assign zext_ln174_16_fu_2080_p1 = or_ln174_78_i_fu_2058_p10;

assign zext_ln174_17_fu_1975_p1 = or_ln174_80_i_fu_1953_p10;

assign zext_ln174_18_fu_1264_p1 = tmp_149_i_fu_1255_p4;

assign zext_ln174_19_fu_1030_p1 = tmp_150_i_fu_1021_p4;

assign zext_ln174_20_fu_2545_p1 = or_ln174_89_i_fu_2513_p15;

assign zext_ln174_21_fu_2388_p1 = or_ln174_91_i_fu_2356_p15;

assign zext_ln174_22_fu_2162_p1 = or_ln174_98_i_cast_fu_2154_p4;

assign zext_ln174_23_fu_1737_p1 = or_ln174_102_i_fu_1715_p10;

assign zext_ln174_24_fu_1558_p1 = or_ln174_110_i_fu_1536_p10;

assign zext_ln174_25_fu_1415_p1 = or_ln174_118_i_fu_1393_p10;

assign zext_ln174_26_fu_2628_p1 = or_ln174_125_i_cast_fu_2620_p4;

assign zext_ln174_fu_2901_p1 = or_ln174_1_fu_2879_p10;

assign zext_ln232_10_fu_2553_p1 = $unsigned(sext_ln492_1_fu_2205_p1);

assign zext_ln232_1_fu_2671_p1 = udpLength_V_load_reg_3081;

assign zext_ln232_2_fu_852_p1 = udpLength_V;

assign zext_ln232_3_fu_796_p1 = udpLength_V;

assign zext_ln232_4_fu_1219_p1 = $unsigned(sext_ln232_fu_1216_p1);

assign zext_ln232_5_fu_892_p1 = udpLength_V;

assign zext_ln232_6_fu_812_p1 = udpLength_V;

assign zext_ln232_7_fu_2088_p1 = $unsigned(sext_ln492_fu_1827_p1);

assign zext_ln232_8_fu_1748_p1 = $unsigned(sext_ln232_1_fu_1745_p1);

assign zext_ln232_9_fu_1569_p1 = $unsigned(sext_ln232_2_fu_1566_p1);

assign zext_ln232_fu_2769_p1 = udpLength_V_load_reg_3081;

endmodule //rocev2_top_rx_exh_fsm_512_0_s
