0.6
2017.4
Dec 15 2017
21:07:18
F:/Github/Computer_Organization/src/project_13/project_13.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/Github/Computer_Organization/src/project_13/project_13.srcs/sim_1/new/ControlIO32_sim.v,1558361411,verilog,,,,ControlIO32_sim,,,,,,,,
F:/Github/Computer_Organization/src/project_13/project_13.srcs/sim_1/new/ram_sim.v,1527943918,verilog,,,,ram_sim,,,,,,,,
F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/ip/RAM/sim/RAM.v,1557802913,verilog,,F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/dmemory32.v,,RAM,,,,,,,,
F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/control32.v,1558361677,verilog,,F:/Github/Computer_Organization/src/project_13/project_13.srcs/sim_1/new/ControlIO32_sim.v,,control32,,,,,,,,
F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/dmemory32.v,1558359352,verilog,,F:/Github/Computer_Organization/src/project_13/project_13.srcs/sim_1/new/ram_sim.v,,dmemory32,,,,,,,,
