Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_se6h4cq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_se6h4cq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_u6yp66a.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_u6yp66a.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_vd7rmzq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_vd7rmzq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_a3opjsa.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_a3opjsa.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_is25pci.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_is25pci.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_is25pci.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_is25pci.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_bwzjejy.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_bwzjejy.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_bwzjejy.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_bwzjejy.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_vid2ffq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vid2ffq.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_vid2ffq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vid2ffq.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_5jv4g3i.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_5jv4g3i.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_5jv4g3i.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_5jv4g3i.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_7r73xsq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_7r73xsq.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_altera_merlin_router_181_7r73xsq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Git/AnalogDevice/projects/daq2/a10soc/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_7r73xsq.sv Line: 49
