library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity generic_adder is
generic(bit_count:integer range 1 to 8 := 8);
port(
	X:std_logic_vector(bit_count-1 downto 0);
	Y:std_logic_vector(bit_count-1 downto 0);
	C_in:std_logic;
	Sum:std_logic_vector(bit_count-1 downto 0);
	C_out:out std_logic;
);
end generic_adder;

architecture adder of generic_adder is
signal temp:std_logic_vector(bit_count downto 0);
begin
	temp <= ('0'&X) + Y +C_in;
	Sum <= temp(bit_count-1 downto 0);
	C_out <= temp(bit_count);
end adder;
