<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_c9246d1a_A10110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110')">rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173634"  onclick="showContent('inst_tag_173634')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173634_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173634_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173634_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173634_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173635"  onclick="showContent('inst_tag_173635')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173635_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173635_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173635_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173635_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173636"  onclick="showContent('inst_tag_173636')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173636_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173636_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173636_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173636_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173637"  onclick="showContent('inst_tag_173637')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173637_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173637_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173637_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173637_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173638"  onclick="showContent('inst_tag_173638')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173638_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173638_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173638_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173638_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173639"  onclick="showContent('inst_tag_173639')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173639_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173639_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173639_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173639_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173640"  onclick="showContent('inst_tag_173640')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173640_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173640_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173640_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173640_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173641"  onclick="showContent('inst_tag_173641')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173641_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173641_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173641_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173641_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173642"  onclick="showContent('inst_tag_173642')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173642_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173642_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173642_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173642_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173643"  onclick="showContent('inst_tag_173643')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173643_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173643_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173643_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173643_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173644"  onclick="showContent('inst_tag_173644')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173644_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173644_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173644_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173644_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173645"  onclick="showContent('inst_tag_173645')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173645_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173645_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173645_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173645_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173646"  onclick="showContent('inst_tag_173646')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173646_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173646_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173646_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173646_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173647"  onclick="showContent('inst_tag_173647')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173647_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173647_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173647_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173647_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173648"  onclick="showContent('inst_tag_173648')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173648_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173648_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173648_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173648_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173649"  onclick="showContent('inst_tag_173649')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173649_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173649_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173649_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173649_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173650"  onclick="showContent('inst_tag_173650')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173650_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173650_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173650_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173650_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173651"  onclick="showContent('inst_tag_173651')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173651_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173651_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173651_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173651_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173652"  onclick="showContent('inst_tag_173652')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173652_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173652_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173652_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173652_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173653"  onclick="showContent('inst_tag_173653')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173653_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173653_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173653_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173653_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173654"  onclick="showContent('inst_tag_173654')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173654_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173654_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173654_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173654_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2014.html#inst_tag_173655"  onclick="showContent('inst_tag_173655')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></td>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173655_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173655_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173655_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173655_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_173634'>
<hr>
<a name="inst_tag_173634"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173634" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173634_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173634_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173634_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173634_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61565" >SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173635'>
<hr>
<a name="inst_tag_173635"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173635" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173635_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173635_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173635_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173635_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61566" >SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173636'>
<hr>
<a name="inst_tag_173636"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173636" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173636_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173636_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173636_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173636_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61567" >SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173637'>
<hr>
<a name="inst_tag_173637"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173637" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173637_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173637_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173637_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173637_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61568" >SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173638'>
<hr>
<a name="inst_tag_173638"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173638" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173638_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173638_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173638_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173638_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61569" >SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173639'>
<hr>
<a name="inst_tag_173639"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173639" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173639_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173639_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173639_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173639_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61570" >SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173640'>
<hr>
<a name="inst_tag_173640"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173640" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173640_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173640_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173640_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173640_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61571" >SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173641'>
<hr>
<a name="inst_tag_173641"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173641" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173641_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173641_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173641_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173641_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61572" >SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173642'>
<hr>
<a name="inst_tag_173642"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173642" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173642_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173642_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173642_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173642_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61573" >SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173643'>
<hr>
<a name="inst_tag_173643"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173643" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173643_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173643_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173643_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173643_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61574" >SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173644'>
<hr>
<a name="inst_tag_173644"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173644" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173644_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173644_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173644_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173644_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61575" >SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173645'>
<hr>
<a name="inst_tag_173645"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173645" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173645_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173645_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173645_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173645_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61576" >SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173646'>
<hr>
<a name="inst_tag_173646"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173646" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173646_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173646_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173646_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173646_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61577" >SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173647'>
<hr>
<a name="inst_tag_173647"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173647" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173647_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173647_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173647_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173647_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61578" >SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173648'>
<hr>
<a name="inst_tag_173648"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173648" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173648_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173648_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173648_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173648_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61579" >SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173649'>
<hr>
<a name="inst_tag_173649"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173649" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173649_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173649_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173649_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173649_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61580" >SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173650'>
<hr>
<a name="inst_tag_173650"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173650" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173650_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173650_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173650_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173650_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61581" >SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173651'>
<hr>
<a name="inst_tag_173651"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173651" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173651_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173651_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173651_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173651_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61582" >SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173652'>
<hr>
<a name="inst_tag_173652"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173652" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173652_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173652_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173652_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173652_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61583" >SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173653'>
<hr>
<a name="inst_tag_173653"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173653_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173653_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173653_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173653_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61584" >SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173654'>
<hr>
<a name="inst_tag_173654"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173654_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173654_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173654_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173654_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61585" >SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_173655'>
<hr>
<a name="inst_tag_173655"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_173655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"><a href="mod2014.html#inst_tag_173655_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod2014.html#inst_tag_173655_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2014.html#inst_tag_173655_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2014.html#inst_tag_173655_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.73</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod874.html#inst_tag_61586" >SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2014.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2014.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2014.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2014.html" >rsnoc_z_H_R_U_P_B_c9246d1a_A10110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173634'>
<a name="inst_tag_173634_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173634" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173634_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173634" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173634_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173634" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173634_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173634" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173635'>
<a name="inst_tag_173635_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173635" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173635_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173635" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173635_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173635" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173635_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173635" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173636'>
<a name="inst_tag_173636_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173636" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173636_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173636" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173636_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173636" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173636_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173636" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173637'>
<a name="inst_tag_173637_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173637" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173637_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173637" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173637_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173637" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173637_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173637" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173638'>
<a name="inst_tag_173638_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173638" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173638_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173638" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173638_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173638" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173638_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173638" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173639'>
<a name="inst_tag_173639_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173639" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173639_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173639" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173639_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173639" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173639_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173639" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_acpu_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173640'>
<a name="inst_tag_173640_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173640" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173640_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173640" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173640_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173640" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173640_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173640" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173641'>
<a name="inst_tag_173641_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173641" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173641_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173641" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173641_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173641" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173641_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173641" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173642'>
<a name="inst_tag_173642_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173642" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173642_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173642" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173642_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173642" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173642_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173642" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_dma_axi_m1_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173643'>
<a name="inst_tag_173643_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173643" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173643_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173643" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173643_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173643" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173643_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173643" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_gbe_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173644'>
<a name="inst_tag_173644_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173644" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173644_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173644" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173644_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173644" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173644_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173644" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_jtag_axi_m0_I_SubEdgesSlowTx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173645'>
<a name="inst_tag_173645_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173645" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173645_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173645" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173645_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173645" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173645_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173645" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ACPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173646'>
<a name="inst_tag_173646_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173646" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173646_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173646" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173646_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173646" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173646_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173646" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_ARM_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173647'>
<a name="inst_tag_173647_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173647" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173647_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173647" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173647_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173647" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173647_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173647" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_BCPU_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173648'>
<a name="inst_tag_173648_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173648" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173648_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173648" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173648_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173648" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173648_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173648" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_DMA_probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173649'>
<a name="inst_tag_173649_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173649" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173649_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173649" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173649_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173649" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173649_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173649" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_GBE_Probe_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173650'>
<a name="inst_tag_173650_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173650" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173650_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173650" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173650_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173650" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173650_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173650" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_acpu_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173651'>
<a name="inst_tag_173651_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173651" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173651_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173651" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173651_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173651" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173651_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173651" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_bcpu_ahb_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173652'>
<a name="inst_tag_173652_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173652" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173652_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173652" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173652_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173652" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173652_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173652" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173653'>
<a name="inst_tag_173653_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173653_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173653_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173653_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173653" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_dma_axi_m1_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173654'>
<a name="inst_tag_173654_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173654_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173654_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173654_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173654" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_gbe_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_173655'>
<a name="inst_tag_173655_Line"></a>
<b>Line Coverage for Instance : <a href="mod2014.html#inst_tag_173655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92076</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92083</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>92090</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92060                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92061      1/1          		if ( ! Sys_Clk_RstN )
92062      1/1          			Full &lt;= #1.0 ( 1'b0 );
92063      1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
92064                   	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
92065                   	assign Sys_Pwr_WakeUp = 1'b0;
92066                   	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
92067                   	assign Tx_Data = RxInt_Data;
92068                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92069      1/1          		if ( ! Sys_Clk_RstN )
92070      1/1          			Reg_Data &lt;= #1.0 ( 10'b0 );
92071      1/1          		else if ( RxVld &amp; RxRdy )
92072      <font color = "red">0/1     ==>  			Reg_Data &lt;= #1.0 ( Rx_Data );</font>
                        MISSING_ELSE
92073                   	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
92074                   	assign Tx_Head = RxInt_Head;
92075                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92076      1/1          		if ( ! Sys_Clk_RstN )
92077      1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
92078      1/1          		else if ( RxVld &amp; RxRdy )
92079      <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
92080                   	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
92081                   	assign Tx_Tail = RxInt_Tail;
92082                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
92083      1/1          		if ( ! Sys_Clk_RstN )
92084      1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
92085      1/1          		else if ( RxVld &amp; RxRdy )
92086      <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
92087                   	// synopsys translate_off
92088                   	// synthesis translate_off
92089                   	always @( posedge Sys_Clk )
92090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
92091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
92092      <font color = "grey">unreachable  </font>				dontStop = 0;
92093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
92094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
92095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
92096      <font color = "grey">unreachable  </font>					$stop;
92097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
92098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_173655_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2014.html#inst_tag_173655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92066
 EXPRESSION (Full ? Reg_Data : Rx_Data)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92073
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92080
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_173655_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2014.html#inst_tag_173655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_173655_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2014.html#inst_tag_173655" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_jtag_axi_m0_I_SubEdgesSlowRx_BwdFwdPipe.ubc9246d1a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">92080</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">92061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92083</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92066      	assign RxInt_Data = Full ? Reg_Data : Rx_Data;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92073      	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92080      	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92061      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92062      			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92063      		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92069      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92070      			Reg_Data <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
92071      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92072      			Reg_Data <= #1.0 ( Rx_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92076      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92077      			Reg_Head <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92078      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92079      			Reg_Head <= #1.0 ( Rx_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92083      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
92084      			Reg_Tail <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
92085      		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
92086      			Reg_Tail <= #1.0 ( Rx_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_173634">
    <li>
      <a href="#inst_tag_173634_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173634_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173634_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173634_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173635">
    <li>
      <a href="#inst_tag_173635_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173635_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173635_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173635_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173636">
    <li>
      <a href="#inst_tag_173636_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173636_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173636_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173636_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173637">
    <li>
      <a href="#inst_tag_173637_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173637_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173637_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173637_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173638">
    <li>
      <a href="#inst_tag_173638_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173638_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173638_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173638_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173639">
    <li>
      <a href="#inst_tag_173639_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173639_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173639_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173639_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173640">
    <li>
      <a href="#inst_tag_173640_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173640_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173640_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173640_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173641">
    <li>
      <a href="#inst_tag_173641_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173641_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173641_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173641_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173642">
    <li>
      <a href="#inst_tag_173642_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173642_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173642_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173642_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173643">
    <li>
      <a href="#inst_tag_173643_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173643_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173643_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173643_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173644">
    <li>
      <a href="#inst_tag_173644_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173644_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173644_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173644_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173645">
    <li>
      <a href="#inst_tag_173645_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173645_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173645_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173645_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173646">
    <li>
      <a href="#inst_tag_173646_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173646_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173646_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173646_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173647">
    <li>
      <a href="#inst_tag_173647_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173647_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173647_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173647_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173648">
    <li>
      <a href="#inst_tag_173648_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173648_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173648_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173648_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173649">
    <li>
      <a href="#inst_tag_173649_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173649_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173649_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173649_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173650">
    <li>
      <a href="#inst_tag_173650_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173650_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173650_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173650_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173651">
    <li>
      <a href="#inst_tag_173651_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173651_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173651_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173651_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173652">
    <li>
      <a href="#inst_tag_173652_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173652_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173652_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173652_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173653">
    <li>
      <a href="#inst_tag_173653_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173653_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173653_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173653_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173654">
    <li>
      <a href="#inst_tag_173654_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173654_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173654_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173654_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_173655">
    <li>
      <a href="#inst_tag_173655_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_173655_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_173655_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_173655_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_c9246d1a_A10110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
