Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/output_mem.v" in library work
Compiling verilog file "ipcore_dir/multiplier.v" in library work
Module <output_mem> compiled
Compiling verilog file "ipcore_dir/memory.v" in library work
Module <multiplier> compiled
Compiling verilog file "ipcore_dir/input_mem.v" in library work
Module <memory> compiled
Compiling verilog file "ipcore_dir/floating_point_add.v" in library work
Module <input_mem> compiled
Compiling verilog file "top.v" in library work
Module <floating_point_add> compiled
Module <top> compiled
Module <display4bit> compiled
Module <debounce> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	COEF10 = "10111111100000000000000000000000"
	COEF12 = "10111111100110011001100110011010"
	COEF21 = "01000000000001100110011001100110"
	MAX_ADDRESS = "00000000000000000000001111111110"

Analyzing hierarchy for module <display4bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	COEF10 = 32'b10111111100000000000000000000000
	COEF12 = 32'b10111111100110011001100110011010
	COEF21 = 32'b01000000000001100110011001100110
	MAX_ADDRESS = 32'sb00000000000000000000001111111110
WARNING:Xst:2211 - "ipcore_dir/memory.v" line 92: Instantiating black box module <memory>.
WARNING:Xst:2211 - "ipcore_dir/input_mem.v" line 100: Instantiating black box module <input_mem>.
WARNING:Xst:2211 - "ipcore_dir/output_mem.v" line 108: Instantiating black box module <output_mem>.
WARNING:Xst:2211 - "ipcore_dir/floating_point_add.v" line 116: Instantiating black box module <floating_point_add>.
WARNING:Xst:2211 - "ipcore_dir/multiplier.v" line 126: Instantiating black box module <multiplier>.
Module <top> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <adder> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <adder> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <multiplier> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <multiplier> in unit <top>.
Analyzing module <display4bit> in library <work>.
Module <display4bit> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <floating_point_add>.
    Set property "SYN_NOPRUNE = 1" for unit <multiplier>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <display4bit>.
    Related source file is "top.v".
    Found 16x8-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <display4bit> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1306 - Output <clean> is never assigned.
WARNING:Xst:647 - Input <noisy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <run_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <num> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <douta> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 360 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$cmp_eq0000          (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <summation_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 35                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 32-bit register for signal <adderInA>.
    Found 32-bit register for signal <adderInB>.
    Found 1-bit register for signal <adderNewData>.
    Found 10-bit up counter for signal <addrCounter>.
    Found 20-bit up counter for signal <cycle_count>.
    Found 32-bit register for signal <multInA>.
    Found 32-bit register for signal <multInB>.
    Found 1-bit register for signal <multNewData>.
    Found 96-bit register for signal <shift>.
    Found 32-bit register for signal <sse>.
    Found 16-bit register for signal <summation>.
    Found 10-bit up counter for signal <timer>.
    Found 32-bit register for signal <yi>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 318 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Counters                                             : 3
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
# Registers                                            : 14
 1-bit register                                        : 2
 16-bit register                                       : 1
 32-bit register                                       : 9
 4-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <summation_state/FSM> on signal <summation_state[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0001  | 0000000000010
 0010  | 0000000000100
 0011  | 0000000001000
 0100  | 0000000010000
 0101  | 0000000100000
 0110  | 0000001000000
 0111  | 0000010000000
 1000  | 0000100000000
 1001  | 0001000000000
 1010  | 0010000000000
 1011  | 0100000000000
 1100  | 1000000000000
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Reading core <ipcore_dir/memory.ngc>.
Reading core <ipcore_dir/input_mem.ngc>.
Reading core <ipcore_dir/output_mem.ngc>.
Reading core <ipcore_dir/floating_point_add.ngc>.
Reading core <ipcore_dir/multiplier.ngc>.
Loading core <memory> for timing and area information for instance <mem>.
Loading core <input_mem> for timing and area information for instance <in_mem>.
Loading core <output_mem> for timing and area information for instance <out_mem>.
Loading core <floating_point_add> for timing and area information for instance <adder>.
Loading core <multiplier> for timing and area information for instance <multiplier>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Counters                                             : 2
 10-bit up counter                                     : 1
 20-bit up counter                                     : 1
# Registers                                            : 318
 Flip-Flops                                            : 318

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 19.
FlipFlop summation_state_FSM_FFd6 has been replicated 1 time(s)
FlipFlop summation_state_FSM_FFd8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 366
 Flip-Flops                                            : 366

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 1919
#      GND                         : 6
#      INV                         : 14
#      LUT1                        : 38
#      LUT2                        : 204
#      LUT2_D                      : 2
#      LUT2_L                      : 7
#      LUT3                        : 337
#      LUT3_D                      : 37
#      LUT3_L                      : 104
#      LUT4                        : 439
#      LUT4_D                      : 6
#      LUT4_L                      : 96
#      MUXCY                       : 353
#      MUXF5                       : 16
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 6
#      XORCY                       : 251
# FlipFlops/Latches                : 1241
#      FD                          : 237
#      FDE                         : 709
#      FDR                         : 77
#      FDRE                        : 141
#      FDRS                        : 58
#      FDRSE                       : 1
#      FDS                         : 5
#      FDSE                        : 13
# RAMS                             : 5
#      RAMB16_S18_S18              : 5
# Shift Registers                  : 54
#      SRL16                       : 48
#      SRL16E                      : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      891  out of   4656    19%  
 Number of Slice Flip Flops:           1241  out of   9312    13%  
 Number of 4 input LUTs:               1338  out of   9312    14%  
    Number used as logic:              1284
    Number used as Shift registers:      54
 Number of IOs:                          24
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of BRAMs:                         5  out of     20    25%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                         | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                         | 1304  |
mem/N1                             | NONE(mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)    | 1     |
in_mem/N1                          | NONE(in_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram) | 2     |
out_mem/N1                         | NONE(out_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 2     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.649ns (Maximum Frequency: 150.401MHz)
   Minimum input arrival time before clock: 4.716ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.649ns (frequency: 150.401MHz)
  Total number of paths / destination ports: 14126 / 1708
-------------------------------------------------------------------------
Delay:               6.649ns (Levels of Logic = 4)
  Source:            summation_state_FSM_FFd10 (FF)
  Destination:       yi_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: summation_state_FSM_FFd10 to yi_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             60   0.514   1.110  summation_state_FSM_FFd10 (summation_state_FSM_FFd10)
     LUT3_D:I2->O         32   0.612   1.076  yi_mux0000<0>11 (N3)
     LUT4_D:I3->O         31   0.612   1.103  yi_mux0000<0>3 (N02)
     LUT3_L:I2->LO         1   0.612   0.130  yi_mux0000<8>7 (yi_mux0000<8>7)
     LUT3:I2->O            1   0.612   0.000  yi_mux0000<8>13 (yi_mux0000<8>)
     FDE:D                     0.268          yi_8
    ----------------------------------------
    Total                      6.649ns (3.230ns logic, 3.419ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 382 / 382
-------------------------------------------------------------------------
Offset:              4.716ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       cycle_count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to cycle_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           186   1.106   1.266  rst_IBUF (rst_IBUF)
     LUT2:I0->O           20   0.612   0.937  cycle_count_or00001 (cycle_count_or0000)
     FDR:R                     0.795          cycle_count_0
    ----------------------------------------
    Total                      4.716ns (2.513ns logic, 2.203ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      clk rising

  Data Path: an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.514   0.357  an_3 (an_3)
     OBUF:I->O                 3.169          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to adder.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to adder.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to multiplier.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to multiplier.


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.05 secs
 
--> 

Total memory usage is 221276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

