
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls4' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 21 04:19:42 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.05 seconds. CPU system time: 1.22 seconds. Elapsed time: 15.66 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,498 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,161 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,678 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,057 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 10, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 2, 10, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 20 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.06 seconds. CPU system time: 0.99 seconds. Elapsed time: 35.28 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.495 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>'... converting 361 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>'... converting 541 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 3, 2, 3>' (firmware/hls_dummy.cpp:134:9)...340 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3, 3>' (firmware/hls_dummy.cpp:134:21)...510 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.02 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.39 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 10>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,1,3,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,3,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.84 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.674 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' consists of the following:
	'mul' operation of DSP[353] ('mul_ln148_12', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [352]  (0.494 ns)
	'add' operation of DSP[353] ('add_ln148_13', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [353]  (2.039 ns)
	'select' operation ('select_ln134_3', firmware/hls_dummy.cpp:134->firmware/hls_dummy.cpp:194) [355]  (0.303 ns)
	'add' operation ('add_ln194_1', firmware/hls_dummy.cpp:194) [622]  (0.000 ns)
	'add' operation ('add_ln194_2', firmware/hls_dummy.cpp:194) [623]  (0.838 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 26.73 seconds; current allocated memory: 1.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.1 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.62 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7ns_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 270 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.95 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_7ns_13s_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_7ns_14ns_14_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_1_1': 370 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 180 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.53 seconds. CPU system time: 0.43 seconds. Elapsed time: 14.66 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.86 seconds. CPU system time: 0.49 seconds. Elapsed time: 14.96 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.1 seconds. Elapsed time: 12.42 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 18.74 seconds. CPU system time: 0.11 seconds. Elapsed time: 19.92 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.110 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 272.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 155.97 seconds. CPU system time: 3.89 seconds. Elapsed time: 198.29 seconds; current allocated memory: 676.609 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m18s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2432.406 ; gain = 115.992 ; free physical = 295222 ; free virtual = 419289
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 108200
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2848.895 ; gain = 392.594 ; free physical = 296914 ; free virtual = 421241
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1680]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1681]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1682]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1683]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1684]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1685]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1686]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1687]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1688]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1689]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1690]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1691]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1692]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1693]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1694]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1695]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1696]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1697]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1698]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1699]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1700]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1701]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1702]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1703]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1704]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1705]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1706]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1707]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1708]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1709]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1710]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1711]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1712]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1713]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1714]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1715]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1716]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1717]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1718]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1719]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1720]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1721]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1722]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1723]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1724]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1725]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1726]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1727]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1728]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1729]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1730]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1731]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1732]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1733]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1734]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1735]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1736]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1737]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1738]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1739]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:1740]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f2/conv-p10-c3-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3157.676 ; gain = 701.375 ; free physical = 296571 ; free virtual = 420943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3157.676 ; gain = 701.375 ; free physical = 293910 ; free virtual = 418290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3165.680 ; gain = 709.379 ; free physical = 293834 ; free virtual = 418226
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 4017.930 ; gain = 1561.629 ; free physical = 295535 ; free virtual = 420106
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 10    
	   4 Input   14 Bit       Adders := 10    
	   3 Input   13 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 100   
	   3 Input    8 Bit       Adders := 100   
	   5 Input    8 Bit       Adders := 50    
	   2 Input    6 Bit       Adders := 630   
	   3 Input    6 Bit       Adders := 180   
	   3 Input    5 Bit       Adders := 630   
	   4 Input    5 Bit       Adders := 180   
	   2 Input    4 Bit       Adders := 361   
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 161   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 1516  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 180   
	                4 Bit    Registers := 284   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 669   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 900   
	   2 Input    7 Bit        Muxes := 154   
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 200   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 103   
	   2 Input    1 Bit        Muxes := 579   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q326_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6203_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q328_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q339_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q330_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6193_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q332_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q324_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6208_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q336_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6178_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q338_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6173_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q309_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6243_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q311_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q322_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U554/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U554/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U554/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U554/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U554/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q317_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6223_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q313_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6233_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q315_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6228_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6248_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q319_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6218_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q321_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6213_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q292_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6283_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6278_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q300_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6263_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q296_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6273_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q298_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q302_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6258_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q304_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6253_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6323_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6318_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U574/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U574/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U574/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U574/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U574/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q283_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q279_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6313_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q281_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6308_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q273_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6328_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q285_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6298_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6293_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q258_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6363_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6358_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q271_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q266_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6343_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6353_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q264_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6348_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q256_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6368_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6338_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6333_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q241_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6403_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q243_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6398_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U594/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U594/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U594/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U594/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U594/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6383_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q245_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6393_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6388_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6408_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q251_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6378_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q253_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6373_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q224_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6443_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q226_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6438_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q232_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6423_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q228_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6433_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6428_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q222_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6448_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q234_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6418_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q236_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6413_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6483_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6478_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U614/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U614/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U614/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U614/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U614/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6463_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q211_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6473_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q213_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6468_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6488_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6458_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q219_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6453_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6523_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6518_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6503_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6513_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6508_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6528_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6498_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6493_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6563_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6558_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q186_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U634/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U634/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U634/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U634/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U634/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6543_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6553_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6548_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6568_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6538_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6533_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q156_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6603_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6598_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6583_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6593_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6588_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6608_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6578_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6573_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6643_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6638_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U654/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U654/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U654/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U654/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U654/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6623_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q143_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6633_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6628_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6648_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6618_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6613_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6683_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6678_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6663_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6673_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6668_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6688_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6658_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6653_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6723_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6718_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U674/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U674/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U674/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U674/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U674/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6703_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6713_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6708_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6728_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6698_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6693_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6763_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6758_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6743_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6753_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6748_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6768_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6738_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6733_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6803_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6798_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U694/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U694/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U694/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U694/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U694/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6783_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6793_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6788_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6808_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6778_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6773_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6843_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6838_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6823_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6833_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6828_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6848_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6818_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6813_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6882_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register reg_6878_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U714/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U714/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U714/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U714/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U714/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6863_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6873_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6868_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_6887_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6858_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6853_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6917_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6902_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6907_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6927_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6897_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6892_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6957_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U734/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x7b).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U734/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U734/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U734/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U734/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff8a).
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6952_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6947_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6967_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6937_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_6932_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:42 . Memory (MB): peak = 4673.734 ; gain = 2217.434 ; free physical = 286191 ; free virtual = 416245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | p_0_out    | 32x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A''*B         | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x5c)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x7b)     | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*(B:0x3ff8a) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:04:18 . Memory (MB): peak = 4673.734 ; gain = 2217.434 ; free physical = 289479 ; free virtual = 419537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:41 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289358 ; free virtual = 419416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:12 ; elapsed = 00:04:50 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289369 ; free virtual = 419427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:50 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289369 ; free virtual = 419427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:19 ; elapsed = 00:04:57 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289382 ; free virtual = 419440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:21 ; elapsed = 00:04:58 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 286172 ; free virtual = 416230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:23 ; elapsed = 00:05:01 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 286879 ; free virtual = 416937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:24 ; elapsed = 00:05:01 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289483 ; free virtual = 419541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*B       | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  3390|
|3     |DSP48E2 |   390|
|4     |LUT1    |   258|
|5     |LUT2    | 12191|
|6     |LUT3    |  4141|
|7     |LUT4    | 15737|
|8     |LUT5    |  8078|
|9     |LUT6    | 19320|
|10    |MUXF7   |    38|
|11    |FDRE    | 11833|
|12    |FDSE    |   303|
|13    |IBUF    |   804|
|14    |OBUF    |   183|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 76667|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   160|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |    76|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1445                                                       |    66|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    62|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1444                                                       |    53|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |   683|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1443                                                       |   673|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |    76|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1442                                                       |    67|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |    74|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1441                                                       |    65|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |   655|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1440                                                       |   646|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |    90|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1439                                                       |    78|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    78|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1438                                                       |    67|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |   630|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1437                                                       |   621|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    92|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1436                                                       |    80|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    79|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1435                                                       |    70|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                  |    80|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1434                                                       |    69|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                  |   605|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1433                                                       |   595|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                  |    88|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1432                                                       |    78|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                  |    75|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1431                                                       |    65|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                  |   578|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1430                                                       |   569|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                  |    89|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1429                                                       |    79|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                  |    76|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1428                                                       |    66|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                  |   554|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1427                                                       |   543|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                  |    88|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1426                                                       |    78|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    88|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1425                                                       |    77|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                  |    59|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1424                                                       |    49|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_21                                                                  |   760|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1423                                                       |   751|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_22                                                                  |    75|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1422                                                       |    66|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_23                                                                  |    69|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1421                                                       |    56|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_24                                                                  |   735|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1420                                                       |   725|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_25                                                                  |    77|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1419                                                       |    67|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_26                                                                  |    64|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1418                                                       |    54|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_27                                                                  |   708|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1417                                                       |   699|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_28                                                                  |   788|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1416                                                       |   777|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                  |    45|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1415                                                       |    33|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                  |    42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1414                                                       |    33|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                  |    42|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1413                                                       |    33|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                  |    44|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1412                                                       |    33|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                  |    41|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1411                                                       |    33|
|73    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                  |    42|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1410                                                       |    33|
|75    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                  |    43|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1409                                                       |    33|
|77    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                  |    42|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1408                                                       |    33|
|79    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                  |    42|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1407                                                       |    33|
|81    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_38                                                                  |    42|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1406                                                       |    33|
|83    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_39                                                                  |    42|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1405                                                       |    33|
|85    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_40                                                                  |    43|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1404                                                       |    33|
|87    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_41                                                                  |    41|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1403                                                       |    33|
|89    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                  |    43|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1402                                                       |    33|
|91    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_43                                                                  |    41|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1401                                                       |    33|
|93    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_44                                                                  |    43|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1400                                                       |    33|
|95    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_45                                                                  |    42|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1399                                                       |    33|
|97    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_46                                                                  |    42|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1398                                                       |    33|
|99    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_47                                                                  |    44|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1397                                                       |    33|
|101   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_48                                                                  |    43|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1396                                                       |    33|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                  |  1061|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1395                                                       |  1053|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                  |  1040|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1394                                                       |  1032|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                  |   996|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1393                                                       |   988|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                  |   937|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1392                                                       |   928|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                  |   906|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1391                                                       |   898|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                  |   923|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1390                                                       |   915|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                  |   857|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1389                                                       |   849|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                  |   771|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1388                                                       |   763|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                  |   725|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1387                                                       |   717|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_58                                                                  |  1321|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |  1311|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |   147|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1386                                                       |   139|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                  |    79|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1385                                                       |    69|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                  |   109|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1384                                                       |   101|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                  |    66|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1383                                                       |    57|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                  |   148|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1382                                                       |   136|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                  |    79|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1381                                                       |    70|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                  |    93|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1380                                                       |    84|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                  |    72|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1379                                                       |    63|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                  |   142|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1378                                                       |   133|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                  |    69|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1377                                                       |    60|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                                  |   114|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1376                                                       |   106|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                                  |    85|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1375                                                       |    76|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                                  |   145|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1374                                                       |   136|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                                  |    68|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1373                                                       |    59|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                                  |   115|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1372                                                       |   106|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                                  |    73|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1371                                                       |    64|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                                  |   161|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1370                                                       |   153|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                                  |    57|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1369                                                       |    48|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                                  |   103|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1368                                                       |    95|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                                  |    55|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1367                                                       |    46|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                  |    99|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1366                                                       |    91|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                  |   120|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1365                                                       |   109|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                  |   118|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1364                                                       |   110|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                  |   102|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1363                                                       |    92|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                  |    76|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1362                                                       |    67|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                  |   111|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1361                                                       |    99|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                  |   103|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1360                                                       |    94|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                  |    92|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1359                                                       |    83|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                                  |    86|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1358                                                       |    76|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                                  |    83|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1357                                                       |    74|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_88                                                                  |    84|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1356                                                       |    76|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_89                                                                  |    85|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1355                                                       |    76|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_90                                                                  |    85|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1354                                                       |    76|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_91                                                                  |    74|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1353                                                       |    65|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_92                                                                  |   121|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1352                                                       |   113|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_93                                                                  |    91|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1351                                                       |    82|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_94                                                                  |    96|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1350                                                       |    88|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_95                                                                  |    83|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1349                                                       |    74|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_96                                                                  |   136|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1348                                                       |   128|
|201   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_97                                                                  |   109|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |   100|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s               | 24389|
|204   |    mul_8s_7ns_14_1_1_U10                                             |hls_dummy_mul_8s_7ns_14_1_1                                                                |     2|
|205   |    mul_8s_7ns_14_1_1_U103                                            |hls_dummy_mul_8s_7ns_14_1_1_1051                                                           |     2|
|206   |    mul_8s_7ns_14_1_1_U134                                            |hls_dummy_mul_8s_7ns_14_1_1_1052                                                           |     2|
|207   |    mul_8s_7ns_14_1_1_U165                                            |hls_dummy_mul_8s_7ns_14_1_1_1053                                                           |     2|
|208   |    mul_8s_7ns_14_1_1_U196                                            |hls_dummy_mul_8s_7ns_14_1_1_1054                                                           |     2|
|209   |    mul_8s_7ns_14_1_1_U227                                            |hls_dummy_mul_8s_7ns_14_1_1_1055                                                           |     2|
|210   |    mul_8s_7ns_14_1_1_U258                                            |hls_dummy_mul_8s_7ns_14_1_1_1056                                                           |     2|
|211   |    mul_8s_7ns_14_1_1_U289                                            |hls_dummy_mul_8s_7ns_14_1_1_1057                                                           |     2|
|212   |    mul_8s_7ns_14_1_1_U41                                             |hls_dummy_mul_8s_7ns_14_1_1_1058                                                           |     2|
|213   |    mul_8s_7ns_14_1_1_U72                                             |hls_dummy_mul_8s_7ns_14_1_1_1059                                                           |     2|
|214   |    mul_8s_7s_14_1_1_U123                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     2|
|215   |    mul_8s_7s_14_1_1_U154                                             |hls_dummy_mul_8s_7s_14_1_1_1060                                                            |     2|
|216   |    mul_8s_7s_14_1_1_U185                                             |hls_dummy_mul_8s_7s_14_1_1_1061                                                            |     2|
|217   |    mul_8s_7s_14_1_1_U216                                             |hls_dummy_mul_8s_7s_14_1_1_1062                                                            |     2|
|218   |    mul_8s_7s_14_1_1_U247                                             |hls_dummy_mul_8s_7s_14_1_1_1063                                                            |     2|
|219   |    mul_8s_7s_14_1_1_U278                                             |hls_dummy_mul_8s_7s_14_1_1_1064                                                            |     2|
|220   |    mul_8s_7s_14_1_1_U30                                              |hls_dummy_mul_8s_7s_14_1_1_1065                                                            |     2|
|221   |    mul_8s_7s_14_1_1_U309                                             |hls_dummy_mul_8s_7s_14_1_1_1066                                                            |     2|
|222   |    mul_8s_7s_14_1_1_U61                                              |hls_dummy_mul_8s_7s_14_1_1_1067                                                            |     2|
|223   |    mul_8s_7s_14_1_1_U92                                              |hls_dummy_mul_8s_7s_14_1_1_1068                                                            |     2|
|224   |    mul_8s_8ns_14_1_1_U113                                            |hls_dummy_mul_8s_8ns_14_1_1                                                                |     2|
|225   |    mul_8s_8ns_14_1_1_U144                                            |hls_dummy_mul_8s_8ns_14_1_1_1069                                                           |     2|
|226   |    mul_8s_8ns_14_1_1_U175                                            |hls_dummy_mul_8s_8ns_14_1_1_1070                                                           |     2|
|227   |    mul_8s_8ns_14_1_1_U20                                             |hls_dummy_mul_8s_8ns_14_1_1_1071                                                           |     2|
|228   |    mul_8s_8ns_14_1_1_U206                                            |hls_dummy_mul_8s_8ns_14_1_1_1072                                                           |     2|
|229   |    mul_8s_8ns_14_1_1_U237                                            |hls_dummy_mul_8s_8ns_14_1_1_1073                                                           |     2|
|230   |    mul_8s_8ns_14_1_1_U268                                            |hls_dummy_mul_8s_8ns_14_1_1_1074                                                           |     2|
|231   |    mul_8s_8ns_14_1_1_U299                                            |hls_dummy_mul_8s_8ns_14_1_1_1075                                                           |     2|
|232   |    mul_8s_8ns_14_1_1_U51                                             |hls_dummy_mul_8s_8ns_14_1_1_1076                                                           |     2|
|233   |    mul_8s_8ns_14_1_1_U82                                             |hls_dummy_mul_8s_8ns_14_1_1_1077                                                           |     2|
|234   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_1078                                                            |    16|
|235   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_1079                                                            |    18|
|236   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_1080                                                            |    17|
|237   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_1081                                                            |    33|
|238   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_1082                                                            |    17|
|239   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_1083                                                            |    16|
|240   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_1084                                                            |    22|
|241   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_1085                                                            |    25|
|242   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_1086                                                            |    34|
|243   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_1087                                                            |    16|
|244   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_1088                                                            |    16|
|245   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_1089                                                            |    18|
|246   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_1090                                                            |    17|
|247   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_1091                                                            |    33|
|248   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_1092                                                            |    17|
|249   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_1093                                                            |    16|
|250   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_1094                                                            |    22|
|251   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_1095                                                            |    25|
|252   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_1096                                                            |    34|
|253   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_1097                                                            |    17|
|254   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_1098                                                            |    16|
|255   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_1099                                                            |    18|
|256   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_1100                                                            |    17|
|257   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_1101                                                            |    33|
|258   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_1102                                                            |    17|
|259   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_1103                                                            |    16|
|260   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_1104                                                            |    22|
|261   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_1105                                                            |    25|
|262   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_1106                                                            |    34|
|263   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_1107                                                            |    16|
|264   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_1108                                                            |    16|
|265   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_1109                                                            |    18|
|266   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_1110                                                            |    17|
|267   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_1111                                                            |    34|
|268   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_1112                                                            |    17|
|269   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_1113                                                            |    16|
|270   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_1114                                                            |    22|
|271   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_1115                                                            |    25|
|272   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_1116                                                            |    34|
|273   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_1117                                                            |    33|
|274   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_1118                                                            |    16|
|275   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_1119                                                            |    18|
|276   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_1120                                                            |    17|
|277   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_1121                                                            |    34|
|278   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_1122                                                            |    17|
|279   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_1123                                                            |    16|
|280   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_1124                                                            |    22|
|281   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_1125                                                            |    25|
|282   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_1126                                                            |    34|
|283   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_1127                                                            |    17|
|284   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_1128                                                            |    16|
|285   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_1129                                                            |    18|
|286   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_1130                                                            |    17|
|287   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_1131                                                            |    34|
|288   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_1132                                                            |    17|
|289   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_1133                                                            |    16|
|290   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_1134                                                            |    22|
|291   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_1135                                                            |    25|
|292   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_1136                                                            |    34|
|293   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_1137                                                            |    16|
|294   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_1138                                                            |    16|
|295   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_1139                                                            |    18|
|296   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_1140                                                            |    17|
|297   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_1141                                                            |    35|
|298   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_1142                                                            |    18|
|299   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_1143                                                            |    16|
|300   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_1144                                                            |    22|
|301   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_1145                                                            |    25|
|302   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_1146                                                            |    34|
|303   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_1147                                                            |    22|
|304   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_1148                                                            |    16|
|305   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_1149                                                            |    18|
|306   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_1150                                                            |    17|
|307   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_1151                                                            |    35|
|308   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_1152                                                            |    18|
|309   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_1153                                                            |    16|
|310   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_1154                                                            |    22|
|311   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_1155                                                            |    25|
|312   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_1156                                                            |    34|
|313   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_1157                                                            |    25|
|314   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_1158                                                            |    16|
|315   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_1159                                                            |    18|
|316   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_1160                                                            |    17|
|317   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_1161                                                            |    35|
|318   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_1162                                                            |    18|
|319   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_1163                                                            |    16|
|320   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_1164                                                            |    22|
|321   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_1165                                                            |    25|
|322   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_1166                                                            |    34|
|323   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_1167                                                            |    33|
|324   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_1168                                                            |    16|
|325   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_1169                                                            |    18|
|326   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_1170                                                            |    17|
|327   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_1171                                                            |    35|
|328   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_1172                                                            |    18|
|329   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_1173                                                            |    17|
|330   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_1174                                                            |    22|
|331   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_1175                                                            |    25|
|332   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_1176                                                            |    34|
|333   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_1177                                                            |    16|
|334   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_1178                                                            |    18|
|335   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_1179                                                            |    17|
|336   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_1180                                                            |    35|
|337   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_1181                                                            |    18|
|338   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_1182                                                            |    17|
|339   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_1183                                                            |    22|
|340   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_1184                                                            |    25|
|341   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_1185                                                            |    34|
|342   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_1186                                                            |    16|
|343   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_1187                                                            |    16|
|344   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_1188                                                            |    18|
|345   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_1189                                                            |    17|
|346   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_1190                                                            |    35|
|347   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_1191                                                            |    18|
|348   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_1192                                                            |    17|
|349   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_1193                                                            |    22|
|350   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_1194                                                            |    25|
|351   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_1195                                                            |    34|
|352   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_1196                                                            |    17|
|353   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_1197                                                            |    16|
|354   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_1198                                                            |    18|
|355   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_1199                                                            |    17|
|356   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_1200                                                            |    35|
|357   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_1201                                                            |    18|
|358   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_1202                                                            |    17|
|359   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_1203                                                            |    22|
|360   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_1204                                                            |    26|
|361   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_1205                                                            |    34|
|362   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_1206                                                            |    16|
|363   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_1207                                                            |    16|
|364   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_1208                                                            |    18|
|365   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_1209                                                            |    17|
|366   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_1210                                                            |    35|
|367   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_1211                                                            |    18|
|368   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_1212                                                            |    17|
|369   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_1213                                                            |    22|
|370   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_1214                                                            |    26|
|371   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_1215                                                            |    34|
|372   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_1216                                                            |    33|
|373   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_1217                                                            |    16|
|374   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_1218                                                            |    18|
|375   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_1219                                                            |    17|
|376   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_1220                                                            |    35|
|377   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_1221                                                            |    18|
|378   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_1222                                                            |    17|
|379   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_1223                                                            |    22|
|380   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_1224                                                            |    26|
|381   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_1225                                                            |    34|
|382   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_1226                                                            |    17|
|383   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_1227                                                            |    16|
|384   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_1228                                                            |    18|
|385   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_1229                                                            |    17|
|386   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_1230                                                            |    35|
|387   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_1231                                                            |    18|
|388   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_1232                                                            |    17|
|389   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_1233                                                            |    22|
|390   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_1234                                                            |    27|
|391   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_1235                                                            |    34|
|392   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_1236                                                            |    16|
|393   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_1237                                                            |    16|
|394   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_1238                                                            |    18|
|395   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_1239                                                            |    17|
|396   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_1240                                                            |    35|
|397   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_1241                                                            |    18|
|398   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_1242                                                            |    17|
|399   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_1243                                                            |    22|
|400   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_1244                                                            |    27|
|401   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_1245                                                            |    34|
|402   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_1246                                                            |    22|
|403   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_1247                                                            |    16|
|404   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_1248                                                            |    18|
|405   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_1249                                                            |    17|
|406   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_1250                                                            |    35|
|407   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_1251                                                            |    18|
|408   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_1252                                                            |    17|
|409   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_1253                                                            |    22|
|410   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_1254                                                            |    27|
|411   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_1255                                                            |    34|
|412   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_1256                                                            |    25|
|413   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_1257                                                            |    16|
|414   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_1258                                                            |    18|
|415   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_1259                                                            |    17|
|416   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_1260                                                            |    35|
|417   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_1261                                                            |    18|
|418   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_1262                                                            |    17|
|419   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_1263                                                            |    22|
|420   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_1264                                                            |    27|
|421   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_1265                                                            |    35|
|422   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_1266                                                            |    33|
|423   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_1267                                                            |    16|
|424   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_1268                                                            |    18|
|425   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_1269                                                            |    17|
|426   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_1270                                                            |    35|
|427   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_1271                                                            |    18|
|428   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_1272                                                            |    17|
|429   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_1273                                                            |    22|
|430   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_1274                                                            |    27|
|431   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_1275                                                            |    35|
|432   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_1276                                                            |    16|
|433   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_1277                                                            |    18|
|434   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_1278                                                            |    17|
|435   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_1279                                                            |    35|
|436   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_1280                                                            |    18|
|437   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_1281                                                            |    17|
|438   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_1282                                                            |    22|
|439   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_1283                                                            |    27|
|440   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_1284                                                            |    35|
|441   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_1285                                                            |    16|
|442   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_1286                                                            |    17|
|443   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_1287                                                            |    16|
|444   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_1288                                                            |    33|
|445   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_1289                                                            |    17|
|446   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_1290                                                            |    16|
|447   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_1291                                                            |    22|
|448   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_1292                                                            |    25|
|449   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_1293                                                            |    33|
|450   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_1294                                                            |    16|
|451   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_1295                                                            |    17|
|452   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_1296                                                            |    16|
|453   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_1297                                                            |    33|
|454   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_1298                                                            |    17|
|455   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_1299                                                            |    16|
|456   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_1300                                                            |    22|
|457   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_1301                                                            |    25|
|458   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_1302                                                            |    33|
|459   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_1303                                                            |    16|
|460   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_1304                                                            |    17|
|461   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_1305                                                            |    16|
|462   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_1306                                                            |    33|
|463   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_1307                                                            |    17|
|464   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_1308                                                            |    16|
|465   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_1309                                                            |    22|
|466   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_1310                                                            |    25|
|467   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_1311                                                            |    33|
|468   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_1312                                                            |    16|
|469   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_1313                                                            |    17|
|470   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_1314                                                            |    16|
|471   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_1315                                                            |    33|
|472   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_1316                                                            |    17|
|473   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_1317                                                            |    16|
|474   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_1318                                                            |    22|
|475   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_1319                                                            |    25|
|476   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_1320                                                            |    33|
|477   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_1321                                                            |    16|
|478   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_1322                                                            |    18|
|479   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_1323                                                            |    16|
|480   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_1324                                                            |    33|
|481   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_1325                                                            |    17|
|482   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_1326                                                            |    16|
|483   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_1327                                                            |    22|
|484   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_1328                                                            |    25|
|485   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_1329                                                            |    33|
|486   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_1330                                                            |    16|
|487   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_1331                                                            |    18|
|488   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_1332                                                            |    16|
|489   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_1333                                                            |    33|
|490   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_1334                                                            |    17|
|491   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_1335                                                            |    16|
|492   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_1336                                                            |    22|
|493   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_1337                                                            |    25|
|494   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_1338                                                            |    33|
|495   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_1339                                                            |    16|
|496   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_1340                                                            |    18|
|497   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_1341                                                            |    16|
|498   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_1342                                                            |    33|
|499   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_1343                                                            |    17|
|500   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_1344                                                            |    16|
|501   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_1345                                                            |    22|
|502   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_1346                                                            |    25|
|503   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_1347                                                            |    33|
|504   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_3_s_w2_ROM_AUTbkb | 12510|
|505   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s               | 24674|
|506   |    mac_muladd_8s_7ns_13s_14_1_1_U554                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1                                                     |     1|
|507   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1050                                        |     1|
|508   |    mac_muladd_8s_7ns_13s_14_1_1_U574                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_98                                                  |     1|
|509   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1049                                        |     1|
|510   |    mac_muladd_8s_7ns_13s_14_1_1_U594                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_99                                                  |     1|
|511   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1048                                        |     1|
|512   |    mac_muladd_8s_7ns_13s_14_1_1_U614                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_100                                                 |     1|
|513   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1047                                        |     1|
|514   |    mac_muladd_8s_7ns_13s_14_1_1_U634                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_101                                                 |     1|
|515   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1046                                        |     1|
|516   |    mac_muladd_8s_7ns_13s_14_1_1_U654                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_102                                                 |     1|
|517   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1045                                        |     1|
|518   |    mac_muladd_8s_7ns_13s_14_1_1_U674                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_103                                                 |     1|
|519   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1044                                        |     1|
|520   |    mac_muladd_8s_7ns_13s_14_1_1_U694                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_104                                                 |     1|
|521   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1043                                        |     1|
|522   |    mac_muladd_8s_7ns_13s_14_1_1_U714                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_105                                                 |     1|
|523   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_1042                                        |     1|
|524   |    mac_muladd_8s_7ns_13s_14_1_1_U734                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_106                                                 |     1|
|525   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                                             |     1|
|526   |    mac_muladd_8s_7ns_14ns_14_1_1_U735                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1                                                    |    59|
|527   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1041                                       |    59|
|528   |    mac_muladd_8s_7ns_14ns_14_1_1_U756                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_107                                                |    58|
|529   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1040                                       |    58|
|530   |    mac_muladd_8s_7ns_14ns_14_1_1_U777                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_108                                                |    64|
|531   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1039                                       |    64|
|532   |    mac_muladd_8s_7ns_14ns_14_1_1_U798                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_109                                                |    54|
|533   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1038                                       |    54|
|534   |    mac_muladd_8s_7ns_14ns_14_1_1_U819                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_110                                                |    55|
|535   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1037                                       |    55|
|536   |    mac_muladd_8s_7ns_14ns_14_1_1_U840                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_111                                                |    63|
|537   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1036                                       |    63|
|538   |    mac_muladd_8s_7ns_14ns_14_1_1_U861                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_112                                                |    59|
|539   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1035                                       |    59|
|540   |    mac_muladd_8s_7ns_14ns_14_1_1_U882                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_113                                                |    63|
|541   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1034                                       |    63|
|542   |    mac_muladd_8s_7ns_14ns_14_1_1_U903                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_114                                                |    57|
|543   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_1033                                       |    57|
|544   |    mac_muladd_8s_7ns_14ns_14_1_1_U924                                |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_115                                                |    63|
|545   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_2                                            |    63|
|546   |    mac_muladd_8s_8s_14ns_14_1_1_U545                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                     |     4|
|547   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1032                                        |     4|
|548   |    mac_muladd_8s_8s_14ns_14_1_1_U546                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_116                                                 |     4|
|549   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1031                                        |     4|
|550   |    mac_muladd_8s_8s_14ns_14_1_1_U547                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_117                                                 |     4|
|551   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1030                                        |     4|
|552   |    mac_muladd_8s_8s_14ns_14_1_1_U548                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_118                                                 |     4|
|553   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1029                                        |     4|
|554   |    mac_muladd_8s_8s_14ns_14_1_1_U549                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_119                                                 |     4|
|555   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1028                                        |     4|
|556   |    mac_muladd_8s_8s_14ns_14_1_1_U550                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_120                                                 |     4|
|557   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1027                                        |     4|
|558   |    mac_muladd_8s_8s_14ns_14_1_1_U551                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_121                                                 |     4|
|559   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1026                                        |     4|
|560   |    mac_muladd_8s_8s_14ns_14_1_1_U552                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_122                                                 |     4|
|561   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1025                                        |     4|
|562   |    mac_muladd_8s_8s_14ns_14_1_1_U553                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_123                                                 |     4|
|563   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1024                                        |     4|
|564   |    mac_muladd_8s_8s_14ns_14_1_1_U555                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_124                                                 |     6|
|565   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1023                                        |     6|
|566   |    mac_muladd_8s_8s_14ns_14_1_1_U556                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_125                                                 |     4|
|567   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1022                                        |     4|
|568   |    mac_muladd_8s_8s_14ns_14_1_1_U557                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_126                                                 |     4|
|569   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1021                                        |     4|
|570   |    mac_muladd_8s_8s_14ns_14_1_1_U558                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_127                                                 |     4|
|571   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1020                                        |     4|
|572   |    mac_muladd_8s_8s_14ns_14_1_1_U559                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_128                                                 |     4|
|573   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1019                                        |     4|
|574   |    mac_muladd_8s_8s_14ns_14_1_1_U560                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_129                                                 |     4|
|575   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1018                                        |     4|
|576   |    mac_muladd_8s_8s_14ns_14_1_1_U561                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_130                                                 |     4|
|577   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1017                                        |     4|
|578   |    mac_muladd_8s_8s_14ns_14_1_1_U562                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_131                                                 |     4|
|579   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1016                                        |     4|
|580   |    mac_muladd_8s_8s_14ns_14_1_1_U563                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_132                                                 |     4|
|581   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1015                                        |     4|
|582   |    mac_muladd_8s_8s_14ns_14_1_1_U564                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_133                                                 |     2|
|583   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1014                                        |     2|
|584   |    mac_muladd_8s_8s_14ns_14_1_1_U565                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_134                                                 |     4|
|585   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1013                                        |     4|
|586   |    mac_muladd_8s_8s_14ns_14_1_1_U566                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_135                                                 |     4|
|587   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1012                                        |     4|
|588   |    mac_muladd_8s_8s_14ns_14_1_1_U567                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_136                                                 |     4|
|589   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1011                                        |     4|
|590   |    mac_muladd_8s_8s_14ns_14_1_1_U568                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_137                                                 |     4|
|591   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1010                                        |     4|
|592   |    mac_muladd_8s_8s_14ns_14_1_1_U569                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_138                                                 |     4|
|593   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1009                                        |     4|
|594   |    mac_muladd_8s_8s_14ns_14_1_1_U570                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_139                                                 |     4|
|595   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1008                                        |     4|
|596   |    mac_muladd_8s_8s_14ns_14_1_1_U571                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_140                                                 |     4|
|597   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1007                                        |     4|
|598   |    mac_muladd_8s_8s_14ns_14_1_1_U572                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_141                                                 |     4|
|599   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1006                                        |     4|
|600   |    mac_muladd_8s_8s_14ns_14_1_1_U573                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_142                                                 |     5|
|601   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1005                                        |     5|
|602   |    mac_muladd_8s_8s_14ns_14_1_1_U575                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_143                                                 |     4|
|603   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1004                                        |     4|
|604   |    mac_muladd_8s_8s_14ns_14_1_1_U576                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_144                                                 |     4|
|605   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1003                                        |     4|
|606   |    mac_muladd_8s_8s_14ns_14_1_1_U577                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_145                                                 |     4|
|607   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1002                                        |     4|
|608   |    mac_muladd_8s_8s_14ns_14_1_1_U578                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_146                                                 |     4|
|609   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1001                                        |     4|
|610   |    mac_muladd_8s_8s_14ns_14_1_1_U579                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                 |     4|
|611   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_1000                                        |     4|
|612   |    mac_muladd_8s_8s_14ns_14_1_1_U580                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                 |     4|
|613   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_999                                         |     4|
|614   |    mac_muladd_8s_8s_14ns_14_1_1_U581                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                 |     4|
|615   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_998                                         |     4|
|616   |    mac_muladd_8s_8s_14ns_14_1_1_U582                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                 |     4|
|617   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_997                                         |     4|
|618   |    mac_muladd_8s_8s_14ns_14_1_1_U583                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                 |     2|
|619   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_996                                         |     2|
|620   |    mac_muladd_8s_8s_14ns_14_1_1_U584                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                 |     2|
|621   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_995                                         |     2|
|622   |    mac_muladd_8s_8s_14ns_14_1_1_U585                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                 |     4|
|623   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_994                                         |     4|
|624   |    mac_muladd_8s_8s_14ns_14_1_1_U586                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                 |     4|
|625   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_993                                         |     4|
|626   |    mac_muladd_8s_8s_14ns_14_1_1_U587                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                 |     4|
|627   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_992                                         |     4|
|628   |    mac_muladd_8s_8s_14ns_14_1_1_U588                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                 |     4|
|629   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_991                                         |     4|
|630   |    mac_muladd_8s_8s_14ns_14_1_1_U589                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                 |     4|
|631   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_990                                         |     4|
|632   |    mac_muladd_8s_8s_14ns_14_1_1_U590                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                 |     4|
|633   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_989                                         |     4|
|634   |    mac_muladd_8s_8s_14ns_14_1_1_U591                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                 |     4|
|635   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_988                                         |     4|
|636   |    mac_muladd_8s_8s_14ns_14_1_1_U592                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                 |     5|
|637   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_987                                         |     5|
|638   |    mac_muladd_8s_8s_14ns_14_1_1_U593                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                 |     2|
|639   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_986                                         |     2|
|640   |    mac_muladd_8s_8s_14ns_14_1_1_U595                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                 |     4|
|641   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_985                                         |     4|
|642   |    mac_muladd_8s_8s_14ns_14_1_1_U596                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                 |     4|
|643   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_984                                         |     4|
|644   |    mac_muladd_8s_8s_14ns_14_1_1_U597                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                 |     4|
|645   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_983                                         |     4|
|646   |    mac_muladd_8s_8s_14ns_14_1_1_U598                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                 |     4|
|647   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_982                                         |     4|
|648   |    mac_muladd_8s_8s_14ns_14_1_1_U599                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                 |     4|
|649   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_981                                         |     4|
|650   |    mac_muladd_8s_8s_14ns_14_1_1_U600                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                 |     4|
|651   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_980                                         |     4|
|652   |    mac_muladd_8s_8s_14ns_14_1_1_U601                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                 |     4|
|653   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_979                                         |     4|
|654   |    mac_muladd_8s_8s_14ns_14_1_1_U602                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                 |     2|
|655   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_978                                         |     2|
|656   |    mac_muladd_8s_8s_14ns_14_1_1_U603                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                 |     2|
|657   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_977                                         |     2|
|658   |    mac_muladd_8s_8s_14ns_14_1_1_U604                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                 |     2|
|659   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_976                                         |     2|
|660   |    mac_muladd_8s_8s_14ns_14_1_1_U605                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                 |     4|
|661   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_975                                         |     4|
|662   |    mac_muladd_8s_8s_14ns_14_1_1_U606                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                 |     4|
|663   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_974                                         |     4|
|664   |    mac_muladd_8s_8s_14ns_14_1_1_U607                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                 |     4|
|665   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_973                                         |     4|
|666   |    mac_muladd_8s_8s_14ns_14_1_1_U608                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                 |     4|
|667   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_972                                         |     4|
|668   |    mac_muladd_8s_8s_14ns_14_1_1_U609                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                 |     4|
|669   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_971                                         |     4|
|670   |    mac_muladd_8s_8s_14ns_14_1_1_U610                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                 |     4|
|671   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_970                                         |     4|
|672   |    mac_muladd_8s_8s_14ns_14_1_1_U611                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                 |     5|
|673   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_969                                         |     5|
|674   |    mac_muladd_8s_8s_14ns_14_1_1_U612                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                 |     2|
|675   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_968                                         |     2|
|676   |    mac_muladd_8s_8s_14ns_14_1_1_U613                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                 |     2|
|677   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_967                                         |     2|
|678   |    mac_muladd_8s_8s_14ns_14_1_1_U615                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                 |     4|
|679   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_966                                         |     4|
|680   |    mac_muladd_8s_8s_14ns_14_1_1_U616                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                 |     4|
|681   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_965                                         |     4|
|682   |    mac_muladd_8s_8s_14ns_14_1_1_U617                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                 |     4|
|683   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_964                                         |     4|
|684   |    mac_muladd_8s_8s_14ns_14_1_1_U618                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                 |     4|
|685   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_963                                         |     4|
|686   |    mac_muladd_8s_8s_14ns_14_1_1_U619                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                 |     4|
|687   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_962                                         |     4|
|688   |    mac_muladd_8s_8s_14ns_14_1_1_U620                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                 |     4|
|689   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_961                                         |     4|
|690   |    mac_muladd_8s_8s_14ns_14_1_1_U621                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                 |     2|
|691   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_960                                         |     2|
|692   |    mac_muladd_8s_8s_14ns_14_1_1_U622                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                 |     2|
|693   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_959                                         |     2|
|694   |    mac_muladd_8s_8s_14ns_14_1_1_U623                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                 |     2|
|695   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_958                                         |     2|
|696   |    mac_muladd_8s_8s_14ns_14_1_1_U624                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                 |     2|
|697   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_957                                         |     2|
|698   |    mac_muladd_8s_8s_14ns_14_1_1_U625                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                 |     4|
|699   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_956                                         |     4|
|700   |    mac_muladd_8s_8s_14ns_14_1_1_U626                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                 |     4|
|701   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_955                                         |     4|
|702   |    mac_muladd_8s_8s_14ns_14_1_1_U627                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                 |     4|
|703   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_954                                         |     4|
|704   |    mac_muladd_8s_8s_14ns_14_1_1_U628                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                 |     4|
|705   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_953                                         |     4|
|706   |    mac_muladd_8s_8s_14ns_14_1_1_U629                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                 |     4|
|707   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_952                                         |     4|
|708   |    mac_muladd_8s_8s_14ns_14_1_1_U630                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                 |     5|
|709   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_951                                         |     5|
|710   |    mac_muladd_8s_8s_14ns_14_1_1_U631                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                 |     2|
|711   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_950                                         |     2|
|712   |    mac_muladd_8s_8s_14ns_14_1_1_U632                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                 |     2|
|713   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_949                                         |     2|
|714   |    mac_muladd_8s_8s_14ns_14_1_1_U633                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                 |     2|
|715   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_948                                         |     2|
|716   |    mac_muladd_8s_8s_14ns_14_1_1_U635                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                 |    12|
|717   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_947                                         |    12|
|718   |    mac_muladd_8s_8s_14ns_14_1_1_U636                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                 |    20|
|719   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_946                                         |    20|
|720   |    mac_muladd_8s_8s_14ns_14_1_1_U637                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                 |    12|
|721   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_945                                         |    12|
|722   |    mac_muladd_8s_8s_14ns_14_1_1_U638                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                 |    13|
|723   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_944                                         |    13|
|724   |    mac_muladd_8s_8s_14ns_14_1_1_U639                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                 |    13|
|725   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_943                                         |    13|
|726   |    mac_muladd_8s_8s_14ns_14_1_1_U640                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                 |    17|
|727   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_942                                         |    17|
|728   |    mac_muladd_8s_8s_14ns_14_1_1_U641                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                 |     9|
|729   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_941                                         |     9|
|730   |    mac_muladd_8s_8s_14ns_14_1_1_U642                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                 |    17|
|731   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_940                                         |    17|
|732   |    mac_muladd_8s_8s_14ns_14_1_1_U643                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                 |    17|
|733   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_939                                         |    17|
|734   |    mac_muladd_8s_8s_14ns_14_1_1_U644                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                 |    17|
|735   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_938                                         |    17|
|736   |    mac_muladd_8s_8s_14ns_14_1_1_U645                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                 |    19|
|737   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_937                                         |    19|
|738   |    mac_muladd_8s_8s_14ns_14_1_1_U646                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                 |    20|
|739   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_936                                         |    20|
|740   |    mac_muladd_8s_8s_14ns_14_1_1_U647                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                 |    19|
|741   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_935                                         |    19|
|742   |    mac_muladd_8s_8s_14ns_14_1_1_U648                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                 |    18|
|743   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_934                                         |    18|
|744   |    mac_muladd_8s_8s_14ns_14_1_1_U649                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                 |    13|
|745   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_933                                         |    13|
|746   |    mac_muladd_8s_8s_14ns_14_1_1_U650                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                 |    11|
|747   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_932                                         |    11|
|748   |    mac_muladd_8s_8s_14ns_14_1_1_U651                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                 |    11|
|749   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_931                                         |    11|
|750   |    mac_muladd_8s_8s_14ns_14_1_1_U652                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                 |    11|
|751   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_930                                         |    11|
|752   |    mac_muladd_8s_8s_14ns_14_1_1_U653                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                 |    14|
|753   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_929                                         |    14|
|754   |    mac_muladd_8s_8s_14ns_14_1_1_U655                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                 |    20|
|755   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_928                                         |    20|
|756   |    mac_muladd_8s_8s_14ns_14_1_1_U656                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                 |    20|
|757   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_927                                         |    20|
|758   |    mac_muladd_8s_8s_14ns_14_1_1_U657                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                 |    12|
|759   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_926                                         |    12|
|760   |    mac_muladd_8s_8s_14ns_14_1_1_U658                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                 |    13|
|761   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_925                                         |    13|
|762   |    mac_muladd_8s_8s_14ns_14_1_1_U659                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                 |    18|
|763   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_924                                         |    18|
|764   |    mac_muladd_8s_8s_14ns_14_1_1_U660                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                 |    10|
|765   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_923                                         |    10|
|766   |    mac_muladd_8s_8s_14ns_14_1_1_U661                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                 |     9|
|767   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_922                                         |     9|
|768   |    mac_muladd_8s_8s_14ns_14_1_1_U662                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                 |    18|
|769   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_921                                         |    18|
|770   |    mac_muladd_8s_8s_14ns_14_1_1_U663                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                 |    16|
|771   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_920                                         |    16|
|772   |    mac_muladd_8s_8s_14ns_14_1_1_U664                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                 |    10|
|773   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_919                                         |    10|
|774   |    mac_muladd_8s_8s_14ns_14_1_1_U665                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                 |    19|
|775   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_918                                         |    19|
|776   |    mac_muladd_8s_8s_14ns_14_1_1_U666                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                 |    18|
|777   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_917                                         |    18|
|778   |    mac_muladd_8s_8s_14ns_14_1_1_U667                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                 |    18|
|779   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_916                                         |    18|
|780   |    mac_muladd_8s_8s_14ns_14_1_1_U668                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                 |    15|
|781   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_915                                         |    15|
|782   |    mac_muladd_8s_8s_14ns_14_1_1_U669                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                 |    11|
|783   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_914                                         |    11|
|784   |    mac_muladd_8s_8s_14ns_14_1_1_U670                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                 |    11|
|785   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_913                                         |    11|
|786   |    mac_muladd_8s_8s_14ns_14_1_1_U671                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                 |    14|
|787   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_912                                         |    14|
|788   |    mac_muladd_8s_8s_14ns_14_1_1_U672                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                 |    11|
|789   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_911                                         |    11|
|790   |    mac_muladd_8s_8s_14ns_14_1_1_U673                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                 |    15|
|791   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_910                                         |    15|
|792   |    mac_muladd_8s_8s_14ns_14_1_1_U675                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                 |    20|
|793   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_909                                         |    20|
|794   |    mac_muladd_8s_8s_14ns_14_1_1_U676                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                 |    20|
|795   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_908                                         |    20|
|796   |    mac_muladd_8s_8s_14ns_14_1_1_U677                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                 |    17|
|797   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_907                                         |    17|
|798   |    mac_muladd_8s_8s_14ns_14_1_1_U678                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                 |    16|
|799   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_906                                         |    16|
|800   |    mac_muladd_8s_8s_14ns_14_1_1_U679                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                 |    13|
|801   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_905                                         |    13|
|802   |    mac_muladd_8s_8s_14ns_14_1_1_U680                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                 |    11|
|803   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_904                                         |    11|
|804   |    mac_muladd_8s_8s_14ns_14_1_1_U681                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                 |    11|
|805   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_903                                         |    11|
|806   |    mac_muladd_8s_8s_14ns_14_1_1_U682                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                 |    12|
|807   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_902                                         |    12|
|808   |    mac_muladd_8s_8s_14ns_14_1_1_U683                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                 |     8|
|809   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_901                                         |     8|
|810   |    mac_muladd_8s_8s_14ns_14_1_1_U684                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                 |    13|
|811   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_900                                         |    13|
|812   |    mac_muladd_8s_8s_14ns_14_1_1_U685                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                 |    18|
|813   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_899                                         |    18|
|814   |    mac_muladd_8s_8s_14ns_14_1_1_U686                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                 |    18|
|815   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_898                                         |    18|
|816   |    mac_muladd_8s_8s_14ns_14_1_1_U687                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                 |    16|
|817   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_897                                         |    16|
|818   |    mac_muladd_8s_8s_14ns_14_1_1_U688                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                 |    15|
|819   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_896                                         |    15|
|820   |    mac_muladd_8s_8s_14ns_14_1_1_U689                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                 |    19|
|821   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_895                                         |    19|
|822   |    mac_muladd_8s_8s_14ns_14_1_1_U690                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                 |    10|
|823   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_894                                         |    10|
|824   |    mac_muladd_8s_8s_14ns_14_1_1_U691                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                 |    11|
|825   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_893                                         |    11|
|826   |    mac_muladd_8s_8s_14ns_14_1_1_U692                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                 |    15|
|827   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_892                                         |    15|
|828   |    mac_muladd_8s_8s_14ns_14_1_1_U693                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                 |    16|
|829   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_891                                         |    16|
|830   |    mac_muladd_8s_8s_14ns_14_1_1_U695                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                 |    20|
|831   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_890                                         |    20|
|832   |    mac_muladd_8s_8s_14ns_14_1_1_U696                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                 |    20|
|833   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_889                                         |    20|
|834   |    mac_muladd_8s_8s_14ns_14_1_1_U697                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                 |    16|
|835   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_888                                         |    16|
|836   |    mac_muladd_8s_8s_14ns_14_1_1_U698                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                 |    13|
|837   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_887                                         |    13|
|838   |    mac_muladd_8s_8s_14ns_14_1_1_U699                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                 |    17|
|839   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_886                                         |    17|
|840   |    mac_muladd_8s_8s_14ns_14_1_1_U700                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                 |    10|
|841   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_885                                         |    10|
|842   |    mac_muladd_8s_8s_14ns_14_1_1_U701                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                 |    11|
|843   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_884                                         |    11|
|844   |    mac_muladd_8s_8s_14ns_14_1_1_U702                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                 |     9|
|845   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_883                                         |     9|
|846   |    mac_muladd_8s_8s_14ns_14_1_1_U703                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                 |    17|
|847   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_882                                         |    17|
|848   |    mac_muladd_8s_8s_14ns_14_1_1_U704                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                 |    15|
|849   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_881                                         |    15|
|850   |    mac_muladd_8s_8s_14ns_14_1_1_U705                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                 |    18|
|851   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_880                                         |    18|
|852   |    mac_muladd_8s_8s_14ns_14_1_1_U706                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                 |    18|
|853   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_879                                         |    18|
|854   |    mac_muladd_8s_8s_14ns_14_1_1_U707                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                 |    10|
|855   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_878                                         |    10|
|856   |    mac_muladd_8s_8s_14ns_14_1_1_U708                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                 |    11|
|857   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_877                                         |    11|
|858   |    mac_muladd_8s_8s_14ns_14_1_1_U709                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                 |    16|
|859   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_876                                         |    16|
|860   |    mac_muladd_8s_8s_14ns_14_1_1_U710                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                 |    11|
|861   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_875                                         |    11|
|862   |    mac_muladd_8s_8s_14ns_14_1_1_U711                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                 |    12|
|863   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_874                                         |    12|
|864   |    mac_muladd_8s_8s_14ns_14_1_1_U712                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                 |    16|
|865   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_873                                         |    16|
|866   |    mac_muladd_8s_8s_14ns_14_1_1_U713                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                 |    14|
|867   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_872                                         |    14|
|868   |    mac_muladd_8s_8s_14ns_14_1_1_U715                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                 |    20|
|869   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_871                                         |    20|
|870   |    mac_muladd_8s_8s_14ns_14_1_1_U716                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                 |    18|
|871   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_870                                         |    18|
|872   |    mac_muladd_8s_8s_14ns_14_1_1_U717                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                 |    17|
|873   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_869                                         |    17|
|874   |    mac_muladd_8s_8s_14ns_14_1_1_U718                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                 |    16|
|875   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_868                                         |    16|
|876   |    mac_muladd_8s_8s_14ns_14_1_1_U719                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                 |    19|
|877   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_867                                         |    19|
|878   |    mac_muladd_8s_8s_14ns_14_1_1_U720                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                 |    10|
|879   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_866                                         |    10|
|880   |    mac_muladd_8s_8s_14ns_14_1_1_U721                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                 |    10|
|881   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_865                                         |    10|
|882   |    mac_muladd_8s_8s_14ns_14_1_1_U722                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                 |    13|
|883   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_864                                         |    13|
|884   |    mac_muladd_8s_8s_14ns_14_1_1_U723                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                 |    18|
|885   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_863                                         |    18|
|886   |    mac_muladd_8s_8s_14ns_14_1_1_U724                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                 |    14|
|887   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_862                                         |    14|
|888   |    mac_muladd_8s_8s_14ns_14_1_1_U725                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                 |    14|
|889   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_861                                         |    14|
|890   |    mac_muladd_8s_8s_14ns_14_1_1_U726                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                 |    26|
|891   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_860                                         |    26|
|892   |    mac_muladd_8s_8s_14ns_14_1_1_U727                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                 |    20|
|893   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_859                                         |    20|
|894   |    mac_muladd_8s_8s_14ns_14_1_1_U728                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                 |    21|
|895   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_858                                         |    21|
|896   |    mac_muladd_8s_8s_14ns_14_1_1_U729                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                 |    22|
|897   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_857                                         |    22|
|898   |    mac_muladd_8s_8s_14ns_14_1_1_U730                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                 |    19|
|899   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_856                                         |    19|
|900   |    mac_muladd_8s_8s_14ns_14_1_1_U731                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                 |    23|
|901   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_855                                         |    23|
|902   |    mac_muladd_8s_8s_14ns_14_1_1_U732                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                 |    16|
|903   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_854                                         |    16|
|904   |    mac_muladd_8s_8s_14ns_14_1_1_U733                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                 |    20|
|905   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_853                                         |    20|
|906   |    mac_muladd_8s_8s_14ns_14_1_1_U736                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                 |    20|
|907   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_852                                         |    20|
|908   |    mac_muladd_8s_8s_14ns_14_1_1_U737                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                 |     6|
|909   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_851                                         |     6|
|910   |    mac_muladd_8s_8s_14ns_14_1_1_U738                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                 |     9|
|911   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_850                                         |     9|
|912   |    mac_muladd_8s_8s_14ns_14_1_1_U739                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                 |    16|
|913   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_849                                         |    16|
|914   |    mac_muladd_8s_8s_14ns_14_1_1_U740                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                 |     6|
|915   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_848                                         |     6|
|916   |    mac_muladd_8s_8s_14ns_14_1_1_U741                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                 |     9|
|917   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_847                                         |     9|
|918   |    mac_muladd_8s_8s_14ns_14_1_1_U742                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                 |    18|
|919   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_846                                         |    18|
|920   |    mac_muladd_8s_8s_14ns_14_1_1_U743                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                 |     4|
|921   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_845                                         |     4|
|922   |    mac_muladd_8s_8s_14ns_14_1_1_U744                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                 |    16|
|923   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_844                                         |    16|
|924   |    mac_muladd_8s_8s_14ns_14_1_1_U745                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                 |    56|
|925   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_843                                         |    56|
|926   |    mac_muladd_8s_8s_14ns_14_1_1_U746                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                 |     5|
|927   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_842                                         |     5|
|928   |    mac_muladd_8s_8s_14ns_14_1_1_U747                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                 |     5|
|929   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_841                                         |     5|
|930   |    mac_muladd_8s_8s_14ns_14_1_1_U748                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                 |     8|
|931   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_840                                         |     8|
|932   |    mac_muladd_8s_8s_14ns_14_1_1_U749                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                 |    15|
|933   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_839                                         |    15|
|934   |    mac_muladd_8s_8s_14ns_14_1_1_U750                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                 |     5|
|935   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_838                                         |     5|
|936   |    mac_muladd_8s_8s_14ns_14_1_1_U751                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                 |     8|
|937   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_837                                         |     8|
|938   |    mac_muladd_8s_8s_14ns_14_1_1_U752                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                 |    17|
|939   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_836                                         |    17|
|940   |    mac_muladd_8s_8s_14ns_14_1_1_U753                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                 |     3|
|941   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_835                                         |     3|
|942   |    mac_muladd_8s_8s_14ns_14_1_1_U754                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                 |    15|
|943   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_834                                         |    15|
|944   |    mac_muladd_8s_8s_14ns_14_1_1_U755                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                 |    25|
|945   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_833                                         |    25|
|946   |    mac_muladd_8s_8s_14ns_14_1_1_U757                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                 |     6|
|947   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_832                                         |     6|
|948   |    mac_muladd_8s_8s_14ns_14_1_1_U758                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                 |     9|
|949   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_831                                         |     9|
|950   |    mac_muladd_8s_8s_14ns_14_1_1_U759                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                 |    16|
|951   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_830                                         |    16|
|952   |    mac_muladd_8s_8s_14ns_14_1_1_U760                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                 |     6|
|953   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_829                                         |     6|
|954   |    mac_muladd_8s_8s_14ns_14_1_1_U761                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                 |     9|
|955   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_828                                         |     9|
|956   |    mac_muladd_8s_8s_14ns_14_1_1_U762                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                 |    18|
|957   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_827                                         |    18|
|958   |    mac_muladd_8s_8s_14ns_14_1_1_U763                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                 |     4|
|959   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_826                                         |     4|
|960   |    mac_muladd_8s_8s_14ns_14_1_1_U764                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                 |    16|
|961   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_825                                         |    16|
|962   |    mac_muladd_8s_8s_14ns_14_1_1_U765                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                 |     4|
|963   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_824                                         |     4|
|964   |    mac_muladd_8s_8s_14ns_14_1_1_U766                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                 |    57|
|965   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_823                                         |    57|
|966   |    mac_muladd_8s_8s_14ns_14_1_1_U767                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                 |     5|
|967   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_822                                         |     5|
|968   |    mac_muladd_8s_8s_14ns_14_1_1_U768                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                 |     8|
|969   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_821                                         |     8|
|970   |    mac_muladd_8s_8s_14ns_14_1_1_U769                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_327                                                 |    15|
|971   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_820                                         |    15|
|972   |    mac_muladd_8s_8s_14ns_14_1_1_U770                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_328                                                 |     5|
|973   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_819                                         |     5|
|974   |    mac_muladd_8s_8s_14ns_14_1_1_U771                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_329                                                 |     8|
|975   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_818                                         |     8|
|976   |    mac_muladd_8s_8s_14ns_14_1_1_U772                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_330                                                 |    17|
|977   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_817                                         |    17|
|978   |    mac_muladd_8s_8s_14ns_14_1_1_U773                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_331                                                 |     3|
|979   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_816                                         |     3|
|980   |    mac_muladd_8s_8s_14ns_14_1_1_U774                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_332                                                 |    15|
|981   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_815                                         |    15|
|982   |    mac_muladd_8s_8s_14ns_14_1_1_U775                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_333                                                 |     2|
|983   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_814                                         |     2|
|984   |    mac_muladd_8s_8s_14ns_14_1_1_U776                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_334                                                 |     6|
|985   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_813                                         |     6|
|986   |    mac_muladd_8s_8s_14ns_14_1_1_U778                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_335                                                 |     9|
|987   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_812                                         |     9|
|988   |    mac_muladd_8s_8s_14ns_14_1_1_U779                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_336                                                 |    16|
|989   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_811                                         |    16|
|990   |    mac_muladd_8s_8s_14ns_14_1_1_U780                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_337                                                 |     6|
|991   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_810                                         |     6|
|992   |    mac_muladd_8s_8s_14ns_14_1_1_U781                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_338                                                 |     9|
|993   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_809                                         |     9|
|994   |    mac_muladd_8s_8s_14ns_14_1_1_U782                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_339                                                 |    18|
|995   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_808                                         |    18|
|996   |    mac_muladd_8s_8s_14ns_14_1_1_U783                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_340                                                 |     4|
|997   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_807                                         |     4|
|998   |    mac_muladd_8s_8s_14ns_14_1_1_U784                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_341                                                 |    16|
|999   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_806                                         |    16|
|1000  |    mac_muladd_8s_8s_14ns_14_1_1_U785                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_342                                                 |    16|
|1001  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_805                                         |    16|
|1002  |    mac_muladd_8s_8s_14ns_14_1_1_U786                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_343                                                 |     5|
|1003  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_804                                         |     5|
|1004  |    mac_muladd_8s_8s_14ns_14_1_1_U787                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_344                                                 |    54|
|1005  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_803                                         |    54|
|1006  |    mac_muladd_8s_8s_14ns_14_1_1_U788                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_345                                                 |     8|
|1007  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_802                                         |     8|
|1008  |    mac_muladd_8s_8s_14ns_14_1_1_U789                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_346                                                 |    15|
|1009  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_801                                         |    15|
|1010  |    mac_muladd_8s_8s_14ns_14_1_1_U790                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_347                                                 |     5|
|1011  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_800                                         |     5|
|1012  |    mac_muladd_8s_8s_14ns_14_1_1_U791                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_348                                                 |     8|
|1013  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_799                                         |     8|
|1014  |    mac_muladd_8s_8s_14ns_14_1_1_U792                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_349                                                 |    17|
|1015  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_798                                         |    17|
|1016  |    mac_muladd_8s_8s_14ns_14_1_1_U793                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_350                                                 |     3|
|1017  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_797                                         |     3|
|1018  |    mac_muladd_8s_8s_14ns_14_1_1_U794                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_351                                                 |    15|
|1019  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_796                                         |    15|
|1020  |    mac_muladd_8s_8s_14ns_14_1_1_U795                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_352                                                 |     4|
|1021  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_795                                         |     4|
|1022  |    mac_muladd_8s_8s_14ns_14_1_1_U796                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_353                                                 |     6|
|1023  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_794                                         |     6|
|1024  |    mac_muladd_8s_8s_14ns_14_1_1_U797                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_354                                                 |     9|
|1025  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_793                                         |     9|
|1026  |    mac_muladd_8s_8s_14ns_14_1_1_U799                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_355                                                 |    16|
|1027  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_792                                         |    16|
|1028  |    mac_muladd_8s_8s_14ns_14_1_1_U800                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_356                                                 |     6|
|1029  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_791                                         |     6|
|1030  |    mac_muladd_8s_8s_14ns_14_1_1_U801                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_357                                                 |     9|
|1031  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_790                                         |     9|
|1032  |    mac_muladd_8s_8s_14ns_14_1_1_U802                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_358                                                 |    18|
|1033  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_789                                         |    18|
|1034  |    mac_muladd_8s_8s_14ns_14_1_1_U803                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_359                                                 |     4|
|1035  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_788                                         |     4|
|1036  |    mac_muladd_8s_8s_14ns_14_1_1_U804                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_360                                                 |    16|
|1037  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_787                                         |    16|
|1038  |    mac_muladd_8s_8s_14ns_14_1_1_U805                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_361                                                 |    28|
|1039  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_786                                         |    28|
|1040  |    mac_muladd_8s_8s_14ns_14_1_1_U806                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_362                                                 |     5|
|1041  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_785                                         |     5|
|1042  |    mac_muladd_8s_8s_14ns_14_1_1_U807                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_363                                                 |     8|
|1043  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_784                                         |     8|
|1044  |    mac_muladd_8s_8s_14ns_14_1_1_U808                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_364                                                 |    52|
|1045  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_783                                         |    52|
|1046  |    mac_muladd_8s_8s_14ns_14_1_1_U809                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_365                                                 |    15|
|1047  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_782                                         |    15|
|1048  |    mac_muladd_8s_8s_14ns_14_1_1_U810                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_366                                                 |     5|
|1049  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_781                                         |     5|
|1050  |    mac_muladd_8s_8s_14ns_14_1_1_U811                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_367                                                 |     8|
|1051  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_780                                         |     8|
|1052  |    mac_muladd_8s_8s_14ns_14_1_1_U812                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_368                                                 |    17|
|1053  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_779                                         |    17|
|1054  |    mac_muladd_8s_8s_14ns_14_1_1_U813                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_369                                                 |     3|
|1055  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_778                                         |     3|
|1056  |    mac_muladd_8s_8s_14ns_14_1_1_U814                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_370                                                 |    15|
|1057  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_777                                         |    15|
|1058  |    mac_muladd_8s_8s_14ns_14_1_1_U815                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_371                                                 |     3|
|1059  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_776                                         |     3|
|1060  |    mac_muladd_8s_8s_14ns_14_1_1_U816                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_372                                                 |     6|
|1061  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_775                                         |     6|
|1062  |    mac_muladd_8s_8s_14ns_14_1_1_U817                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_373                                                 |     9|
|1063  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_774                                         |     9|
|1064  |    mac_muladd_8s_8s_14ns_14_1_1_U818                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_374                                                 |    16|
|1065  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_773                                         |    16|
|1066  |    mac_muladd_8s_8s_14ns_14_1_1_U820                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_375                                                 |     6|
|1067  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_772                                         |     6|
|1068  |    mac_muladd_8s_8s_14ns_14_1_1_U821                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_376                                                 |     9|
|1069  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_771                                         |     9|
|1070  |    mac_muladd_8s_8s_14ns_14_1_1_U822                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_377                                                 |    18|
|1071  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_770                                         |    18|
|1072  |    mac_muladd_8s_8s_14ns_14_1_1_U823                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_378                                                 |     4|
|1073  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_769                                         |     4|
|1074  |    mac_muladd_8s_8s_14ns_14_1_1_U824                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_379                                                 |    16|
|1075  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_768                                         |    16|
|1076  |    mac_muladd_8s_8s_14ns_14_1_1_U825                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_380                                                 |    17|
|1077  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_767                                         |    17|
|1078  |    mac_muladd_8s_8s_14ns_14_1_1_U826                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_381                                                 |     5|
|1079  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_766                                         |     5|
|1080  |    mac_muladd_8s_8s_14ns_14_1_1_U827                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_382                                                 |     8|
|1081  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_765                                         |     8|
|1082  |    mac_muladd_8s_8s_14ns_14_1_1_U828                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_383                                                 |    15|
|1083  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_764                                         |    15|
|1084  |    mac_muladd_8s_8s_14ns_14_1_1_U829                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_384                                                 |    57|
|1085  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_763                                         |    57|
|1086  |    mac_muladd_8s_8s_14ns_14_1_1_U830                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_385                                                 |     5|
|1087  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_762                                         |     5|
|1088  |    mac_muladd_8s_8s_14ns_14_1_1_U831                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_386                                                 |     8|
|1089  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_761                                         |     8|
|1090  |    mac_muladd_8s_8s_14ns_14_1_1_U832                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_387                                                 |    17|
|1091  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_760                                         |    17|
|1092  |    mac_muladd_8s_8s_14ns_14_1_1_U833                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_388                                                 |     3|
|1093  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_759                                         |     3|
|1094  |    mac_muladd_8s_8s_14ns_14_1_1_U834                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_389                                                 |    15|
|1095  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_758                                         |    15|
|1096  |    mac_muladd_8s_8s_14ns_14_1_1_U835                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_390                                                 |     3|
|1097  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_757                                         |     3|
|1098  |    mac_muladd_8s_8s_14ns_14_1_1_U836                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_391                                                 |     6|
|1099  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_756                                         |     6|
|1100  |    mac_muladd_8s_8s_14ns_14_1_1_U837                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_392                                                 |     9|
|1101  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_755                                         |     9|
|1102  |    mac_muladd_8s_8s_14ns_14_1_1_U838                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_393                                                 |    16|
|1103  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_754                                         |    16|
|1104  |    mac_muladd_8s_8s_14ns_14_1_1_U839                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_394                                                 |     6|
|1105  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_753                                         |     6|
|1106  |    mac_muladd_8s_8s_14ns_14_1_1_U841                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_395                                                 |     9|
|1107  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_752                                         |     9|
|1108  |    mac_muladd_8s_8s_14ns_14_1_1_U842                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_396                                                 |    18|
|1109  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_751                                         |    18|
|1110  |    mac_muladd_8s_8s_14ns_14_1_1_U843                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_397                                                 |     4|
|1111  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_750                                         |     4|
|1112  |    mac_muladd_8s_8s_14ns_14_1_1_U844                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_398                                                 |    16|
|1113  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_749                                         |    16|
|1114  |    mac_muladd_8s_8s_14ns_14_1_1_U845                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_399                                                 |    23|
|1115  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_748                                         |    23|
|1116  |    mac_muladd_8s_8s_14ns_14_1_1_U846                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_400                                                 |     5|
|1117  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_747                                         |     5|
|1118  |    mac_muladd_8s_8s_14ns_14_1_1_U847                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_401                                                 |     8|
|1119  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_746                                         |     8|
|1120  |    mac_muladd_8s_8s_14ns_14_1_1_U848                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_402                                                 |    15|
|1121  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_745                                         |    15|
|1122  |    mac_muladd_8s_8s_14ns_14_1_1_U849                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_403                                                 |     5|
|1123  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_744                                         |     5|
|1124  |    mac_muladd_8s_8s_14ns_14_1_1_U850                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_404                                                 |    54|
|1125  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_743                                         |    54|
|1126  |    mac_muladd_8s_8s_14ns_14_1_1_U851                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_405                                                 |     8|
|1127  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_742                                         |     8|
|1128  |    mac_muladd_8s_8s_14ns_14_1_1_U852                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_406                                                 |    17|
|1129  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_741                                         |    17|
|1130  |    mac_muladd_8s_8s_14ns_14_1_1_U853                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_407                                                 |     3|
|1131  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_740                                         |     3|
|1132  |    mac_muladd_8s_8s_14ns_14_1_1_U854                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_408                                                 |    15|
|1133  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_739                                         |    15|
|1134  |    mac_muladd_8s_8s_14ns_14_1_1_U855                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_409                                                 |     4|
|1135  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_738                                         |     4|
|1136  |    mac_muladd_8s_8s_14ns_14_1_1_U856                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_410                                                 |     6|
|1137  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_737                                         |     6|
|1138  |    mac_muladd_8s_8s_14ns_14_1_1_U857                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_411                                                 |     9|
|1139  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_736                                         |     9|
|1140  |    mac_muladd_8s_8s_14ns_14_1_1_U858                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_412                                                 |    16|
|1141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_735                                         |    16|
|1142  |    mac_muladd_8s_8s_14ns_14_1_1_U859                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_413                                                 |     6|
|1143  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_734                                         |     6|
|1144  |    mac_muladd_8s_8s_14ns_14_1_1_U860                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_414                                                 |     9|
|1145  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_733                                         |     9|
|1146  |    mac_muladd_8s_8s_14ns_14_1_1_U862                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_415                                                 |    18|
|1147  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_732                                         |    18|
|1148  |    mac_muladd_8s_8s_14ns_14_1_1_U863                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_416                                                 |     4|
|1149  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_731                                         |     4|
|1150  |    mac_muladd_8s_8s_14ns_14_1_1_U864                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_417                                                 |    16|
|1151  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_730                                         |    16|
|1152  |    mac_muladd_8s_8s_14ns_14_1_1_U865                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_418                                                 |    16|
|1153  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_729                                         |    16|
|1154  |    mac_muladd_8s_8s_14ns_14_1_1_U866                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_419                                                 |     5|
|1155  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_728                                         |     5|
|1156  |    mac_muladd_8s_8s_14ns_14_1_1_U867                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_420                                                 |     8|
|1157  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_727                                         |     8|
|1158  |    mac_muladd_8s_8s_14ns_14_1_1_U868                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_421                                                 |    15|
|1159  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_726                                         |    15|
|1160  |    mac_muladd_8s_8s_14ns_14_1_1_U869                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_422                                                 |     5|
|1161  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_725                                         |     5|
|1162  |    mac_muladd_8s_8s_14ns_14_1_1_U870                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_423                                                 |     8|
|1163  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_724                                         |     8|
|1164  |    mac_muladd_8s_8s_14ns_14_1_1_U871                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_424                                                 |    53|
|1165  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_723                                         |    53|
|1166  |    mac_muladd_8s_8s_14ns_14_1_1_U872                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_425                                                 |    17|
|1167  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_722                                         |    17|
|1168  |    mac_muladd_8s_8s_14ns_14_1_1_U873                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_426                                                 |     3|
|1169  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_721                                         |     3|
|1170  |    mac_muladd_8s_8s_14ns_14_1_1_U874                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_427                                                 |    15|
|1171  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_720                                         |    15|
|1172  |    mac_muladd_8s_8s_14ns_14_1_1_U875                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_428                                                 |     3|
|1173  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_719                                         |     3|
|1174  |    mac_muladd_8s_8s_14ns_14_1_1_U876                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_429                                                 |     6|
|1175  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_718                                         |     6|
|1176  |    mac_muladd_8s_8s_14ns_14_1_1_U877                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_430                                                 |     9|
|1177  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_717                                         |     9|
|1178  |    mac_muladd_8s_8s_14ns_14_1_1_U878                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_431                                                 |    16|
|1179  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_716                                         |    16|
|1180  |    mac_muladd_8s_8s_14ns_14_1_1_U879                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_432                                                 |     6|
|1181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_715                                         |     6|
|1182  |    mac_muladd_8s_8s_14ns_14_1_1_U880                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_433                                                 |     9|
|1183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_714                                         |     9|
|1184  |    mac_muladd_8s_8s_14ns_14_1_1_U881                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_434                                                 |    18|
|1185  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_713                                         |    18|
|1186  |    mac_muladd_8s_8s_14ns_14_1_1_U883                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_435                                                 |     4|
|1187  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_712                                         |     4|
|1188  |    mac_muladd_8s_8s_14ns_14_1_1_U884                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_436                                                 |    16|
|1189  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_711                                         |    16|
|1190  |    mac_muladd_8s_8s_14ns_14_1_1_U885                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_437                                                 |    22|
|1191  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_710                                         |    22|
|1192  |    mac_muladd_8s_8s_14ns_14_1_1_U886                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_438                                                 |     5|
|1193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_709                                         |     5|
|1194  |    mac_muladd_8s_8s_14ns_14_1_1_U887                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_439                                                 |     8|
|1195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_708                                         |     8|
|1196  |    mac_muladd_8s_8s_14ns_14_1_1_U888                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_440                                                 |    15|
|1197  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_707                                         |    15|
|1198  |    mac_muladd_8s_8s_14ns_14_1_1_U889                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_441                                                 |     5|
|1199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_706                                         |     5|
|1200  |    mac_muladd_8s_8s_14ns_14_1_1_U890                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_442                                                 |     8|
|1201  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_705                                         |     8|
|1202  |    mac_muladd_8s_8s_14ns_14_1_1_U891                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_443                                                 |    17|
|1203  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_704                                         |    17|
|1204  |    mac_muladd_8s_8s_14ns_14_1_1_U892                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_444                                                 |    56|
|1205  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_703                                         |    56|
|1206  |    mac_muladd_8s_8s_14ns_14_1_1_U893                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_445                                                 |     3|
|1207  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_702                                         |     3|
|1208  |    mac_muladd_8s_8s_14ns_14_1_1_U894                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_446                                                 |    15|
|1209  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_701                                         |    15|
|1210  |    mac_muladd_8s_8s_14ns_14_1_1_U895                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_447                                                 |     3|
|1211  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_700                                         |     3|
|1212  |    mac_muladd_8s_8s_14ns_14_1_1_U896                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_448                                                 |     6|
|1213  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_699                                         |     6|
|1214  |    mac_muladd_8s_8s_14ns_14_1_1_U897                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_449                                                 |     9|
|1215  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_698                                         |     9|
|1216  |    mac_muladd_8s_8s_14ns_14_1_1_U898                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_450                                                 |    16|
|1217  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_697                                         |    16|
|1218  |    mac_muladd_8s_8s_14ns_14_1_1_U899                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_451                                                 |     6|
|1219  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_696                                         |     6|
|1220  |    mac_muladd_8s_8s_14ns_14_1_1_U900                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_452                                                 |     9|
|1221  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_695                                         |     9|
|1222  |    mac_muladd_8s_8s_14ns_14_1_1_U901                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_453                                                 |    18|
|1223  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_694                                         |    18|
|1224  |    mac_muladd_8s_8s_14ns_14_1_1_U902                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_454                                                 |     4|
|1225  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_693                                         |     4|
|1226  |    mac_muladd_8s_8s_14ns_14_1_1_U904                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_455                                                 |    15|
|1227  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_692                                         |    15|
|1228  |    mac_muladd_8s_8s_14ns_14_1_1_U905                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_456                                                 |    19|
|1229  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_691                                         |    19|
|1230  |    mac_muladd_8s_8s_14ns_14_1_1_U906                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_457                                                 |     5|
|1231  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_690                                         |     5|
|1232  |    mac_muladd_8s_8s_14ns_14_1_1_U907                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_458                                                 |     8|
|1233  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_689                                         |     8|
|1234  |    mac_muladd_8s_8s_14ns_14_1_1_U908                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_459                                                 |    15|
|1235  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_688                                         |    15|
|1236  |    mac_muladd_8s_8s_14ns_14_1_1_U909                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_460                                                 |     5|
|1237  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_687                                         |     5|
|1238  |    mac_muladd_8s_8s_14ns_14_1_1_U910                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_461                                                 |     8|
|1239  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_686                                         |     8|
|1240  |    mac_muladd_8s_8s_14ns_14_1_1_U911                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_462                                                 |    33|
|1241  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_685                                         |    33|
|1242  |    mac_muladd_8s_8s_14ns_14_1_1_U912                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_463                                                 |     3|
|1243  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_684                                         |     3|
|1244  |    mac_muladd_8s_8s_14ns_14_1_1_U913                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_464                                                 |    56|
|1245  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_683                                         |    56|
|1246  |    mac_muladd_8s_8s_14ns_14_1_1_U914                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_465                                                 |    16|
|1247  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_682                                         |    16|
|1248  |    mac_muladd_8s_8s_14ns_14_1_1_U915                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_466                                                 |     3|
|1249  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_681                                         |     3|
|1250  |    mac_muladd_8s_8s_14ns_14_1_1_U916                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_467                                                 |     5|
|1251  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_680                                         |     5|
|1252  |    mac_muladd_8s_8s_14ns_14_1_1_U917                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_468                                                 |     8|
|1253  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_679                                         |     8|
|1254  |    mac_muladd_8s_8s_14ns_14_1_1_U918                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_469                                                 |    15|
|1255  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_678                                         |    15|
|1256  |    mac_muladd_8s_8s_14ns_14_1_1_U919                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_470                                                 |     5|
|1257  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_677                                         |     5|
|1258  |    mac_muladd_8s_8s_14ns_14_1_1_U920                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_471                                                 |     8|
|1259  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_676                                         |     8|
|1260  |    mac_muladd_8s_8s_14ns_14_1_1_U921                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_472                                                 |    17|
|1261  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_675                                         |    17|
|1262  |    mac_muladd_8s_8s_14ns_14_1_1_U922                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_473                                                 |     3|
|1263  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_674                                         |     3|
|1264  |    mac_muladd_8s_8s_14ns_14_1_1_U923                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_474                                                 |    15|
|1265  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_673                                         |    15|
|1266  |    mac_muladd_8s_8s_14ns_14_1_1_U925                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_475                                                 |    21|
|1267  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_672                                         |    21|
|1268  |    mac_muladd_8s_8s_14ns_14_1_1_U926                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_476                                                 |     6|
|1269  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_671                                         |     6|
|1270  |    mac_muladd_8s_8s_14ns_14_1_1_U927                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_477                                                 |     9|
|1271  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_670                                         |     9|
|1272  |    mac_muladd_8s_8s_14ns_14_1_1_U928                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_478                                                 |    16|
|1273  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_669                                         |    16|
|1274  |    mac_muladd_8s_8s_14ns_14_1_1_U929                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_479                                                 |     6|
|1275  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_668                                         |     6|
|1276  |    mac_muladd_8s_8s_14ns_14_1_1_U930                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_480                                                 |     9|
|1277  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_667                                         |     9|
|1278  |    mac_muladd_8s_8s_14ns_14_1_1_U931                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_481                                                 |    18|
|1279  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_666                                         |    18|
|1280  |    mac_muladd_8s_8s_14ns_14_1_1_U932                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_482                                                 |     4|
|1281  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_665                                         |     4|
|1282  |    mac_muladd_8s_8s_14ns_14_1_1_U933                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_483                                                 |    16|
|1283  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_664                                         |    16|
|1284  |    mac_muladd_8s_8s_14ns_14_1_1_U934                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_484                                                 |    57|
|1285  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                             |    57|
|1286  |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    59|
|1287  |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |    59|
|1288  |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |    59|
|1289  |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_487                                                             |    59|
|1290  |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |    59|
|1291  |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |    59|
|1292  |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |    59|
|1293  |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_491                                                             |    59|
|1294  |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |    59|
|1295  |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_493                                                             |    59|
|1296  |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |    59|
|1297  |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |    59|
|1298  |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_496                                                             |    59|
|1299  |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |    59|
|1300  |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_498                                                             |    59|
|1301  |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |    59|
|1302  |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |    59|
|1303  |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |    59|
|1304  |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_502                                                             |    48|
|1305  |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |    59|
|1306  |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_504                                                             |    59|
|1307  |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |    59|
|1308  |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_506                                                             |    59|
|1309  |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |    59|
|1310  |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |    59|
|1311  |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_509                                                             |    59|
|1312  |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |    59|
|1313  |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |    48|
|1314  |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |    59|
|1315  |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_513                                                             |    59|
|1316  |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |    59|
|1317  |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_515                                                             |    59|
|1318  |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |    59|
|1319  |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_517                                                             |    59|
|1320  |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |    59|
|1321  |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_519                                                             |    59|
|1322  |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |    48|
|1323  |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |    48|
|1324  |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |    59|
|1325  |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_523                                                             |    59|
|1326  |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |    59|
|1327  |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_525                                                             |    59|
|1328  |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |    59|
|1329  |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |    59|
|1330  |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_528                                                             |    59|
|1331  |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |    48|
|1332  |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_530                                                             |    48|
|1333  |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |    59|
|1334  |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |    59|
|1335  |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |    59|
|1336  |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_534                                                             |    59|
|1337  |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |    59|
|1338  |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_536                                                             |    59|
|1339  |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_537                                                             |    59|
|1340  |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_538                                                             |    48|
|1341  |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_539                                                             |    48|
|1342  |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_540                                                             |    48|
|1343  |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_541                                                             |    59|
|1344  |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_542                                                             |    59|
|1345  |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_543                                                             |    59|
|1346  |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_544                                                             |    59|
|1347  |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_545                                                             |    59|
|1348  |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_546                                                             |    59|
|1349  |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_547                                                             |    48|
|1350  |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_548                                                             |    48|
|1351  |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_549                                                             |    48|
|1352  |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_550                                                             |    59|
|1353  |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_551                                                             |    59|
|1354  |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_552                                                             |    59|
|1355  |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_553                                                             |    59|
|1356  |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_554                                                             |    59|
|1357  |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_555                                                             |    59|
|1358  |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_556                                                             |    48|
|1359  |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_557                                                             |    48|
|1360  |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_558                                                             |    48|
|1361  |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_559                                                             |    48|
|1362  |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_560                                                             |    59|
|1363  |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_561                                                             |    59|
|1364  |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_562                                                             |    59|
|1365  |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_563                                                             |    59|
|1366  |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_564                                                             |    59|
|1367  |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_565                                                             |    48|
|1368  |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_566                                                             |    48|
|1369  |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_567                                                             |    48|
|1370  |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_568                                                             |    48|
|1371  |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_569                                                             |    59|
|1372  |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_570                                                             |    59|
|1373  |    mul_8s_8s_14_1_1_U452                                             |hls_dummy_mul_8s_8s_14_1_1_571                                                             |    59|
|1374  |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_572                                                             |    59|
|1375  |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_573                                                             |    59|
|1376  |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_574                                                             |    48|
|1377  |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_575                                                             |    48|
|1378  |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_576                                                             |    48|
|1379  |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_577                                                             |    48|
|1380  |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_578                                                             |    48|
|1381  |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_579                                                             |    59|
|1382  |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                             |    59|
|1383  |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_581                                                             |    59|
|1384  |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                             |    59|
|1385  |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_583                                                             |    48|
|1386  |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                             |    48|
|1387  |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                             |    48|
|1388  |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                             |    48|
|1389  |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_587                                                             |    48|
|1390  |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_588                                                             |    59|
|1391  |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                             |    59|
|1392  |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                             |    59|
|1393  |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_591                                                             |    59|
|1394  |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                             |    48|
|1395  |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                             |    48|
|1396  |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_594                                                             |    48|
|1397  |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                             |    48|
|1398  |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                             |    48|
|1399  |    mul_8s_8s_14_1_1_U478                                             |hls_dummy_mul_8s_8s_14_1_1_597                                                             |    48|
|1400  |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                             |    59|
|1401  |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_599                                                             |    59|
|1402  |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                             |    59|
|1403  |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                             |    48|
|1404  |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_602                                                             |    48|
|1405  |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                             |    48|
|1406  |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_604                                                             |    48|
|1407  |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                             |    48|
|1408  |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                             |    48|
|1409  |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                             |    59|
|1410  |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_608                                                             |    59|
|1411  |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                             |    59|
|1412  |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_610                                                             |    48|
|1413  |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                             |    48|
|1414  |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_612                                                             |    48|
|1415  |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                             |    48|
|1416  |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                             |    48|
|1417  |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_615                                                             |    48|
|1418  |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                             |    48|
|1419  |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                             |    59|
|1420  |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                             |    59|
|1421  |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_619                                                             |    48|
|1422  |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_620                                                             |    48|
|1423  |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                             |    48|
|1424  |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                             |    48|
|1425  |    mul_8s_8s_14_1_1_U504                                             |hls_dummy_mul_8s_8s_14_1_1_623                                                             |    48|
|1426  |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                             |    48|
|1427  |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                             |    48|
|1428  |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_626                                                             |    59|
|1429  |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                             |    59|
|1430  |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                             |    48|
|1431  |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_629                                                             |    48|
|1432  |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                             |    48|
|1433  |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_631                                                             |    48|
|1434  |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                             |    48|
|1435  |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                             |    48|
|1436  |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_634                                                             |    48|
|1437  |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                             |    48|
|1438  |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_636                                                             |    59|
|1439  |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                             |    48|
|1440  |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                             |    48|
|1441  |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                             |    48|
|1442  |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_640                                                             |    48|
|1443  |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_641                                                             |    48|
|1444  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                             |    48|
|1445  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                             |    48|
|1446  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_644                                                             |    48|
|1447  |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                             |    59|
|1448  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                             |    48|
|1449  |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_647                                                             |    48|
|1450  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                             |    48|
|1451  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                             |    48|
|1452  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                             |    48|
|1453  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_651                                                             |    48|
|1454  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_652                                                             |    48|
|1455  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                             |    48|
|1456  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                             |    48|
|1457  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_655                                                             |    48|
|1458  |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                             |    48|
|1459  |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_657                                                             |    48|
|1460  |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                             |    48|
|1461  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                             |    48|
|1462  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                             |    48|
|1463  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_661                                                             |    48|
|1464  |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                             |    48|
|1465  |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_663                                                             |    48|
|1466  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_2_3_s_w4_ROM_AUTcud |  4286|
|1467  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4                   |  3805|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:24 ; elapsed = 00:05:02 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289172 ; free virtual = 419229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:24 ; elapsed = 00:05:02 . Memory (MB): peak = 4696.664 ; gain = 2240.363 ; free physical = 289172 ; free virtual = 419229
Synthesis Optimization Complete : Time (s): cpu = 00:04:24 ; elapsed = 00:05:02 . Memory (MB): peak = 4696.672 ; gain = 2240.363 ; free physical = 289171 ; free virtual = 419229
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4696.672 ; gain = 0.000 ; free physical = 289469 ; free virtual = 419571
INFO: [Netlist 29-17] Analyzing 4623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4752.691 ; gain = 0.000 ; free physical = 289614 ; free virtual = 419844
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1195 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 390 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 1c688a88
INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:05:32 . Memory (MB): peak = 4752.691 ; gain = 2320.285 ; free physical = 287891 ; free virtual = 418122
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4331.858; main = 4058.219; forked = 369.736
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5664.023; main = 4752.695; forked = 967.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4816.723 ; gain = 64.031 ; free physical = 289312 ; free virtual = 419667

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 985995df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 4979.113 ; gain = 162.391 ; free physical = 288755 ; free virtual = 419666

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 264 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c1116f7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 288639 ; free virtual = 419557
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e760a8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 288722 ; free virtual = 419640
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ea1ff46c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 288621 ; free virtual = 419540
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1f06420d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 288608 ; free virtual = 419526
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1b8c0b7dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 288615 ; free virtual = 419533
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              10  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18b2d115c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 288614 ; free virtual = 419533

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18b2d115c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 286248 ; free virtual = 417171

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18b2d115c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 286220 ; free virtual = 417143

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 286154 ; free virtual = 417077
Ending Netlist Obfuscation Task | Checksum: 18b2d115c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5090.066 ; gain = 0.000 ; free physical = 286120 ; free virtual = 417043
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 5090.066 ; gain = 337.375 ; free physical = 286117 ; free virtual = 417040
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 04:30:09 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h7m2s *****
INFO: [HLS 200-112] Total CPU user time: 558.19 seconds. Total CPU system time: 24.73 seconds. Total elapsed time: 654.68 seconds; peak allocated memory: 2.110 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 21 04:30:20 2025...
