<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Key[1:0](1)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Key[1:0](0)</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>UD01/un1_sdiv_cry_19_0_COUT</Dynamic>
            <Navigation>UD01/un1_sdiv_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>UD01/un1_sdiv_cry_0_0_S0</Dynamic>
            <Navigation>UD01/un1_sdiv_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>UD00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>UD00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>operacion.un2_set_cry_0_0_S1</Dynamic>
            <Navigation>operacion.un2_set_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>operacion.un2_set_cry_0_0_S0</Dynamic>
            <Navigation>operacion.un2_set_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>operacion.un2_set_cry_1_0_S0</Dynamic>
            <Navigation>operacion.un2_set_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>operacion.un2_set_cry_1_0_S1</Dynamic>
            <Navigation>operacion.un2_set_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>operacion.un2_set_cry_3_0_S0</Dynamic>
            <Navigation>operacion.un2_set_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>operacion.un2_set_cry_3_0_COUT</Dynamic>
            <Navigation>operacion.un2_set_cry_3_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Key[0]</Dynamic>
            <Navigation>Key[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Key[1]</Dynamic>
            <Navigation>Key[1]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>11</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Diego EG\Desktop\ArqPracticas\Barrel\test.vhdl&quot;:35:11:35:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Diego EG\Desktop\ArqPracticas\Barrel\test.vhdl</Navigation>
            <Navigation>35</Navigation>
            <Navigation>11</Navigation>
            <Navigation>35</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Diego EG\Desktop\ArqPracticas\Barrel\test.vhdl&quot;:38:5:38:11|Referenced variable outdiv0 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Diego EG\Desktop\ArqPracticas\Barrel\test.vhdl</Navigation>
            <Navigation>38</Navigation>
            <Navigation>5</Navigation>
            <Navigation>38</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Referenced variable outdiv0 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.9\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.9\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\diego eg\desktop\arqpracticas\barrel\div00.vhdl&quot;:22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including UD01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\diego eg\desktop\arqpracticas\barrel\div00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including UD01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:UD00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:UD00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>