{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 10:10:25 2011 " "Info: Processing started: Wed Dec 21 10:10:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst " "Info: Detected ripple clock \"state_machine:inst1\|inst\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst2 " "Info: Detected ripple clock \"state_machine:inst1\|inst2\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst1 " "Info: Detected ripple clock \"state_machine:inst1\|inst1\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register np_register:inst16\|inst3 register np_register:inst16\|inst2 218.25 MHz 4.582 ns Internal " "Info: Clock \"clock\" has Internal fmax of 218.25 MHz between source register \"np_register:inst16\|inst3\" and destination register \"np_register:inst16\|inst2\" (period= 4.582 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.693 ns + Longest register register " "Info: + Longest register to register delay is 3.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst3 1 REG LC_X41_Y28_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y28_N5; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.382 ns) 0.831 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~573COUT1 2 COMB LC_X41_Y28_N0 2 " "Info: 2: + IC(0.449 ns) + CELL(0.382 ns) = 0.831 ns; Loc. = LC_X41_Y28_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~573COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { np_register:inst16|inst3 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.902 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1 3 COMB LC_X41_Y28_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.902 ns; Loc. = LC_X41_Y28_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.440 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582 4 COMB LC_X41_Y28_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.538 ns) = 1.440 ns; Loc. = LC_X41_Y28_N2; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.258 ns) 2.084 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584 5 COMB LC_X41_Y28_N9 1 " "Info: 5: + IC(0.386 ns) + CELL(0.258 ns) = 2.084 ns; Loc. = LC_X41_Y28_N9; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.101 ns) 2.789 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585 6 COMB LC_X40_Y28_N9 3 " "Info: 6: + IC(0.604 ns) + CELL(0.101 ns) = 2.789 ns; Loc. = LC_X40_Y28_N9; Fanout = 3; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.273 ns) 3.693 ns np_register:inst16\|inst2 7 REG LC_X41_Y28_N4 8 " "Info: 7: + IC(0.631 ns) + CELL(0.273 ns) = 3.693 ns; Loc. = LC_X41_Y28_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 43.95 % ) " "Info: Total cell delay = 1.623 ns ( 43.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.070 ns ( 56.05 % ) " "Info: Total interconnect delay = 2.070 ns ( 56.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { np_register:inst16|inst3 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { np_register:inst16|inst3 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} np_register:inst16|inst2 {} } { 0.000ns 0.449ns 0.000ns 0.000ns 0.386ns 0.604ns 0.631ns } { 0.000ns 0.382ns 0.071ns 0.538ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.658 ns - Smallest " "Info: - Smallest clock skew is -0.658 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.613 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 9.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.522 ns) 3.206 ns inst13 2 COMB LC_X40_Y24_N8 8 " "Info: 2: + IC(1.385 ns) + CELL(0.522 ns) = 3.206 ns; Loc. = LC_X40_Y24_N8; Fanout = 8; COMB Node = 'inst13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clock inst13 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.629 ns) 9.613 ns np_register:inst16\|inst2 3 REG LC_X41_Y28_N4 8 " "Info: 3: + IC(5.778 ns) + CELL(0.629 ns) = 9.613 ns; Loc. = LC_X41_Y28_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 25.49 % ) " "Info: Total cell delay = 2.450 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.163 ns ( 74.51 % ) " "Info: Total interconnect delay = 7.163 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { clock inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { clock {} clock~out0 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.385ns 5.778ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.271 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 10.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst1 2 REG LC_X40_Y24_N0 12 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X40_Y24_N0; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.390 ns) 3.864 ns inst13 3 COMB LC_X40_Y24_N8 8 " "Info: 3: + IC(0.519 ns) + CELL(0.390 ns) = 3.864 ns; Loc. = LC_X40_Y24_N8; Fanout = 8; COMB Node = 'inst13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { state_machine:inst1|inst1 inst13 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.629 ns) 10.271 ns np_register:inst16\|inst3 4 REG LC_X41_Y28_N5 8 " "Info: 4: + IC(5.778 ns) + CELL(0.629 ns) = 10.271 ns; Loc. = LC_X41_Y28_N5; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 30.62 % ) " "Info: Total cell delay = 3.145 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.126 ns ( 69.38 % ) " "Info: Total interconnect delay = 7.126 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { clock inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { clock {} clock~out0 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.385ns 5.778ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { np_register:inst16|inst3 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { np_register:inst16|inst3 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} np_register:inst16|inst2 {} } { 0.000ns 0.449ns 0.000ns 0.000ns 0.386ns 0.604ns 0.631ns } { 0.000ns 0.382ns 0.071ns 0.538ns 0.258ns 0.101ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { clock inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { clock {} clock~out0 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.385ns 5.778ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state_machine:inst1\|inst1 np_register:inst16\|inst2 clock 5.747 ns " "Info: Found hold time violation between source  pin or register \"state_machine:inst1\|inst1\" and destination pin or register \"np_register:inst16\|inst2\" for clock \"clock\" (Hold time is 5.747 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.514 ns + Largest " "Info: + Largest clock skew is 7.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.271 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst1 2 REG LC_X40_Y24_N0 12 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X40_Y24_N0; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.390 ns) 3.864 ns inst13 3 COMB LC_X40_Y24_N8 8 " "Info: 3: + IC(0.519 ns) + CELL(0.390 ns) = 3.864 ns; Loc. = LC_X40_Y24_N8; Fanout = 8; COMB Node = 'inst13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { state_machine:inst1|inst1 inst13 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.629 ns) 10.271 ns np_register:inst16\|inst2 4 REG LC_X41_Y28_N4 8 " "Info: 4: + IC(5.778 ns) + CELL(0.629 ns) = 10.271 ns; Loc. = LC_X41_Y28_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 30.62 % ) " "Info: Total cell delay = 3.145 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.126 ns ( 69.38 % ) " "Info: Total interconnect delay = 7.126 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.629 ns) 2.757 ns state_machine:inst1\|inst1 2 REG LC_X40_Y24_N0 12 " "Info: 2: + IC(0.829 ns) + CELL(0.629 ns) = 2.757 ns; Loc. = LC_X40_Y24_N0; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.93 % ) " "Info: Total cell delay = 1.928 ns ( 69.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 30.07 % ) " "Info: Total interconnect delay = 0.829 ns ( 30.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} } { 0.000ns 0.000ns 0.829ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} } { 0.000ns 0.000ns 0.829ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.582 ns - Shortest register register " "Info: - Shortest register to register delay is 1.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:inst1\|inst1 1 REG LC_X40_Y24_N0 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y24_N0; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.423 ns) 1.582 ns np_register:inst16\|inst2 2 REG LC_X41_Y28_N4 8 " "Info: 2: + IC(1.159 ns) + CELL(0.423 ns) = 1.582 ns; Loc. = LC_X41_Y28_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { state_machine:inst1|inst1 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 26.74 % ) " "Info: Total cell delay = 0.423 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 73.26 % ) " "Info: Total interconnect delay = 1.159 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { state_machine:inst1|inst1 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { state_machine:inst1|inst1 {} np_register:inst16|inst2 {} } { 0.000ns 1.159ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} } { 0.000ns 0.000ns 0.829ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { state_machine:inst1|inst1 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.582 ns" { state_machine:inst1|inst1 {} np_register:inst16|inst2 {} } { 0.000ns 1.159ns } { 0.000ns 0.423ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "np_register:inst16\|inst2 b\[3\] clock 5.421 ns register " "Info: tsu for register \"np_register:inst16\|inst2\" (data pin = \"b\[3\]\", clock pin = \"clock\") is 5.421 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.001 ns + Longest pin register " "Info: + Longest pin to register delay is 15.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[3\] 1 PIN PIN_B14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B14; Fanout = 4; PIN Node = 'b\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { -80 -216 -48 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.467 ns) + CELL(0.390 ns) 8.162 ns bit_flips:inst\|inst12 2 COMB LC_X39_Y29_N3 2 " "Info: 2: + IC(6.467 ns) + CELL(0.390 ns) = 8.162 ns; Loc. = LC_X39_Y29_N3; Fanout = 2; COMB Node = 'bit_flips:inst\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { b[3] bit_flips:inst|inst12 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/bit_flips.bdf" { { 552 544 608 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.101 ns) 8.649 ns bit_flips:inst\|inst26~552 3 COMB LC_X39_Y29_N7 1 " "Info: 3: + IC(0.386 ns) + CELL(0.101 ns) = 8.649 ns; Loc. = LC_X39_Y29_N7; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~552'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { bit_flips:inst|inst12 bit_flips:inst|inst26~552 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.258 ns) 9.307 ns bit_flips:inst\|inst26~553 4 COMB LC_X39_Y29_N4 14 " "Info: 4: + IC(0.400 ns) + CELL(0.258 ns) = 9.307 ns; Loc. = LC_X39_Y29_N4; Fanout = 14; COMB Node = 'bit_flips:inst\|inst26~553'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { bit_flips:inst|inst26~552 bit_flips:inst|inst26~553 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.258 ns) 11.057 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~129 5 COMB LC_X42_Y28_N6 3 " "Info: 5: + IC(1.492 ns) + CELL(0.258 ns) = 11.057 ns; Loc. = LC_X42_Y28_N6; Fanout = 3; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~129'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.509 ns) 12.210 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1 6 COMB LC_X41_Y28_N1 2 " "Info: 6: + IC(0.644 ns) + CELL(0.509 ns) = 12.210 ns; Loc. = LC_X41_Y28_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 12.748 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582 7 COMB LC_X41_Y28_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 12.748 ns; Loc. = LC_X41_Y28_N2; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.258 ns) 13.392 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584 8 COMB LC_X41_Y28_N9 1 " "Info: 8: + IC(0.386 ns) + CELL(0.258 ns) = 13.392 ns; Loc. = LC_X41_Y28_N9; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.101 ns) 14.097 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585 9 COMB LC_X40_Y28_N9 3 " "Info: 9: + IC(0.604 ns) + CELL(0.101 ns) = 14.097 ns; Loc. = LC_X40_Y28_N9; Fanout = 3; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.273 ns) 15.001 ns np_register:inst16\|inst2 10 REG LC_X41_Y28_N4 8 " "Info: 10: + IC(0.631 ns) + CELL(0.273 ns) = 15.001 ns; Loc. = LC_X41_Y28_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.991 ns ( 26.60 % ) " "Info: Total cell delay = 3.991 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.010 ns ( 73.40 % ) " "Info: Total interconnect delay = 11.010 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.001 ns" { b[3] bit_flips:inst|inst12 bit_flips:inst|inst26~552 bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.001 ns" { b[3] {} b[3]~out0 {} bit_flips:inst|inst12 {} bit_flips:inst|inst26~552 {} bit_flips:inst|inst26~553 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 6.467ns 0.386ns 0.400ns 1.492ns 0.644ns 0.000ns 0.386ns 0.604ns 0.631ns } { 0.000ns 1.305ns 0.390ns 0.101ns 0.258ns 0.258ns 0.509ns 0.538ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.613 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 9.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.522 ns) 3.206 ns inst13 2 COMB LC_X40_Y24_N8 8 " "Info: 2: + IC(1.385 ns) + CELL(0.522 ns) = 3.206 ns; Loc. = LC_X40_Y24_N8; Fanout = 8; COMB Node = 'inst13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { clock inst13 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.629 ns) 9.613 ns np_register:inst16\|inst2 3 REG LC_X41_Y28_N4 8 " "Info: 3: + IC(5.778 ns) + CELL(0.629 ns) = 9.613 ns; Loc. = LC_X41_Y28_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 25.49 % ) " "Info: Total cell delay = 2.450 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.163 ns ( 74.51 % ) " "Info: Total interconnect delay = 7.163 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { clock inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { clock {} clock~out0 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.385ns 5.778ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.001 ns" { b[3] bit_flips:inst|inst12 bit_flips:inst|inst26~552 bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.001 ns" { b[3] {} b[3]~out0 {} bit_flips:inst|inst12 {} bit_flips:inst|inst26~552 {} bit_flips:inst|inst26~553 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 6.467ns 0.386ns 0.400ns 1.492ns 0.644ns 0.000ns 0.386ns 0.604ns 0.631ns } { 0.000ns 1.305ns 0.390ns 0.101ns 0.258ns 0.258ns 0.509ns 0.538ns 0.258ns 0.101ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.613 ns" { clock inst13 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.613 ns" { clock {} clock~out0 {} inst13 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.385ns 5.778ns } { 0.000ns 1.299ns 0.522ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock p_input\[6\] np_register:inst16\|inst3 18.910 ns register " "Info: tco from clock \"clock\" to destination pin \"p_input\[6\]\" through register \"np_register:inst16\|inst3\" is 18.910 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.271 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 10.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst1 2 REG LC_X40_Y24_N0 12 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X40_Y24_N0; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.390 ns) 3.864 ns inst13 3 COMB LC_X40_Y24_N8 8 " "Info: 3: + IC(0.519 ns) + CELL(0.390 ns) = 3.864 ns; Loc. = LC_X40_Y24_N8; Fanout = 8; COMB Node = 'inst13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { state_machine:inst1|inst1 inst13 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.629 ns) 10.271 ns np_register:inst16\|inst3 4 REG LC_X41_Y28_N5 8 " "Info: 4: + IC(5.778 ns) + CELL(0.629 ns) = 10.271 ns; Loc. = LC_X41_Y28_N5; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 30.62 % ) " "Info: Total cell delay = 3.145 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.126 ns ( 69.38 % ) " "Info: Total interconnect delay = 7.126 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.441 ns + Longest register pin " "Info: + Longest register to pin delay is 8.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst3 1 REG LC_X41_Y28_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y28_N5; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.382 ns) 0.831 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~573COUT1 2 COMB LC_X41_Y28_N0 2 " "Info: 2: + IC(0.449 ns) + CELL(0.382 ns) = 0.831 ns; Loc. = LC_X41_Y28_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~573COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { np_register:inst16|inst3 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.902 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1 3 COMB LC_X41_Y28_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.902 ns; Loc. = LC_X41_Y28_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.440 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582 4 COMB LC_X41_Y28_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.538 ns) = 1.440 ns; Loc. = LC_X41_Y28_N2; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.258 ns) 2.084 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584 5 COMB LC_X41_Y28_N9 1 " "Info: 5: + IC(0.386 ns) + CELL(0.258 ns) = 2.084 ns; Loc. = LC_X41_Y28_N9; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.101 ns) 2.789 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585 6 COMB LC_X40_Y28_N9 3 " "Info: 6: + IC(0.604 ns) + CELL(0.101 ns) = 2.789 ns; Loc. = LC_X40_Y28_N9; Fanout = 3; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.101 ns) 3.521 ns input_select:inst9\|inst16 7 COMB LC_X41_Y28_N4 1 " "Info: 7: + IC(0.631 ns) + CELL(0.101 ns) = 3.521 ns; Loc. = LC_X41_Y28_N4; Fanout = 1; COMB Node = 'input_select:inst9\|inst16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst16 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/input_select.bdf" { { 904 416 480 952 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(1.879 ns) 8.441 ns p_input\[6\] 8 PIN PIN_F15 0 " "Info: 8: + IC(3.041 ns) + CELL(1.879 ns) = 8.441 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'p_input\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.920 ns" { input_select:inst9|inst16 p_input[6] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 184 584 760 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.330 ns ( 39.45 % ) " "Info: Total cell delay = 3.330 ns ( 39.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 60.55 % ) " "Info: Total interconnect delay = 5.111 ns ( 60.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.441 ns" { np_register:inst16|inst3 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst16 p_input[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.441 ns" { np_register:inst16|inst3 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} input_select:inst9|inst16 {} p_input[6] {} } { 0.000ns 0.449ns 0.000ns 0.000ns 0.386ns 0.604ns 0.631ns 3.041ns } { 0.000ns 0.382ns 0.071ns 0.538ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.441 ns" { np_register:inst16|inst3 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst16 p_input[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.441 ns" { np_register:inst16|inst3 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~573COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} input_select:inst9|inst16 {} p_input[6] {} } { 0.000ns 0.449ns 0.000ns 0.000ns 0.386ns 0.604ns 0.631ns 3.041ns } { 0.000ns 0.382ns 0.071ns 0.538ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[3\] p_input\[6\] 19.749 ns Longest " "Info: Longest tpd from source pin \"b\[3\]\" to destination pin \"p_input\[6\]\" is 19.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[3\] 1 PIN PIN_B14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B14; Fanout = 4; PIN Node = 'b\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { -80 -216 -48 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.467 ns) + CELL(0.390 ns) 8.162 ns bit_flips:inst\|inst12 2 COMB LC_X39_Y29_N3 2 " "Info: 2: + IC(6.467 ns) + CELL(0.390 ns) = 8.162 ns; Loc. = LC_X39_Y29_N3; Fanout = 2; COMB Node = 'bit_flips:inst\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { b[3] bit_flips:inst|inst12 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/bit_flips.bdf" { { 552 544 608 600 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.101 ns) 8.649 ns bit_flips:inst\|inst26~552 3 COMB LC_X39_Y29_N7 1 " "Info: 3: + IC(0.386 ns) + CELL(0.101 ns) = 8.649 ns; Loc. = LC_X39_Y29_N7; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~552'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { bit_flips:inst|inst12 bit_flips:inst|inst26~552 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.258 ns) 9.307 ns bit_flips:inst\|inst26~553 4 COMB LC_X39_Y29_N4 14 " "Info: 4: + IC(0.400 ns) + CELL(0.258 ns) = 9.307 ns; Loc. = LC_X39_Y29_N4; Fanout = 14; COMB Node = 'bit_flips:inst\|inst26~553'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { bit_flips:inst|inst26~552 bit_flips:inst|inst26~553 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.258 ns) 11.057 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~129 5 COMB LC_X42_Y28_N6 3 " "Info: 5: + IC(1.492 ns) + CELL(0.258 ns) = 11.057 ns; Loc. = LC_X42_Y28_N6; Fanout = 3; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~129'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.509 ns) 12.210 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1 6 COMB LC_X41_Y28_N1 2 " "Info: 6: + IC(0.644 ns) + CELL(0.509 ns) = 12.210 ns; Loc. = LC_X41_Y28_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 12.748 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582 7 COMB LC_X41_Y28_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 12.748 ns; Loc. = LC_X41_Y28_N2; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.258 ns) 13.392 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584 8 COMB LC_X41_Y28_N9 1 " "Info: 8: + IC(0.386 ns) + CELL(0.258 ns) = 13.392 ns; Loc. = LC_X41_Y28_N9; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.101 ns) 14.097 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585 9 COMB LC_X40_Y28_N9 3 " "Info: 9: + IC(0.604 ns) + CELL(0.101 ns) = 14.097 ns; Loc. = LC_X40_Y28_N9; Fanout = 3; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.101 ns) 14.829 ns input_select:inst9\|inst16 10 COMB LC_X41_Y28_N4 1 " "Info: 10: + IC(0.631 ns) + CELL(0.101 ns) = 14.829 ns; Loc. = LC_X41_Y28_N4; Fanout = 1; COMB Node = 'input_select:inst9\|inst16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst16 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/input_select.bdf" { { 904 416 480 952 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(1.879 ns) 19.749 ns p_input\[6\] 11 PIN PIN_F15 0 " "Info: 11: + IC(3.041 ns) + CELL(1.879 ns) = 19.749 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'p_input\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.920 ns" { input_select:inst9|inst16 p_input[6] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 184 584 760 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.698 ns ( 28.85 % ) " "Info: Total cell delay = 5.698 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.051 ns ( 71.15 % ) " "Info: Total interconnect delay = 14.051 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.749 ns" { b[3] bit_flips:inst|inst12 bit_flips:inst|inst26~552 bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst16 p_input[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.749 ns" { b[3] {} b[3]~out0 {} bit_flips:inst|inst12 {} bit_flips:inst|inst26~552 {} bit_flips:inst|inst26~553 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~129 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} input_select:inst9|inst16 {} p_input[6] {} } { 0.000ns 0.000ns 6.467ns 0.386ns 0.400ns 1.492ns 0.644ns 0.000ns 0.386ns 0.604ns 0.631ns 3.041ns } { 0.000ns 1.305ns 0.390ns 0.101ns 0.258ns 0.258ns 0.509ns 0.538ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "np_register:inst16\|inst6 b\[1\] clock 2.872 ns register " "Info: th for register \"np_register:inst16\|inst6\" (data pin = \"b\[1\]\", clock pin = \"clock\") is 2.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.271 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 464 -304 -136 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst1 2 REG LC_X40_Y24_N0 12 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X40_Y24_N0; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.390 ns) 3.864 ns inst13 3 COMB LC_X40_Y24_N8 8 " "Info: 3: + IC(0.519 ns) + CELL(0.390 ns) = 3.864 ns; Loc. = LC_X40_Y24_N8; Fanout = 8; COMB Node = 'inst13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { state_machine:inst1|inst1 inst13 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { 328 512 576 376 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.778 ns) + CELL(0.629 ns) 10.271 ns np_register:inst16\|inst6 4 REG LC_X39_Y28_N7 3 " "Info: 4: + IC(5.778 ns) + CELL(0.629 ns) = 10.271 ns; Loc. = LC_X39_Y28_N7; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { inst13 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 30.62 % ) " "Info: Total cell delay = 3.145 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.126 ns ( 69.38 % ) " "Info: Total interconnect delay = 7.126 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.412 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[1\] 1 PIN PIN_D12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_D12; Fanout = 8; PIN Node = 'b\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/multiplier.bdf" { { -80 -216 -48 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.886 ns) + CELL(0.390 ns) 6.581 ns input_select:inst9\|inst20~86 2 COMB LC_X39_Y28_N4 2 " "Info: 2: + IC(4.886 ns) + CELL(0.390 ns) = 6.581 ns; Loc. = LC_X39_Y28_N4; Fanout = 2; COMB Node = 'input_select:inst9\|inst20~86'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { b[1] input_select:inst9|inst20~86 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/input_select.bdf" { { 392 504 568 440 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.423 ns) 7.412 ns np_register:inst16\|inst6 3 REG LC_X39_Y28_N7 3 " "Info: 3: + IC(0.408 ns) + CELL(0.423 ns) = 7.412 ns; Loc. = LC_X39_Y28_N7; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { input_select:inst9|inst20~86 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier/multiplier/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.118 ns ( 28.58 % ) " "Info: Total cell delay = 2.118 ns ( 28.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.294 ns ( 71.42 % ) " "Info: Total interconnect delay = 5.294 ns ( 71.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.412 ns" { b[1] input_select:inst9|inst20~86 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.412 ns" { b[1] {} b[1]~out0 {} input_select:inst9|inst20~86 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 4.886ns 0.408ns } { 0.000ns 1.305ns 0.390ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.271 ns" { clock state_machine:inst1|inst1 inst13 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.271 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} inst13 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.829ns 0.519ns 5.778ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.412 ns" { b[1] input_select:inst9|inst20~86 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.412 ns" { b[1] {} b[1]~out0 {} input_select:inst9|inst20~86 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 4.886ns 0.408ns } { 0.000ns 1.305ns 0.390ns 0.423ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 10:10:29 2011 " "Info: Processing ended: Wed Dec 21 10:10:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
