{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2017.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "191.26"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "63", "@dc": "63", "@oc": "63", "@id": "40438895", "text": ":facetid:toc:db/conf/fpga/fpga2017.bht"}}, "hits": {"@total": "63", "@computed": "63", "@sent": "63", "@first": "0", "hit": [{"@score": "1", "@id": "2533715", "info": {"authors": {"author": [{"@pid": "186/8295", "text": "Ahmed M. Abdelsalam"}, {"@pid": "93/6531", "text": "J. M. Pierre Langlois"}, {"@pid": "80/1530", "text": "Farida Cheriet"}]}, "title": "Accurate and Efficient Hyperbolic Tangent Activation Function on FPGA using the DCT Interpolation Filter (Abstract Only).", "venue": "FPGA", "pages": "287", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbdelsalamLC17", "ee": "http://dl.acm.org/citation.cfm?id=3021768", "url": "https://dblp.org/rec/conf/fpga/AbdelsalamLC17"}, "url": "URL#2533715"}, {"@score": "1", "@id": "2533716", "info": {"authors": {"author": [{"@pid": "131/4987", "text": "Mohammed Alawad"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Stochastic-Based Multi-stage Streaming Realization of a Deep Convolutional Neural Network (Abstract Only).", "venue": "FPGA", "pages": "291", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlawadL17", "ee": "http://dl.acm.org/citation.cfm?id=3021788", "url": "https://dblp.org/rec/conf/fpga/AlawadL17"}, "url": "URL#2533716"}, {"@score": "1", "@id": "2533717", "info": {"authors": {"author": [{"@pid": "15/1174", "text": "Utku Aydonat"}, {"@pid": "194/3091", "text": "Shane O&apos;Connell"}, {"@pid": "02/4191", "text": "Davor Capalija"}, {"@pid": "08/3801", "text": "Andrew C. Ling"}, {"@pid": "20/6707", "text": "Gordon R. Chiu"}]}, "title": "An OpenCL\u2122 Deep Learning Accelerator on Arria 10.", "venue": "FPGA", "pages": "55-64", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AydonatOCLC17", "ee": "http://dl.acm.org/citation.cfm?id=3021738", "url": "https://dblp.org/rec/conf/fpga/AydonatOCLC17"}, "url": "URL#2533717"}, {"@score": "1", "@id": "2533718", "info": {"authors": {"author": [{"@pid": "194/3945", "text": "Chethan Kumar H. B"}, {"@pid": "192/2579", "text": "Prashant Ravi"}, {"@pid": "186/8749", "text": "Gourav Modi"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "120-core microAptiv MIPS Overlay for the Terasic DE5-NET FPGA board.", "venue": "FPGA", "pages": "141-146", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BRMK17", "ee": "http://dl.acm.org/citation.cfm?id=3021751", "url": "https://dblp.org/rec/conf/fpga/BRMK17"}, "url": "URL#2533718"}, {"@score": "1", "@id": "2533719", "info": {"authors": {"author": [{"@pid": "183/2522", "text": "Subho S. Banerjee"}, {"@pid": "03/7947", "text": "Mohamed El-Hadedy 0001"}, {"@pid": "170/0135", "text": "Jong Bin Lim"}, {"@pid": "12/5088-1", "text": "Daniel Chen 0001"}, {"@pid": "18/5985", "text": "Zbigniew T. Kalbarczyk"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "i/RavishankarKIyer", "text": "Ravishankar K. Iyer"}]}, "title": "ASAP: Accelerated Short Read Alignment on Programmable Hardware (Abstract Only).", "venue": "FPGA", "pages": "293-294", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BanerjeeELCKCI17", "ee": "http://dl.acm.org/citation.cfm?id=3021796", "url": "https://dblp.org/rec/conf/fpga/BanerjeeELCKCI17"}, "url": "URL#2533719"}, {"@score": "1", "@id": "2533720", "info": {"authors": {"author": [{"@pid": "b/ChristopheBobda", "text": "Christophe Bobda"}, {"@pid": "194/3930", "text": "Taylor J. L. Whitaker"}, {"@pid": "45/9386", "text": "Charles A. Kamhoua"}, {"@pid": "86/3876", "text": "Kevin A. Kwiat"}, {"@pid": "194/3916", "text": "Laurent Njilla"}]}, "title": "Automatic Generation of Hardware Sandboxes for Trojan Mitigation in Systems on Chip (Abstract Only).", "venue": "FPGA", "pages": "289", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BobdaWKKN17", "ee": "http://dl.acm.org/citation.cfm?id=3021774", "url": "https://dblp.org/rec/conf/fpga/BobdaWKKN17"}, "url": "URL#2533720"}, {"@score": "1", "@id": "2533721", "info": {"authors": {"author": {"@pid": "26/6969", "text": "Sumanta Chaudhuri"}}, "title": "Cache Timing Attacks from The SoCFPGA Coherency Port (Abstract Only).", "venue": "FPGA", "pages": "295-296", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chaudhuri17", "ee": "http://dl.acm.org/citation.cfm?id=3021802", "url": "https://dblp.org/rec/conf/fpga/Chaudhuri17"}, "url": "URL#2533721"}, {"@score": "1", "@id": "2533722", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "47/10313", "text": "Muhuan Huang"}, {"@pid": "28/9132", "text": "Libo Wang"}, {"@pid": "52/328-10", "text": "Di Wu 0010"}]}, "title": "CPU-FPGA Co-Optimization for Big Data Applications: A Case Study of In-Memory Samtool Sorting (Abstract Only).", "venue": "FPGA", "pages": "291", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongFHW017", "ee": "http://dl.acm.org/citation.cfm?id=3021787", "url": "https://dblp.org/rec/conf/fpga/CongFHW017"}, "url": "URL#2533722"}, {"@score": "1", "@id": "2533723", "info": {"authors": {"author": {"@pid": "38/1966", "text": "George A. Constantinides"}}, "title": "FPGAs in the Cloud.", "venue": "FPGA", "pages": "167", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Constantinides17", "ee": "http://dl.acm.org/citation.cfm?id=3030014", "url": "https://dblp.org/rec/conf/fpga/Constantinides17"}, "url": "URL#2533723"}, {"@score": "1", "@id": "2533724", "info": {"authors": {"author": [{"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "194/3908", "text": "Tianhao Huang"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "88/9033", "text": "Ningyi Xu"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "ForeGraph: Exploring Large-scale Graph Processing on Multi-FPGA Architecture.", "venue": "FPGA", "pages": "217-226", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiHCXWY17", "ee": "http://dl.acm.org/citation.cfm?id=3021739", "url": "https://dblp.org/rec/conf/fpga/DaiHCXWY17"}, "url": "URL#2533724"}, {"@score": "1", "@id": "2533725", "info": {"authors": {"author": [{"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "163/3629", "text": "Ritchie Zhao"}, {"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "20/4601", "text": "Christopher Batten"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Dynamic Hazard Resolution for Pipelining Irregular Loops in High-Level Synthesis.", "venue": "FPGA", "pages": "189-194", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiZLSGBZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021754", "url": "https://dblp.org/rec/conf/fpga/DaiZLSGBZ17"}, "url": "URL#2533725"}, {"@score": "1", "@id": "2533726", "info": {"authors": {"author": [{"@pid": "175/6155", "text": "Girish Deshpande"}, {"@pid": "28/3057", "text": "Dinesh K. Bhatia"}]}, "title": "Thermal Flattening in 3D FPGAs Using Embedded Cooling (Abstract Only).", "venue": "FPGA", "pages": "286", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeshpandeB17", "ee": "http://dl.acm.org/citation.cfm?id=3021764", "url": "https://dblp.org/rec/conf/fpga/DeshpandeB17"}, "url": "URL#2533726"}, {"@score": "1", "@id": "2533727", "info": {"authors": {"author": [{"@pid": "05/1827-1", "text": "Xin Fang 0001"}, {"@pid": "42/6940", "text": "Stratis Ioannidis"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "Secure Function Evaluation Using an FPGA Overlay Architecture.", "venue": "FPGA", "pages": "257-266", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FangIL17", "ee": "http://dl.acm.org/citation.cfm?id=3021746", "url": "https://dblp.org/rec/conf/fpga/FangIL17"}, "url": "URL#2533727"}, {"@score": "1", "@id": "2533728", "info": {"authors": {"author": [{"@pid": "71/3657", "text": "Haohuan Fu"}, {"@pid": "187/5002", "text": "Conghui He"}, {"@pid": "131/4969", "text": "Huabin Ruan"}, {"@pid": "194/3942", "text": "Itay Greenspon"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "194/3901", "text": "Yongkang Zheng"}, {"@pid": "165/2154", "text": "Junfeng Liao"}, {"@pid": "68/1429", "text": "Qing Zhang"}, {"@pid": "67/3001", "text": "Guangwen Yang"}]}, "title": "Accelerating Financial Market Server through Hybrid List Design (Abstract Only).", "venue": "FPGA", "pages": "289-290", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FuHRGLZLZY17", "ee": "http://dl.acm.org/citation.cfm?id=3021775", "url": "https://dblp.org/rec/conf/fpga/FuHRGLZLZY17"}, "url": "URL#2533728"}, {"@score": "1", "@id": "2533729", "info": {"authors": {"author": [{"@pid": "160/5445", "text": "Hans Giesen"}, {"@pid": "22/6471", "text": "Raphael Rubin"}, {"@pid": "96/2694", "text": "Benjamin Gojman"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Quality-Time Tradeoffs in Component-Specific Mapping: How to Train Your Dynamically Reconfigurable Array of Gates with Outrageous Network-delays.", "venue": "FPGA", "pages": "85-94", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GiesenRGD17", "ee": "http://dl.acm.org/citation.cfm?id=3026124", "url": "https://dblp.org/rec/conf/fpga/GiesenRGD17"}, "url": "URL#2533729"}, {"@score": "1", "@id": "2533730", "info": {"authors": {"author": [{"@pid": "96/589", "text": "Gary William Grewal"}, {"@pid": "56/5390", "text": "Shawki Areibi"}, {"@pid": "194/3933", "text": "Matthew Westrik"}, {"@pid": "187/8314", "text": "Ziad Abuowaimer"}, {"@pid": "194/3964", "text": "Betty Zhao"}]}, "title": "A Machine Learning Framework for FPGA Placement (Abstract Only).", "venue": "FPGA", "pages": "286", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrewalAWAZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021765", "url": "https://dblp.org/rec/conf/fpga/GrewalAWAZ17"}, "url": "URL#2533730"}, {"@score": "1", "@id": "2533731", "info": {"authors": {"author": [{"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "192/1306", "text": "Junlong Kang"}, {"@pid": "169/9863", "text": "Huizi Mao"}, {"@pid": "68/5169", "text": "Yiming Hu"}, {"@pid": "09/1365", "text": "Xin Li"}, {"@pid": "62/8111", "text": "Yubin Li"}, {"@pid": "27/3906", "text": "Dongliang Xie"}, {"@pid": "67/876", "text": "Hong Luo"}, {"@pid": "85/7898", "text": "Song Yao"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}, {"@pid": "d/WJDally", "text": "William (Bill) J. Dally"}]}, "title": "ESE: Efficient Speech Recognition Engine with Sparse LSTM on FPGA.", "venue": "FPGA", "pages": "75-84", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HanKMHLLXLYWYD17", "ee": "http://dl.acm.org/citation.cfm?id=3021745", "url": "https://dblp.org/rec/conf/fpga/HanKMHLLXLYWYD17"}, "url": "URL#2533731"}, {"@score": "1", "@id": "2533732", "info": {"authors": {"author": [{"@pid": "194/3907", "text": "Zhuolun He"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "FPGA Acceleration for Computational Glass-Free Displays.", "venue": "FPGA", "pages": "267-274", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeL17", "ee": "http://dl.acm.org/citation.cfm?id=3021728", "url": "https://dblp.org/rec/conf/fpga/HeL17"}, "url": "URL#2533732"}, {"@score": "1", "@id": "2533733", "info": {"authors": {"author": [{"@pid": "126/3480", "text": "Sitao Huang"}, {"@pid": "184/6179", "text": "Gowthami Jayashri Manikandan"}, {"@pid": "87/780", "text": "Anand Ramachandran"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "03/4630", "text": "Wen-mei W. Hwu"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Hardware Acceleration of the Pair-HMM Algorithm for DNA Variant Calling.", "venue": "FPGA", "pages": "275-284", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangMRRHC17", "ee": "http://dl.acm.org/citation.cfm?id=3021749", "url": "https://dblp.org/rec/conf/fpga/HuangMRRHC17"}, "url": "URL#2533733"}, {"@score": "1", "@id": "2533734", "info": {"authors": {"author": [{"@pid": "07/7663", "text": "Zhihong Huang"}, {"@pid": "14/4301", "text": "Xing Wei"}, {"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "64/6025", "text": "Wei Li"}, {"@pid": "74/2577", "text": "Yu Lin"}, {"@pid": "153/0646", "text": "Zhenghong Jiang"}, {"@pid": "194/3941", "text": "Kaihui Tu"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "08/4681", "text": "Haigang Yang"}]}, "title": "NAND-NOR: A Compact, Fast, and Delay Balanced FPGA Logic Element.", "venue": "FPGA", "pages": "135-140", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangWZLLJTIY17", "ee": "http://dl.acm.org/citation.cfm?id=3021750", "url": "https://dblp.org/rec/conf/fpga/HuangWZLLJTIY17"}, "url": "URL#2533734"}, {"@score": "1", "@id": "2533735", "info": {"authors": {"author": [{"@pid": "194/3966", "text": "Mostafa Koraei"}, {"@pid": "88/2818", "text": "Magnus Jahre"}, {"@pid": "39/5910", "text": "S. Omid Fatemi"}]}, "title": "Towards Efficient Design Space Exploration of FPGA-based Accelerators for Streaming HPC Applications (Abstract Only).", "venue": "FPGA", "pages": "287", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KoraeiJF17", "ee": "http://dl.acm.org/citation.cfm?id=3021767", "url": "https://dblp.org/rec/conf/fpga/KoraeiJF17"}, "url": "URL#2533735"}, {"@score": "1", "@id": "2533736", "info": {"authors": {"author": [{"@pid": "32/6426", "text": "Yixing Li"}, {"@pid": "38/11010", "text": "Zichuan Liu"}, {"@pid": "30/495-7", "text": "Kai Xu 0007"}, {"@pid": "64/4832-1", "text": "Hao Yu 0001"}, {"@pid": "23/11242", "text": "Fengbo Ren"}]}, "title": "A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks (Abstract Only).", "venue": "FPGA", "pages": "290-291", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiLXYR17", "ee": "http://dl.acm.org/citation.cfm?id=3021786", "url": "https://dblp.org/rec/conf/fpga/LiLXYR17"}, "url": "URL#2533736"}, {"@score": "1", "@id": "2533737", "info": {"authors": {"author": [{"@pid": "194/3960", "text": "Andrew Ling"}, {"@pid": "256/5774", "text": "Jason Anderson"}]}, "title": "The Role of FPGAs in Deep Learning.", "venue": "FPGA", "pages": "3", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LingA17", "ee": "http://dl.acm.org/citation.cfm?id=3030013", "url": "https://dblp.org/rec/conf/fpga/LingA17"}, "url": "URL#2533737"}, {"@score": "1", "@id": "2533738", "info": {"authors": {"author": [{"@pid": "194/3970", "text": "Yanqiang Liu"}, {"@pid": "96/13-4", "text": "Yao Li 0004"}, {"@pid": "177/6587", "text": "Weilun Xiong"}, {"@pid": "194/3895", "text": "Meng Lai"}, {"@pid": "10/217", "text": "Cheng Chen"}, {"@pid": "17/1970", "text": "Zhengwei Qi"}, {"@pid": "96/5680", "text": "Haibing Guan"}]}, "title": "Scala Based FPGA Design Flow (Abstract Only).", "venue": "FPGA", "pages": "286", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuLXLCQG17", "ee": "http://dl.acm.org/citation.cfm?id=3021762", "url": "https://dblp.org/rec/conf/fpga/LiuLXLCQG17"}, "url": "URL#2533738"}, {"@score": "1", "@id": "2533739", "info": {"authors": {"author": [{"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "A Parallelized Iterative Improvement Approach to Area Optimization for LUT-Based Technology Mapping.", "venue": "FPGA", "pages": "147-156", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021735", "url": "https://dblp.org/rec/conf/fpga/LiuZ17"}, "url": "URL#2533739"}, {"@score": "1", "@id": "2533740", "info": {"authors": {"author": [{"@pid": "75/4220", "text": "Wei Ting Loke"}, {"@pid": "194/3904", "text": "Chin Yang Koay"}]}, "title": "An Energy-Efficient Design-Time Scheduler for FPGAs Leveraging Dynamic Frequency Scaling Emulation (Abstract Only).", "venue": "FPGA", "pages": "296", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LokeK17", "ee": "http://dl.acm.org/citation.cfm?id=3021805", "url": "https://dblp.org/rec/conf/fpga/LokeK17"}, "url": "URL#2533740"}, {"@score": "1", "@id": "2533741", "info": {"authors": {"author": [{"@pid": "68/11076", "text": "Atieh Lotfi"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "RxRE: Throughput Optimization for High-Level Synthesis using Resource-Aware Regularity Extraction (Abstract Only).", "venue": "FPGA", "pages": "294", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LotfiG17", "ee": "http://dl.acm.org/citation.cfm?id=3021797", "url": "https://dblp.org/rec/conf/fpga/LotfiG17"}, "url": "URL#2533741"}, {"@score": "1", "@id": "2533742", "info": {"authors": {"author": [{"@pid": "187/8268", "text": "Tianyi Lu"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "179/0131", "text": "Xianqing Yao"}, {"@pid": "187/8303", "text": "Zhicong Xie"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Joint Modulo Scheduling and Memory Partitioning with Multi-Bank Memory for High-Level Synthesis (Abstract Only).", "venue": "FPGA", "pages": "290", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuYYXLW17", "ee": "http://dl.acm.org/citation.cfm?id=3021778", "url": "https://dblp.org/rec/conf/fpga/LuYYXLW17"}, "url": "URL#2533742"}, {"@score": "1", "@id": "2533743", "info": {"authors": {"author": [{"@pid": "194/3924", "text": "Thomas Luinaud"}, {"@pid": "s/YvonSavaria", "text": "Yvon Savaria"}, {"@pid": "93/6531", "text": "J. M. Pierre Langlois"}]}, "title": "An FPGA Overlay Architecture for Cost Effective Regular Expression Search (Abstract Only).", "venue": "FPGA", "pages": "287-288", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuinaudSL17", "ee": "http://dl.acm.org/citation.cfm?id=3021770", "url": "https://dblp.org/rec/conf/fpga/LuinaudSL17"}, "url": "URL#2533743"}, {"@score": "1", "@id": "2533744", "info": {"authors": {"author": [{"@pid": "32/333-2", "text": "Yufei Ma 0002"}, {"@pid": "68/6563-1", "text": "Yu Cao 0001"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}, {"@pid": "60/2321", "text": "Jae-sun Seo"}]}, "title": "Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks.", "venue": "FPGA", "pages": "45-54", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaCVS17", "ee": "http://dl.acm.org/citation.cfm?id=3021736", "url": "https://dblp.org/rec/conf/fpga/MaCVS17"}, "url": "URL#2533744"}, {"@score": "1", "@id": "2533745", "info": {"authors": {"author": [{"@pid": "30/100", "text": "Xiaoyu Ma"}, {"@pid": "21/802-4", "text": "Dan Zhang 0004"}, {"@pid": "06/5295", "text": "Derek Chiou"}]}, "title": "FPGA-Accelerated Transactional Execution of Graph Workloads.", "venue": "FPGA", "pages": "227-236", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaZC17", "ee": "http://dl.acm.org/citation.cfm?id=3021743", "url": "https://dblp.org/rec/conf/fpga/MaZC17"}, "url": "URL#2533745"}, {"@score": "1", "@id": "2533746", "info": {"authors": {"author": [{"@pid": "86/7815", "text": "Fubing Mao"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}, {"@pid": "h/BingshengHe", "text": "Bingsheng He"}, {"@pid": "194/3914", "text": "SiewKei Lam"}]}, "title": "Dynamic Partitioning for Library based Placement on Heterogeneous FPGAs (Abstract Only).", "venue": "FPGA", "pages": "296", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaoZHL17", "ee": "http://dl.acm.org/citation.cfm?id=3021803", "url": "https://dblp.org/rec/conf/fpga/MaoZHL17"}, "url": "URL#2533746"}, {"@score": "1", "@id": "2533747", "info": {"authors": {"author": [{"@pid": "80/2794", "text": "Hiroki Nakahara"}, {"@pid": "194/3975", "text": "Haruyoshi Yonekawa"}, {"@pid": "60/11232", "text": "Hisashi Iwamoto"}, {"@pid": "89/1208", "text": "Masato Motomura"}]}, "title": "A Batch Normalization Free Binarized Convolutional Deep Neural Network on an FPGA (Abstract Only).", "venue": "FPGA", "pages": "290", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NakaharaYIM17", "ee": "http://dl.acm.org/citation.cfm?id=3021782", "url": "https://dblp.org/rec/conf/fpga/NakaharaYIM17"}, "url": "URL#2533747"}, {"@score": "1", "@id": "2533748", "info": {"authors": {"author": [{"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "58/3393", "text": "Ganesh Venkatesh"}, {"@pid": "25/10955", "text": "Jaewoong Sim"}, {"@pid": "171/0681", "text": "Debbie Marr"}, {"@pid": "17/6395", "text": "Randy Huang"}, {"@pid": "194/3920", "text": "Jason Ong Gee Hock"}, {"@pid": "194/3950", "text": "Yeong Tat Liew"}, {"@pid": "194/3977", "text": "Krishnan Srivatsan"}, {"@pid": "159/4508", "text": "Duncan J. M. Moss"}, {"@pid": "60/10774", "text": "Suchit Subhaschandra"}, {"@pid": "69/8109", "text": "Guy Boudoukh"}]}, "title": "Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?", "venue": "FPGA", "pages": "5-14", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NurvitadhiVSMHH17", "ee": "http://dl.acm.org/citation.cfm?id=3021740", "url": "https://dblp.org/rec/conf/fpga/NurvitadhiVSMHH17"}, "url": "URL#2533748"}, {"@score": "1", "@id": "2533749", "info": {"authors": {"author": [{"@pid": "194/3926", "text": "Emanuele Pezzotti"}, {"@pid": "194/3968", "text": "Alex Iacobucci"}, {"@pid": "153/0568", "text": "Gregory Nash"}, {"@pid": "141/5849", "text": "Umer I. Cheema"}, {"@pid": "185/8792", "text": "Paolo Vinella"}, {"@pid": "92/1571", "text": "Rashid Ansari"}]}, "title": "FPGA-based Hardware Accelerator for Image Reconstruction in Magnetic Resonance Imaging (Abstract Only).", "venue": "FPGA", "pages": "293", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PezzottiINCVA17", "ee": "http://dl.acm.org/citation.cfm?id=3021793", "url": "https://dblp.org/rec/conf/fpga/PezzottiINCVA17"}, "url": "URL#2533749"}, {"@score": "1", "@id": "2533750", "info": {"authors": {"author": [{"@pid": "149/4043", "text": "Nadesh Ramanathan"}, {"@pid": "127/1209", "text": "Shane T. Fleming"}, {"@pid": "21/7915", "text": "John Wickerson"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Hardware Synthesis of Weakly Consistent C Concurrency.", "venue": "FPGA", "pages": "169-178", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RamanathanFWC17", "ee": "http://dl.acm.org/citation.cfm?id=3021733", "url": "https://dblp.org/rec/conf/fpga/RamanathanFWC17"}, "url": "URL#2533750"}, {"@score": "1", "@id": "2533751", "info": {"authors": {"author": [{"@pid": "48/9286", "text": "Alex Rodionov"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Synchronization Constraints for Interconnect Synthesis.", "venue": "FPGA", "pages": "95-104", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RodionovR17", "ee": "http://dl.acm.org/citation.cfm?id=3021729", "url": "https://dblp.org/rec/conf/fpga/RodionovR17"}, "url": "URL#2533751"}, {"@score": "1", "@id": "2533752", "info": {"authors": {"author": [{"@pid": "194/3906", "text": "Daniel Rozhko"}, {"@pid": "47/96", "text": "Geoffrey Elliott"}, {"@pid": "194/3963", "text": "Daniel Ly-Ma"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}, {"@pid": "j/HansArnoJacobsen", "text": "Hans-Arno Jacobsen"}]}, "title": "Packet Matching on FPGAs Using HMC Memory: Towards One Million Rules.", "venue": "FPGA", "pages": "201-206", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RozhkoELCJ17", "ee": "http://dl.acm.org/citation.cfm?id=3021752", "url": "https://dblp.org/rec/conf/fpga/RozhkoELCJ17"}, "url": "URL#2533752"}, {"@score": "1", "@id": "2533753", "info": {"authors": {"author": [{"@pid": "12/5104", "text": "Ralf Salomon"}, {"@pid": "61/1785", "text": "Ralf Joost"}]}, "title": "Precise Coincidence Detection on FPGAs: Three Case Studies (Abstract Only).", "venue": "FPGA", "pages": "287", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SalomonJ17", "ee": "http://dl.acm.org/citation.cfm?id=3021766", "url": "https://dblp.org/rec/conf/fpga/SalomonJ17"}, "url": "URL#2533753"}, {"@score": "1", "@id": "2533754", "info": {"authors": {"author": [{"@pid": "156/6476", "text": "Yongming Shen 0001"}, {"@pid": "46/4377", "text": "Michael Ferdman"}, {"@pid": "92/1970", "text": "Peter A. Milder"}]}, "title": "Storage-Efficient Batching for Minimizing Bandwidth of Fully-Connected Neural Network Layers (Abstract Only).", "venue": "FPGA", "pages": "293", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenFM17", "ee": "http://dl.acm.org/citation.cfm?id=3021795", "url": "https://dblp.org/rec/conf/fpga/ShenFM17"}, "url": "URL#2533754"}, {"@score": "1", "@id": "2533755", "info": {"authors": {"author": [{"@pid": "170/0149", "text": "Minghua Shen"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "Corolla: GPU-Accelerated FPGA Routing Based on Subgraph Dynamic Expansion.", "venue": "FPGA", "pages": "105-114", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenL17", "ee": "http://dl.acm.org/citation.cfm?id=3021732", "url": "https://dblp.org/rec/conf/fpga/ShenL17"}, "url": "URL#2533755"}, {"@score": "1", "@id": "2533756", "info": {"authors": {"author": [{"@pid": "194/3951", "text": "Srinivas Siripurapu"}, {"@pid": "35/6339", "text": "Aman Gayasen"}, {"@pid": "71/5984", "text": "Padmini Gopalakrishnan"}, {"@pid": "55/3765", "text": "Nitin Chandrachoodan"}]}, "title": "FPGA Implementation of Non-Uniform DFT for Accelerating Wireless Channel Simulations (Abstract Only).", "venue": "FPGA", "pages": "295", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SiripurapuGGC17", "ee": "http://dl.acm.org/citation.cfm?id=3021800", "url": "https://dblp.org/rec/conf/fpga/SiripurapuGGC17"}, "url": "URL#2533756"}, {"@score": "1", "@id": "2533757", "info": {"authors": {"author": [{"@pid": "95/4575", "text": "Hayden Kwok-Hay So"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "OLAF&apos;17: Third International Workshop on Overlay Architectures for FPGAs.", "venue": "FPGA", "pages": "1", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SoW17", "ee": "http://dl.acm.org/citation.cfm?id=3030012", "url": "https://dblp.org/rec/conf/fpga/SoW17"}, "url": "URL#2533757"}, {"@score": "1", "@id": "2533758", "info": {"authors": {"author": [{"@pid": "139/9764", "text": "Nitish Kumar Srivastava"}, {"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "m/RajitManohar", "text": "Rajit Manohar"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Accelerating Face Detection on Programmable SoC Using C-Based Synthesis.", "venue": "FPGA", "pages": "195-200", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SrivastavaDMZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021753", "url": "https://dblp.org/rec/conf/fpga/SrivastavaDMZ17"}, "url": "URL#2533758"}, {"@score": "1", "@id": "2533759", "info": {"authors": {"author": [{"@pid": "116/5114", "text": "Naif Tarafdar"}, {"@pid": "78/5610", "text": "Thomas Lin"}, {"@pid": "194/3925", "text": "Eric Fukuda"}, {"@pid": "93/7011", "text": "Hadi Bannazadeh"}, {"@pid": "58/4358", "text": "Alberto Leon-Garcia"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Enabling Flexible Network FPGA Clusters in a Heterogeneous Cloud Data Center.", "venue": "FPGA", "pages": "237-246", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TarafdarLFBLC17", "ee": "http://dl.acm.org/citation.cfm?id=3021742", "url": "https://dblp.org/rec/conf/fpga/TarafdarLFBLC17"}, "url": "URL#2533759"}, {"@score": "1", "@id": "2533760", "info": {"authors": {"author": [{"@pid": "155/4392", "text": "Yaman Umuroglu"}, {"@pid": "140/2391", "text": "Nicholas J. Fraser"}, {"@pid": "41/10696", "text": "Giulio Gambardella"}, {"@pid": "40/6407", "text": "Michaela Blott"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}, {"@pid": "88/2818", "text": "Magnus Jahre"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "FINN: A Framework for Fast, Scalable Binarized Neural Network Inference.", "venue": "FPGA", "pages": "65-74", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/UmurogluFGBLJV17", "ee": "http://dl.acm.org/citation.cfm?id=3021744", "url": "https://dblp.org/rec/conf/fpga/UmurogluFGBLJV17"}, "url": "URL#2533760"}, {"@score": "1", "@id": "2533761", "info": {"authors": {"author": [{"@pid": "169/2322", "text": "Stylianos I. Venieris"}, {"@pid": "74/5762", "text": "Christos-Savvas Bouganis"}]}, "title": "fpgaConvNet: Automated Mapping of Convolutional Neural Networks on FPGAs (Abstract Only).", "venue": "FPGA", "pages": "291-292", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VenierisB17", "ee": "http://dl.acm.org/citation.cfm?id=3021791", "url": "https://dblp.org/rec/conf/fpga/VenierisB17"}, "url": "URL#2533761"}, {"@score": "1", "@id": "2533762", "info": {"authors": {"author": [{"@pid": "63/1591-9", "text": "Shuo Wang 0009"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "A Framework for Iterative Stencil Algorithm Synthesis on FPGAs from OpenCL Programming Model (Abstract Only).", "venue": "FPGA", "pages": "285-286", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangL17", "ee": "http://dl.acm.org/citation.cfm?id=3021761", "url": "https://dblp.org/rec/conf/fpga/WangL17"}, "url": "URL#2533762"}, {"@score": "1", "@id": "2533763", "info": {"authors": {"author": [{"@pid": "194/3961", "text": "Dennis Weller"}, {"@pid": "74/10801", "text": "Fabian Oboril"}, {"@pid": "65/9894", "text": "Dimitar Lukarski"}, {"@pid": "b/JurgenBecker", "text": "J\u00fcrgen Becker 0001"}, {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}]}, "title": "Energy Efficient Scientific Computing on FPGAs using OpenCL.", "venue": "FPGA", "pages": "247-256", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WellerOLBT17", "ee": "http://dl.acm.org/citation.cfm?id=3021730", "url": "https://dblp.org/rec/conf/fpga/WellerOLBT17"}, "url": "URL#2533763"}, {"@score": "1", "@id": "2533764", "info": {"authors": {"author": [{"@pid": "64/1935", "text": "Haoyang Wu"}, {"@pid": "12/5838-4", "text": "Tao Wang 0004"}, {"@pid": "47/3951", "text": "Zhiwei Li"}, {"@pid": "194/3928", "text": "Boyan Ding"}, {"@pid": "46/1349", "text": "Xiaoguang Li"}, {"@pid": "194/3937", "text": "Tianfu Jiang"}, {"@pid": "95/3736-63", "text": "Jun Liu 0063"}, {"@pid": "55/758", "text": "Songwu Lu"}]}, "title": "GRT 2.0: An FPGA-based SDR Platform for Cognitive Radio Networks (Abstract Only).", "venue": "FPGA", "pages": "294-295", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuWLDLJLL17", "ee": "http://dl.acm.org/citation.cfm?id=3021798", "url": "https://dblp.org/rec/conf/fpga/WuWLDLJLL17"}, "url": "URL#2533764"}, {"@score": "1", "@id": "2533765", "info": {"authors": {"author": [{"@pid": "97/2966-5", "text": "Chang Xu 0005"}, {"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "163/3629", "text": "Ritchie Zhao"}, {"@pid": "91/10955", "text": "Stephen Yang"}, {"@pid": "30/6124", "text": "Guojie Luo"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "A Parallel Bandit-Based Approach for Autotuning FPGA Compilation.", "venue": "FPGA", "pages": "157-166", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuLZYLZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021747", "url": "https://dblp.org/rec/conf/fpga/XuLZYLZ17"}, "url": "URL#2533765"}, {"@score": "1", "@id": "2533766", "info": {"authors": {"author": [{"@pid": "77/9431", "text": "Hsin-Jung Yang"}, {"@pid": "24/4815", "text": "Kermin Fleming"}, {"@pid": "136/3834", "text": "Felix Winterstein"}, {"@pid": "120/7385", "text": "Annie I. Chen"}, {"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "Automatic Construction of Program-Optimized FPGA Memory Networks.", "venue": "FPGA", "pages": "125-134", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangFWCAE17", "ee": "http://dl.acm.org/citation.cfm?id=3021748", "url": "https://dblp.org/rec/conf/fpga/YangFWCAE17"}, "url": "URL#2533766"}, {"@score": "1", "@id": "2533767", "info": {"authors": {"author": [{"@pid": "152/0792", "text": "Sadegh Yazdanshenas"}, {"@pid": "161/4627", "text": "Kosuke Tatsumura"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "Don&apos;t Forget the Memory: Automatic Block RAM Modelling, Optimization, and Architecture Exploration.", "venue": "FPGA", "pages": "115-124", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YazdanshenasTB17", "ee": "http://dl.acm.org/citation.cfm?id=3021731", "url": "https://dblp.org/rec/conf/fpga/YazdanshenasTB17"}, "url": "URL#2533767"}, {"@score": "1", "@id": "2533768", "info": {"authors": {"author": [{"@pid": "48/26", "text": "Andy Gean Ye"}, {"@pid": "83/6972-2", "text": "Karthik Ganesan 0002"}]}, "title": "Measuring the Power-Constrained Performance and Energy Gap between FPGAs and Processors (Abstract Only).", "venue": "FPGA", "pages": "285", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YeG17", "ee": "http://dl.acm.org/citation.cfm?id=3021756", "url": "https://dblp.org/rec/conf/fpga/YeG17"}, "url": "URL#2533768"}, {"@score": "1", "@id": "2533769", "info": {"authors": {"author": [{"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "123/8216", "text": "Dajiang Liu"}, {"@pid": "06/2128", "text": "Lifeng Sun"}, {"@pid": "177/5557", "text": "Xinhan Lin"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Learning Convolutional Neural Networks for Data-Flow Graph Mapping on Spatial Programmable Architectures (Abstract Only).", "venue": "FPGA", "pages": "295", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YinLSLLW17", "ee": "http://dl.acm.org/citation.cfm?id=3021801", "url": "https://dblp.org/rec/conf/fpga/YinLSLLW17"}, "url": "URL#2533769"}, {"@score": "1", "@id": "2533770", "info": {"authors": {"author": [{"@pid": "187/8249", "text": "Yue Zha"}, {"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "83/784", "text": "Zhiqiang Wei"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "A Mixed-Signal Data-Centric Reconfigurable Architecture enabled by RRAM Technology (Abstract Only).", "venue": "FPGA", "pages": "285", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaZWL17", "ee": "http://dl.acm.org/citation.cfm?id=3021759", "url": "https://dblp.org/rec/conf/fpga/ZhaZWL17"}, "url": "URL#2533770"}, {"@score": "1", "@id": "2533771", "info": {"authors": {"author": [{"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "194/3978", "text": "Soroosh Khoram"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "Boosting the Performance of FPGA-based Graph Processor using Hybrid Memory Cube: A Case for Breadth First Search.", "venue": "FPGA", "pages": "207-216", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangKL17", "ee": "http://dl.acm.org/citation.cfm?id=3021737", "url": "https://dblp.org/rec/conf/fpga/ZhangKL17"}, "url": "URL#2533771"}, {"@score": "1", "@id": "2533772", "info": {"authors": {"author": [{"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "181/2820", "text": "Jing Li"}]}, "title": "Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network.", "venue": "FPGA", "pages": "25-34", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangL17", "ee": "http://dl.acm.org/citation.cfm?id=3021698", "url": "https://dblp.org/rec/conf/fpga/ZhangL17"}, "url": "URL#2533772"}, {"@score": "1", "@id": "2533773", "info": {"authors": {"author": [{"@pid": "91/195-22", "text": "Chi Zhang 0022"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Frequency Domain Acceleration of Convolutional Neural Networks on CPU-FPGA Shared Memory System.", "venue": "FPGA", "pages": "35-44", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangP17", "ee": "http://dl.acm.org/citation.cfm?id=3021727", "url": "https://dblp.org/rec/conf/fpga/ZhangP17"}, "url": "URL#2533773"}, {"@score": "1", "@id": "2533774", "info": {"authors": {"author": [{"@pid": "40/5827", "text": "Zhipeng Zhao"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "Using Vivado-HLS for Structural Design: a NoC Case Study (Abstract Only).", "venue": "FPGA", "pages": "289", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaoH17", "ee": "http://dl.acm.org/citation.cfm?id=3021772", "url": "https://dblp.org/rec/conf/fpga/ZhaoH17"}, "url": "URL#2533774"}, {"@score": "1", "@id": "2533775", "info": {"authors": {"author": [{"@pid": "163/3629", "text": "Ritchie Zhao"}, {"@pid": "194/3935", "text": "Weinan Song"}, {"@pid": "41/3249", "text": "Wentao Zhang"}, {"@pid": "122/8740", "text": "Tianwei Xing"}, {"@pid": "145/9292", "text": "Jeng-Hau Lin"}, {"@pid": "s/ManiBSrivastava", "text": "Mani B. Srivastava"}, {"@pid": "213/9138-1", "text": "Rajesh Gupta 0001"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs.", "venue": "FPGA", "pages": "15-24", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaoSZXLSGZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021741", "url": "https://dblp.org/rec/conf/fpga/ZhaoSZXLSGZ17"}, "url": "URL#2533775"}, {"@score": "1", "@id": "2533776", "info": {"authors": {"author": [{"@pid": "40/7018", "text": "Yuan Zhou"}, {"@pid": "194/3902", "text": "Khalid Musa Al-Hawaj"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "A New Approach to Automatic Memory Banking using Trace-Based Address Mining.", "venue": "FPGA", "pages": "179-188", "year": "2017", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouAZ17", "ee": "http://dl.acm.org/citation.cfm?id=3021734", "url": "https://dblp.org/rec/conf/fpga/ZhouAZ17"}, "url": "URL#2533776"}, {"@score": "1", "@id": "2648947", "info": {"authors": {"author": [{"@pid": "45/4481", "text": "Jonathan W. Greene"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2017, Monterey, CA, USA, February 22-24, 2017", "venue": "FPGA", "publisher": "ACM", "year": "2017", "type": "Editorship", "key": "conf/fpga/2017", "doi": "10.1145/3020078", "ee": "https://doi.org/10.1145/3020078", "url": "https://dblp.org/rec/conf/fpga/2017"}, "url": "URL#2648947"}]}}}