{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741403538700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741403538701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741403539167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741403539252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741403539252 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741403541935 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741403541980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741403543752 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741403543752 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741403543946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741403543946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741403543946 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741403543946 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741403543946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741403543991 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1741403571308 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1741403587685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1741403588527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1741403588527 ""}  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1741403588527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1741403588527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1741403588527 ""}  } { { "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1741403588527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1741403588527 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JTAG_TCK " "Node: JTAG_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLDebugModuleOuter:dmOuter\|DMCONTROLReg_dmactive JTAG_TCK " "Register TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLDebugModuleOuter:dmOuter\|DMCONTROLReg_dmactive is being clocked by JTAG_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1741403588831 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1741403588831 "|DE2_115|JTAG_TCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1741403590045 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1741403590066 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741403590067 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741403590067 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741403590067 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1741403590067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741403609241 ""}  } { { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 195268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741403609241 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TopHarness:TopHarness\|ChipTop:chiptop0\|ResetCatchAndSync_d3:system_debug_systemjtag_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0  " "Automatically promoted node TopHarness:TopHarness\|ChipTop:chiptop0\|ResetCatchAndSync_d3:system_debug_systemjtag_reset_catcher\|AsyncResetSynchronizerShiftReg_w1_d3_i0:io_sync_reset_chain\|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0:output_chain\|sync_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|beatsLeft " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|beatsLeft" {  } { { "rtl/TLError_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError_1.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 6630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[1\] " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[1\]" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 6733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|beatsLeft " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|beatsLeft" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 107 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 6740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_1~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_1~0" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 116 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|state_1~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLError_1:error\|state_1~0" {  } { { "rtl/TLError_1.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLError_1.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_0~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|state_0~0" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~3 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~3" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~4 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLXbar_15:dmiXbar\|readys_mask\[0\]~4" {  } { { "rtl/TLXbar_15.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLXbar_15.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 71974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~0 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~0" {  } { { "rtl/TLBusBypassBar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypassBar.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 72604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~1 " "Destination node TopHarness:TopHarness\|ChipTop:chiptop0\|DigitalTop:system\|TLDebugModule:tlDM\|TLDebugModuleOuterAsync:dmOuter\|TLBusBypass:dmiBypass\|TLBusBypassBar:bar\|flight~1" {  } { { "rtl/TLBusBypassBar.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/TLBusBypassBar.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 72605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741403609241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1741403609241 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1741403609241 ""}  } { { "rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/rtl/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv" 88 -1 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 25939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741403609241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741403620561 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741403620735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741403620746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741403620977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741403621307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741403621656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741403628573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "648 Embedded multiplier block " "Packed 648 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1741403628758 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "540 " "Created 540 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1741403628758 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741403628758 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_0 " "Node \"GPIO0_0\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_1 " "Node \"GPIO0_1\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_10 " "Node \"GPIO0_10\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_11 " "Node \"GPIO0_11\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_12 " "Node \"GPIO0_12\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_13 " "Node \"GPIO0_13\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_14 " "Node \"GPIO0_14\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_15 " "Node \"GPIO0_15\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_16 " "Node \"GPIO0_16\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_17 " "Node \"GPIO0_17\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_18 " "Node \"GPIO0_18\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_19 " "Node \"GPIO0_19\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_2 " "Node \"GPIO0_2\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_20 " "Node \"GPIO0_20\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_21 " "Node \"GPIO0_21\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_22 " "Node \"GPIO0_22\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_23 " "Node \"GPIO0_23\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_24 " "Node \"GPIO0_24\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_25 " "Node \"GPIO0_25\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_26 " "Node \"GPIO0_26\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_27 " "Node \"GPIO0_27\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_28 " "Node \"GPIO0_28\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_29 " "Node \"GPIO0_29\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_3 " "Node \"GPIO0_3\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_30 " "Node \"GPIO0_30\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_31 " "Node \"GPIO0_31\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_32 " "Node \"GPIO0_32\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_33 " "Node \"GPIO0_33\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_34 " "Node \"GPIO0_34\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_35 " "Node \"GPIO0_35\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_4 " "Node \"GPIO0_4\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_5 " "Node \"GPIO0_5\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_6 " "Node \"GPIO0_6\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_7 " "Node \"GPIO0_7\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_8 " "Node \"GPIO0_8\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_9 " "Node \"GPIO0_9\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_0 " "Node \"GPIO1_0\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_1 " "Node \"GPIO1_1\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_10 " "Node \"GPIO1_10\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_11 " "Node \"GPIO1_11\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_12 " "Node \"GPIO1_12\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_13 " "Node \"GPIO1_13\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_14 " "Node \"GPIO1_14\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_15 " "Node \"GPIO1_15\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_16 " "Node \"GPIO1_16\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_17 " "Node \"GPIO1_17\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_18 " "Node \"GPIO1_18\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_19 " "Node \"GPIO1_19\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_2 " "Node \"GPIO1_2\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_20 " "Node \"GPIO1_20\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_21 " "Node \"GPIO1_21\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_22 " "Node \"GPIO1_22\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_23 " "Node \"GPIO1_23\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_24 " "Node \"GPIO1_24\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_25 " "Node \"GPIO1_25\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_26 " "Node \"GPIO1_26\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_27 " "Node \"GPIO1_27\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_28 " "Node \"GPIO1_28\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_29 " "Node \"GPIO1_29\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_3 " "Node \"GPIO1_3\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_30 " "Node \"GPIO1_30\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_31 " "Node \"GPIO1_31\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_32 " "Node \"GPIO1_32\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_33 " "Node \"GPIO1_33\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_34 " "Node \"GPIO1_34\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_35 " "Node \"GPIO1_35\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_4 " "Node \"GPIO1_4\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_5 " "Node \"GPIO1_5\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_6 " "Node \"GPIO1_6\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_7 " "Node \"GPIO1_7\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_8 " "Node \"GPIO1_8\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_9 " "Node \"GPIO1_9\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1741403659009 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1741403659009 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:57 " "Fitter preparation operations ending: elapsed time is 00:01:57" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741403659011 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741403659218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741403670461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741403710621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741403711734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741404082774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:12 " "Fitter placement operations ending: elapsed time is 00:06:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741404082774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741404100688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 12 { 0 ""} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741404174428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741404174428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1741404281983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:55 " "Fitter routing operations ending: elapsed time is 00:02:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741404281996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 125.21 " "Total time spent on timing analysis during the Fitter is 125.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741404285798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741404286758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741404294594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741404294668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741404302419 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:40 " "Fitter post-fit operations ending: elapsed time is 00:00:40" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741404325911 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1741404357219 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741404357605 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TCK 3.3-V LVTTL AB21 " "Pin JTAG_TCK uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { JTAG_TCK } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JTAG_TCK" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741404357605 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TMS 3.3-V LVTTL AC21 " "Pin JTAG_TMS uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { JTAG_TMS } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JTAG_TMS" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741404357605 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTAG_TDI 3.3-V LVTTL AD21 " "Pin JTAG_TDI uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { JTAG_TDI } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JTAG_TDI" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741404357605 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AE14 " "Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT0 } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741404357605 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.v" "" { Text "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1741404357605 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1741404357605 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1741404364962 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  /cad/calibre/license/license.dat:/cad/intelFPGA/18.1/licenses/Lic_Q18+IP.dat: FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1741404364964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.fit.smsg " "Generated suppressed messages file /home/binhkieudo/Workspace/chip_measurement/ROHM180_2024_2nd/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741404366488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4072 " "Peak virtual memory: 4072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741404382707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  8 12:26:22 2025 " "Processing ended: Sat Mar  8 12:26:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741404382707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:06 " "Elapsed time: 00:14:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741404382707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:09:11 " "Total CPU time (on all processors): 01:09:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741404382707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741404382707 ""}
