<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exercise1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSProcessor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSProcessor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPSProcessor.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPSSystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPSSystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPSSystem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPSSystem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSSystem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSSystem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPSSystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPSSystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSSystem_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSSystem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSSystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_unit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="control_unit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control_unit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_unit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control_unit.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_pc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_registers_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_utils.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_utils.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test_utils.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412107734" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412107734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412183412" xil_pn:in_ck="1458549741661748339" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1412183412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DualPortMem.vhd"/>
      <outfile xil_pn:name="HostComm.vhd"/>
      <outfile xil_pn:name="MIPSSystem.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="hardware/ALU.vhd"/>
      <outfile xil_pn:name="hardware/pc.vhd"/>
      <outfile xil_pn:name="hardware/registers.vhd"/>
      <outfile xil_pn:name="hardware/testutils.vhdl"/>
      <outfile xil_pn:name="testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="testbench/tb_alu.vhd"/>
      <outfile xil_pn:name="testbench/tb_pc.vhd"/>
      <outfile xil_pn:name="testbench/tb_registers.vhd"/>
      <outfile xil_pn:name="uart/baudGen.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="uart/uartParser.vhd"/>
      <outfile xil_pn:name="uart/uartRx.vhd"/>
      <outfile xil_pn:name="uart/uartTop.vhd"/>
      <outfile xil_pn:name="uart/uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1412183296" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4867634304708310915" xil_pn:start_ts="1412183296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412183296" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6611262203264830975" xil_pn:start_ts="1412183296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412107677" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8567969474410129682" xil_pn:start_ts="1412107677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412183296" xil_pn:in_ck="1458549741661748339" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1412183296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DualPortMem.vhd"/>
      <outfile xil_pn:name="HostComm.vhd"/>
      <outfile xil_pn:name="MIPSSystem.vhd"/>
      <outfile xil_pn:name="constants.vhd"/>
      <outfile xil_pn:name="hardware/ALU.vhd"/>
      <outfile xil_pn:name="hardware/pc.vhd"/>
      <outfile xil_pn:name="hardware/registers.vhd"/>
      <outfile xil_pn:name="hardware/testutils.vhdl"/>
      <outfile xil_pn:name="testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="testbench/tb_alu.vhd"/>
      <outfile xil_pn:name="testbench/tb_pc.vhd"/>
      <outfile xil_pn:name="testbench/tb_registers.vhd"/>
      <outfile xil_pn:name="uart/baudGen.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="uart/uartParser.vhd"/>
      <outfile xil_pn:name="uart/uartRx.vhd"/>
      <outfile xil_pn:name="uart/uartTop.vhd"/>
      <outfile xil_pn:name="uart/uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1412183297" xil_pn:in_ck="1458549741661748339" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2249318979264126682" xil_pn:start_ts="1412183296">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1412113131" xil_pn:in_ck="2957859085622403037" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="640538212366180327" xil_pn:start_ts="1412113131">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_alu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1411126205" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1411126205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411126205" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5131999071846225217" xil_pn:start_ts="1411126205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411126311" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5450188108304755155" xil_pn:start_ts="1411126311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1411126296" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1411126296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411126296" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6092080908156358849" xil_pn:start_ts="1411126296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411126311" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1411126311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1411126311" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5564678890859710263" xil_pn:start_ts="1411126311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1411579323" xil_pn:in_ck="6513430885064587515" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-44725954950988794" xil_pn:start_ts="1411579311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
