# RISC-V Single-Cycle Processor
![Block Diagram](riscv-single-cycle/results/BlockDiagram.png)

## ğŸ“ Project Overview
32-bit RISC-V processor implementing RV32I ISA, developed for IEEE Digital Electronics Design Workshop. Features:
- Single-cycle Harvard architecture
- 7-stage pipeline (fetch â†’ writeback)
- FPGA verified on CycloneÂ® IV

## ğŸ“ Repository Structure
```
riscv-single-cycle/
â”œâ”€â”€ rtl/                   # Source files
â”‚   â”œâ”€â”€ core/             # Main processor
â”‚   â”‚   â”œâ”€â”€ alu.v         # Arithmetic Logic Unit
â”‚   â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”‚   â””â”€â”€ riscv_top.v   # Top-level module
â”‚   â””â”€â”€ memory/           # Memory components
â”‚       â”œâ”€â”€ instr_mem.v
â”‚       â””â”€â”€ data_mem.v
â”œâ”€â”€ testbenches/          # Verification
â”‚   â”œâ”€â”€ alu_tb.v
â”‚   â”œâ”€â”€ processor_tb.v
â”‚   â””â”€â”€ test_programs/    # Assembly tests
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ report.pdf        # IEEE workshop report
â”‚   â”œâ”€â”€ block_diagram.png # Design schematic
â”‚   â””â”€â”€ timing_analysis/  # FPGA timing reports
â”œâ”€â”€ results/              # Simulation outputs
â”‚   â”œâ”€â”€ waveform.png      # GTKWave/VCD screenshot
â”‚   â””â”€â”€ log.txt           # Console output
â””â”€â”€ README.md             # Project showcase
```

## ğŸ› ï¸ Installation & Simulation
```bash
# Clone repository
git clone https://github.com/a7med57/riscv-single-cycle.git
cd riscv-single-cycle

# Run testbench (Icarus Verilog example)
iverilog -o sim testbenches/SingleCycleCPU_tb.v rtl/core/*.v
vvp sim
```

## ğŸ“Š Results
| Metric          | Value       |
|-----------------|-------------|
| Max Frequency   | 50 MHz      |
| CPI             | 1           |
| FPGA Resources  | 1200 LUTs   |

![Fibonacci Simulation](riscv-single-cycle/results/SimulationResults.png)

