
---------- Begin Simulation Statistics ----------
final_tick                                13539816290                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279426                       # Simulator instruction rate (inst/s)
host_mem_usage                                 787072                       # Number of bytes of host memory used
host_op_rate                                   279425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.73                       # Real time elapsed on the host
host_tick_rate                              209160013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18088364                       # Number of instructions simulated
sim_ops                                      18088364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013540                       # Number of seconds simulated
sim_ticks                                 13539816290                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.986551                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  721122                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               721219                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               126                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            721230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              77                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               77                       # Number of indirect misses.
system.cpu.branchPred.lookups                  721482                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               106                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     720996                       # Number of branches committed
system.cpu.commit.bw_lim_events                466094                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2058                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             18088364                       # Number of instructions committed
system.cpu.commit.committedOps               18088364                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13524705                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.337431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.765687                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4870265     36.01%     36.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4994790     36.93%     72.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1429667     10.57%     83.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1172748      8.67%     92.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        34013      0.25%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       524350      3.88%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            4      0.00%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32774      0.24%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       466094      3.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13524705                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     524290                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   21                       # Number of function calls committed.
system.cpu.commit.int_insts                  17957272                       # Number of committed integer instructions.
system.cpu.commit.loads                       4194383                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12321048     68.12%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         65536      0.36%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          65536      0.36%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3932238     21.74%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1310788      7.25%     97.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       262145      1.45%     99.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       131073      0.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18088364                       # Class of committed instruction
system.cpu.commit.refs                        5636244                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    18088364                       # Number of Instructions Simulated
system.cpu.committedOps                      18088364                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.747790                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.747790                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1754236                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    24                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               721084                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               18091216                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1127710                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  10399113                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    153                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    26                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                243856                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      721482                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1180079                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12344313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    34                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       18091771                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     346                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.053339                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1180582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             721122                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.337526                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13525068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.337647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.020472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2120021     15.67%     15.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7308059     54.03%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2261420     16.72%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1147128      8.48%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   622820      4.60%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    65582      0.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                       35      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13525068                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    393227                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   393264                       # number of floating regfile writes
system.cpu.idleCycles                            1223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  132                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   721145                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.337372                       # Inst execution rate
system.cpu.iew.exec_refs                      5636757                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1441995                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     210                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4194883                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1442152                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18090415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4194762                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               233                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18089684                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                318168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    153                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                318178                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         10328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1744136                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          500                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          291                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             14                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  15079393                       # num instructions consuming a value
system.cpu.iew.wb_count                      18089551                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.992170                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14961326                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.337362                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18089622                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20252367                       # number of integer regfile reads
system.cpu.int_regfile_writes                15533237                       # number of integer regfile writes
system.cpu.ipc                               1.337274                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.337274                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12321960     68.12%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              65543      0.36%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               65539      0.36%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3932604     21.74%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1310972      7.25%     97.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          262224      1.45%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         131074      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18089917                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  524380                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1048760                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       524326                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             524630                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           7                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     7    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17565543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48656149                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17565225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17567886                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18090414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18089917                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         1075                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13525068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.337510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.980013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2642378     19.54%     19.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5702137     42.16%     61.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3422522     25.31%     87.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1534507     11.35%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              178415      1.32%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               45101      0.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   6      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   2      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13525068                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.337389                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1366605                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           265838                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4194883                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1442152                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  786492                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 131072                       # number of misc regfile writes
system.cpu.numCycles                         13526291                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  318387                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              15925518                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6883                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1219478                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                1010079                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20647304                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               18090982                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15927363                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  10551189                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 401598                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    153                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1435761                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     1845                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            393346                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         20253958                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            100                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1296960                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              1                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     31149033                       # The number of ROB reads
system.cpu.rob.rob_writes                    36181209                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        48148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          97339                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               17                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16435                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28702                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16384                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16435                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        94352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  94352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3937344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3937344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32823                       # Request fanout histogram
system.membus.reqLayer0.occupancy           176517341                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          173216531                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               32803                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         76842                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                33                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              16384                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             16384                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32803                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq              4                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp             4                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       146492                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  146530                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6227712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6228928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28727                       # Total snoops (count)
system.l2bus.snoopTraffic                     1836928                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              77918                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000218                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.014769                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    77901     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                       17      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                77918                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            193812619                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           147655508                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               57057                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1001                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst      1180053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1180053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1180053                       # number of overall hits
system.cpu.icache.overall_hits::total         1180053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2515513                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2515513                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2515513                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2515513                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1180079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1180079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1180079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1180079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96750.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96750.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96750.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96750.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1938937                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1938937                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1938937                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1938937                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102049.315789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102049.315789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102049.315789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102049.315789                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1180053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1180053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2515513                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2515513                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1180079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1180079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96750.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96750.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1938937                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1938937                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102049.315789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102049.315789                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.578173                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1180072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          62109.052632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107107                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.578173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.060852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.060852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.074219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2360177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2360177                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3728565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3728565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3728565                       # number of overall hits
system.cpu.dcache.overall_hits::total         3728565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       163921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       163921                       # number of overall misses
system.cpu.dcache.overall_misses::total        163921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14961179916                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14961179916                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14961179916                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14961179916                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3892486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3892486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3892486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3892486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91270.672556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91270.672556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91270.672556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91270.672556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       441183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13480                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.728709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48140                       # number of writebacks
system.cpu.dcache.writebacks::total             48140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       114749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       114749                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114749                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3968291327                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3968291327                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3968291327                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3968291327                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80702.255898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80702.255898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80702.255898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80702.255898                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2417800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2417800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2058266210                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2058266210                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2450625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2450625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62704.225743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62704.225743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32784                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32784                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1990252264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1990252264                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60708.036359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60708.036359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1310765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1310765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       131096                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131096                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12902913706                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12902913706                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1441861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1441861                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98423.397403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98423.397403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       114708                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       114708                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1978039063                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1978039063                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 120700.455394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 120700.455394                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.985080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3777737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49172                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.826995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            526526                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.985080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1015                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7834144                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7834144                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  13539816290                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.data           16368                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               16368                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.data          16368                       # number of overall hits
system.l2cache.overall_hits::total              16368                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         32800                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32819                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        32800                       # number of overall misses
system.l2cache.overall_misses::total            32819                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1879878                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3464634173                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3466514051                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1879878                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3464634173                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3466514051                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        49168                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           49187                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        49168                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          49187                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.667101                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.667229                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.667101                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.667229                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 98940.947368                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 105629.090640                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 105625.218654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 98940.947368                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 105629.090640                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 105625.218654                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          28702                       # number of writebacks
system.l2cache.writebacks::total                28702                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        32800                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32819                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        32800                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32819                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1499498                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2807978173                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2809477671                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1499498                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2807978173                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2809477671                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.667101                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.667229                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.667101                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.667229                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78920.947368                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 85609.090640                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85605.218654                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78920.947368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 85609.090640                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85605.218654                       # average overall mshr miss latency
system.l2cache.replacements                     28727                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        48140                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        48140                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        48140                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        48140                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_misses::.cpu.data        16384                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          16384                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1916903989                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1916903989                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        16384                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        16384                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 116998.534485                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 116998.534485                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        16384                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        16384                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1588896309                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1588896309                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 96978.534485                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 96978.534485                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.data        16368                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16368                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        16416                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        16435                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1879878                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1547730184                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1549610062                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        32784                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32803                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500732                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.501021                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98940.947368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 94281.809454                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 94287.195741                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        16416                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        16435                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1499498                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1219081864                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1220581362                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500732                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.501021                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78920.947368                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74261.809454                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74267.195741                       # average ReadSharedReq mshr miss latency
system.l2cache.InvalidateReq_misses::.cpu.data            4                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total            4                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_accesses::.cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total            4                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.data            4                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total            4                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data       116116                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total       116116                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29029                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total        29029                       # average InvalidateReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4080.089124                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  97335                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32823                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.965451                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86086                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.211239                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.892038                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4078.985847                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000052                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000218                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.995846                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.996116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4085                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               811535                       # Number of tag accesses
system.l2cache.tags.data_accesses              811535                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2099200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2100416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1836928                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1836928                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            32800                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32819                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         28702                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               28702                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              89809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          155039031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              155128840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         89809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             89809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       135668606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             135668606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       135668606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             89809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         155039031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             290797446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     28700.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     32784.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.002909985546                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1678                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1678                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                92962                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               27036                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32819                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       28702                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     28702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2052                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2048                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1782                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1794                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1796                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1796                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1792                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1792                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.95                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     504597833                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   164015000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1119654083                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      15382.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34132.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     29562                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    25918                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.12                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 90.31                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32819                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 28702                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    20657                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8507                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     2760                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      879                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     906                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     906                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     921                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     959                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1476                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1687                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1715                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1682                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1795                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1714                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1961                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2057                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1990                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2027                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1716                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1732                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1746                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1686                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         5993                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     656.381779                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    472.051986                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    390.038283                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           458      7.64%      7.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1158     19.32%     26.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          311      5.19%     32.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          326      5.44%     37.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          317      5.29%     42.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          284      4.74%     47.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          282      4.71%     52.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          231      3.85%     56.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2626     43.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5993                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1678                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       19.541120                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.106063                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     100.532864                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           1677     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1678                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1678                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.087008                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.056680                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.017819                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               772     46.01%     46.01% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               903     53.81%     99.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 3      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1678                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2099392                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1024                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1835008                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2100416                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1836928                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        155.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        135.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     155.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     135.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     1.06                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    13539783257                       # Total gap between requests
system.mem_ctrl.avgGap                      220083.93                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst         1216                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2098176                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1835008                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 89809.194892702639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 154963402.387492805719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 135526801.892819494009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst           19                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        32800                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        28702                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst       523193                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1119130890                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 244269183665                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27536.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34119.84                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   8510528.31                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.21                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              21384300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              11366025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            116967480                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            74875680                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1068244320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1621206540                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        3834063360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          6748107705                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         498.389901                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   9935344797                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    451880000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   3152591493                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              21420000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              11377410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            117245940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            74792160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1068244320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1622717040                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        3832791360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          6748588230                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         498.425391                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   9930997170                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    451880000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3156939120                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  13539816290                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
