{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670228410820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670228410820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 11:20:10 2022 " "Processing started: Mon Dec 05 11:20:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670228410820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670228410820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670228410820 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670228411322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path2.v 1 1 " "Found 1 design units, including 1 entities, in source file path2.v" { { "Info" "ISGN_ENTITY_NAME" "1 path2 " "Found entity 1: path2" {  } { { "path2.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670228411435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670228411436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_control " "Found entity 1: HightoLow_control" {  } { { "HightoLow_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow " "Found entity 1: HightoLow" {  } { { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_testbench " "Found entity 1: HightoLow_testbench" {  } { { "HightoLow_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670228411446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670228411446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fin DE0_CV.v(49) " "Verilog HDL Implicit Net warning at DE0_CV.v(49): created implicit net for \"fin\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228411447 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE0_CV.v(49) " "Verilog HDL Implicit Net warning at DE0_CV.v(49): created implicit net for \"clk\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228411447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670228411492 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670228411495 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HightoLow HightoLow:htl " "Elaborating entity \"HightoLow\" for hierarchy \"HightoLow:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HightoLow_control HightoLow:htl\|HightoLow_control:control " "Elaborating entity \"HightoLow_control\" for hierarchy \"HightoLow:htl\|HightoLow_control:control\"" {  } { { "HightoLow.v" "control" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath HightoLow:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"HightoLow:htl\|delay_datapath:datapath\"" {  } { { "HightoLow.v" "datapath" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_plode HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0 " "Elaborating entity \"singlepath_plode\" for hierarchy \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\"" {  } { { "delay_datapath.v" "p0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411532 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s26 singlepath_plode.v(10) " "Output port \"s26\" at singlepath_plode.v(10) has no driver" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670228411533 "|DE0_CV|delay:d0|delay_datapath:dd|singlepath_plode_wrapper:p0|singlepath_plode:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG HightoLow:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"HightoLow:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD HightoLow:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"HightoLow:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder HightoLow:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"HightoLow:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder HightoLow:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"HightoLow:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228411890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670228413343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "DE0_CV.v" "clk" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670228413814 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1670228413814 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result0\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result1 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result1\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result2 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result2\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result3 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result3\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result4 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result4\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result5 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result5\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result6 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result6\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result7 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result7\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result8 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result8\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result9 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result9\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result10 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result10\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result11 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result11\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result12 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result12\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result13 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result13\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result14 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result14\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result15 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result15\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result16 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result16\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result17 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result17\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result18 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result18\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result19 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result19\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result20 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result20\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result21 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result21\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result22 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result22\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result23 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result23\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result24 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result24\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result25 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result25\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result26 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result26\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result27 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result27\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result28 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result28\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result29 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result29\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result30 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result30\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result31 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result31\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result32 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result32\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result33 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result33\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result34 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result34\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result35 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result35\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result36 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result36\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result37 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result37\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result38 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result38\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result39 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result39\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result40 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result40\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result41 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result41\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result42 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result42\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result43 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result43\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result44 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result44\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result45 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result45\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result46 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result46\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result47 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result47\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result48 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result48\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result49 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result49\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result50 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result50\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result51 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result51\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result52 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result52\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result53 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result53\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result54 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result54\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result55 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result55\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result56 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result56\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result57 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result57\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result58 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result58\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result59 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result59\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result60 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result60\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result61 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result61\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result62 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result62\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result63 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result63\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result64 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result64\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result65 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result65\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result66 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result66\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result67 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result67\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result68 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result68\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result69 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result69\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result70 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result70\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result71 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result71\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result72 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result72\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result73 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result73\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result74 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result74\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result75 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result75\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result76 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result76\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result77 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result77\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result78 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result78\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result79 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result79\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result80 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result80\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result81 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result81\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result82 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result82\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result83 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result83\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result84 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result84\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result85 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result85\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result86 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result86\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result87 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result87\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result88 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result88\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result89 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result89\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result90 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result90\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result91 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result91\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result92 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result92\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result93 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result93\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result94 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result94\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result95 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result95\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result96 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result96\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result97 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result97\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result98 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result98\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|result99 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|result99\"" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 8 -1 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|result99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p100\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 110 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p100|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p99\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 109 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p99|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p98\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 108 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p98|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p97\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 107 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p97|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p96\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 106 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p96|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p95\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 105 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p95|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p94\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 104 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p94|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p93\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 103 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p93|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p92\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 102 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p92|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p91\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 101 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p91|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p90\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 100 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p90|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p89\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 99 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p89|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p88\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 98 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p88|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p87\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 97 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p87|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p86\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 96 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p86|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p85\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 95 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p85|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p84\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 94 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p84|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p83\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p83|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p82\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p82|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p81\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 91 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p81|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p80\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 90 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p80|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p79\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 89 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p79|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p78\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 88 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p78|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p77\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 87 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p77|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p76\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 86 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p76|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p75\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 85 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p75|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p74\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 84 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p74|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p73\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 83 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p73|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p72\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 82 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p72|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p71\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 81 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p71|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p70\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 80 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p70|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p69\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 79 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p69|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p68\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 78 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p68|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p67\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 77 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p67|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p66\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p66|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p65\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 75 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p65|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p64\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 74 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p64|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p63\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 73 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p63|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p62\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 72 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p62|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p61\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 71 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p61|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p60\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 70 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p60|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p59\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 69 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p59|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p58\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 68 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p58|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p57\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 67 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p57|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p56\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 66 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p56|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p55\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 65 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p55|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p54\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 64 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p54|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p53\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 63 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p53|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p52\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 62 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p52|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p51\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 61 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p51|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p50\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 60 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p50|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p49\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 59 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p49|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p48\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 58 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p48|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p47\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 57 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p47|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p46\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 56 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p46|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p45\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 55 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p45|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p44\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 54 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p44|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p43\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 53 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p43|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p42\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 52 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p42|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p41\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 51 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p41|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p40\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 50 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p40|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p39\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p39|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p38\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p38|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p37\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 47 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p37|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p36\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 46 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p36|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p35\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 45 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p35|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p34\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 44 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p34|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p33\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 43 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p33|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p32\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 42 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p32|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p31\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 41 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p31|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p30\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 40 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p30|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p29\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 39 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p29|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p28\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 38 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p28|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p27\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 37 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p27|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p26\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 36 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p26|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p25\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 35 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p25|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p24\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 34 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p24|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p23\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 33 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p23|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p22\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 32 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p22|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p21\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 31 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p21|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p20\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 30 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p20|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p19\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 29 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p19|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p18\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 28 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p18|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p17\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 27 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p17|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p16\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 26 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p16|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p15\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 25 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p15|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p14\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 24 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p14|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p13\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 23 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p13|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p12\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 22 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p12|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p11\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 21 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p11|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p10\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 20 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p10|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p9\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 19 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p9|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p8\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 18 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p8|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p7\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 17 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p7|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p6\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 16 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p6|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p5\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 15 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p5|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p4\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 14 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p4|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p3\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 13 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p3|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p2\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p2|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p1\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p1|N8076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N1872 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N1872\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N411~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N411~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 15 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N411~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|VCC~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|VCC~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|VCC~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|GND~buf0 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|GND~buf0\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 12 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|GND~buf0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8072 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8072\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8061 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8061\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8056 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8056\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7985 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7985\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8043 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8043\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7803 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7803\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7788 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7788\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7898 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7898\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8059 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8059\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8032 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8032\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7867 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7867\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N6553 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N6553\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N6553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7080 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7080\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N6896 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N6896\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N6896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N6135 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N6135\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N6135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N5258 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N5258\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N5258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8038 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8038\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8040 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8040\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N5536 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N5536\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N5536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7412 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7412\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7834 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7834\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7587 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7587\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7918 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7918\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7770 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7770\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7715 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7715\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7968 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7968\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7218 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7218\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7852 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7852\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8045 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8045\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7658 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7658\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7935 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N7935\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N7935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8022 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8022\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8001 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8001\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8076 " "Synthesized away node \"HightoLow:htl\|delay_datapath:datapath\|singlepath_plode:p0\|N8076\"" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 16 -1 0 } } { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 10 0 0 } } { "HightoLow.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/HightoLow.v" 10 0 0 } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228414540 "|DE0_CV|HightoLow:htl|delay_datapath:datapath|singlepath_plode:p0|N8076"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1670228414540 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1670228414540 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "107 " "107 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670228415281 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670228415302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670228415302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670228415302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670228415302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670228415302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670228415302 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1670228415302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670228415330 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670228415330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670228416531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670228417119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228417119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228417196 "|DE0_CV|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228417196 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670228417196 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670228417196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670228417197 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670228417197 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1670228417197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670228417197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4003 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4003 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670228417610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 11:20:17 2022 " "Processing ended: Mon Dec 05 11:20:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670228417610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670228417610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670228417610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670228417610 ""}
