

================================================================
== Vitis HLS Report for 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_30_16_5_3_0_config14_s'
================================================================
* Date:           Mon Apr 28 17:42:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  10.497 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |        5|        6|  0.150 us|  0.180 us|    5|    5|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln46 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 4 'br' 'br_ln46' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index3 = phi i3 0, void %entry, i3 %w_index, void %MultLoop.split, i3 0, void %Result"   --->   Operation 6 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %w14, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 8 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 9 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 10 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 11 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 12 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.61ns)   --->   "%br_ln46 = br void %MultLoop.split" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 13 'br' 'br_ln46' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 14 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w14_addr = getelementptr i6 %w14, i64 0, i64 %zext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 15 'getelementptr' 'w14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%w = load i3 %w14_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 16 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_2 : Operation 17 [1/1] (1.68ns)   --->   "%w_index = add i3 %w_index3, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 17 'add' 'w_index' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.68ns)   --->   "%icmp_ln46 = icmp_eq  i3 %w_index3, i3 4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 18 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 19 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln84 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 20 'br' 'br_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.4>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%data_0_val4_rewind = phi i20 0, void %entry, i20 %data_0_val4_phi, void %MultLoop.split, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 21 'phi' 'data_0_val4_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_1_val5_rewind = phi i20 0, void %entry, i20 %data_1_val5_phi, void %MultLoop.split, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 22 'phi' 'data_1_val5_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_2_val6_rewind = phi i20 0, void %entry, i20 %data_2_val6_phi, void %MultLoop.split, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 23 'phi' 'data_2_val6_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_3_val7_rewind = phi i20 0, void %entry, i20 %data_3_val7_phi, void %MultLoop.split, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 24 'phi' 'data_3_val7_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_4_val8_rewind = phi i20 0, void %entry, i20 %data_4_val8_phi, void %MultLoop.split, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 25 'phi' 'data_4_val8_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = phi i27 0, void %entry, i27 %add_ln58, void %MultLoop.split, i27 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 26 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split, void %rewind_init"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_val4_phi = phi i20 %data_0_val_read, void %rewind_init, i20 %data_0_val4_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 28 'phi' 'data_0_val4_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_val5_phi = phi i20 %data_1_val_read, void %rewind_init, i20 %data_1_val5_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 29 'phi' 'data_1_val5_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_val6_phi = phi i20 %data_2_val_read, void %rewind_init, i20 %data_2_val6_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 30 'phi' 'data_2_val6_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_val7_phi = phi i20 %data_3_val_read, void %rewind_init, i20 %data_3_val7_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 31 'phi' 'data_3_val7_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_val8_phi = phi i20 %data_4_val_read, void %rewind_init, i20 %data_4_val8_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 32 'phi' 'data_4_val8_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_3" [firmware/nnet_utils/nnet_dense_resource.h:47]   --->   Operation 33 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [firmware/nnet_utils/nnet_dense_resource.h:49]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 35 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.70ns)   --->   "%a = sparsemux i20 @_ssdm_op_SparseMux.ap_auto.5i20.i20.i3, i3 0, i20 %data_0_val4_phi, i3 1, i20 %data_1_val5_phi, i3 2, i20 %data_2_val6_phi, i3 3, i20 %data_3_val7_phi, i3 4, i20 %data_4_val8_phi, i20 0, i3 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 36 'sparsemux' 'a' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i3 %w14_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 37 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i20 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i6 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 39 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.36ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 41 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln58 = add i27 %sext_ln58, i27 %empty" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 42 'add' 'add_ln58' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%return_ln84 = return void @_ssdm_op_Return, i27 %add_ln58" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 43 'return' 'return_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('do_init') [9]  (1.610 ns)

 <State 2>: 3.257ns
The critical path consists of the following:
	'phi' operation 3 bit ('w_index') with incoming values : ('w_index', firmware/nnet_utils/nnet_dense_resource.h:46) [16]  (0.000 ns)
	'getelementptr' operation 3 bit ('w14_addr', firmware/nnet_utils/nnet_dense_resource.h:59) [37]  (0.000 ns)
	'load' operation 6 bit ('w', firmware/nnet_utils/nnet_dense_resource.h:59) on array 'w14' [38]  (3.257 ns)

 <State 3>: 10.497ns
The critical path consists of the following:
	'phi' operation 20 bit ('data_0_val4_rewind', firmware/nnet_utils/nnet_dense_resource.h:46) with incoming values : ('data_0_val_read', firmware/nnet_utils/nnet_dense_resource.h:46) [10]  (0.000 ns)
	multiplexor before 'phi' operation 20 bit ('data_0_val4_phi', firmware/nnet_utils/nnet_dense_resource.h:46) with incoming values : ('data_0_val_read', firmware/nnet_utils/nnet_dense_resource.h:46) [27]  (1.610 ns)
	'phi' operation 20 bit ('data_0_val4_phi', firmware/nnet_utils/nnet_dense_resource.h:46) with incoming values : ('data_0_val_read', firmware/nnet_utils/nnet_dense_resource.h:46) [27]  (0.000 ns)
	'sparsemux' operation 20 bit ('a', firmware/nnet_utils/nnet_dense_resource.h:46) [36]  (1.707 ns)
	'mul' operation 26 bit of DSP[43] ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59) [41]  (3.360 ns)
	'add' operation 27 bit of DSP[43] ('add_ln58', firmware/nnet_utils/nnet_dense_resource.h:58) [43]  (3.820 ns)
	'return' operation 0 bit ('return_ln84', firmware/nnet_utils/nnet_dense_resource.h:84) [48]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
