{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717422949640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717422949650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:55:49 2024 " "Processing started: Mon Jun 03 15:55:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717422949650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422949650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LSTM -c LSTM_network " "Command: quartus_map --read_settings_files=on --write_settings_files=off LSTM -c LSTM_network" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422949650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717422949905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717422949905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mytypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myTypes " "Found design unit 1: myTypes" {  } { { "myTypes.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/myTypes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lstm_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_test-test " "Found design unit 1: LSTM_test-test" {  } { { "LSTM_test.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956845 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_test " "Found entity 1: LSTM_test" {  } { { "LSTM_test.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lstm_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_cell-rtl " "Found design unit 1: LSTM_cell-rtl" {  } { { "LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956845 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_cell " "Found entity 1: LSTM_cell" {  } { { "LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nReg-rtl " "Found design unit 1: nReg-rtl" {  } { { "nReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/nReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956850 ""} { "Info" "ISGN_ENTITY_NAME" "1 nReg " "Found entity 1: nReg" {  } { { "nReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/nReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2i_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f2i_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f2i_conv-arch " "Found design unit 1: f2i_conv-arch" {  } { { "f2i_conv.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/f2i_conv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_ENTITY_NAME" "1 f2i_conv " "Found entity 1: f2i_conv" {  } { { "f2i_conv.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/f2i_conv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/counter.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg-rtl " "Found design unit 1: shiftReg-rtl" {  } { { "shiftReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/shiftReg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/shiftReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IN_RAM-SYN " "Found design unit 1: IN_RAM-SYN" {  } { { "in_RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/in_RAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_ENTITY_NAME" "1 IN_RAM " "Found entity 1: IN_RAM" {  } { { "in_RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/in_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LUT.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LUT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu-rtl " "Found design unit 1: fpu-rtl" {  } { { "fpu/fpu.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu " "Found entity 1: fpu" {  } { { "fpu/fpu.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fpu/fp_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_lib " "Found design unit 1: fp_lib" {  } { { "fpu/fp_lib.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_lib.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_wire.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpu/fp_wire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_wire " "Found design unit 1: fp_wire" {  } { { "fpu/fp_wire.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_wire.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_wire-body " "Found design unit 2: fp_wire-body" {  } { { "fpu/fp_wire.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_wire.vhd" 476 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_unit-behavior " "Found design unit 1: fp_unit-behavior" {  } { { "fpu/fp_unit.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956860 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_unit " "Found entity 1: fp_unit" {  } { { "fpu/fp_unit.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_sgnj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_sgnj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sgnj-behavior " "Found design unit 1: fp_sgnj-behavior" {  } { { "fpu/fp_sgnj.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_sgnj.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956860 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_sgnj " "Found entity 1: fp_sgnj" {  } { { "fpu/fp_sgnj.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_sgnj.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_rnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_rnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_rnd-behavior " "Found design unit 1: fp_rnd-behavior" {  } { { "fpu/fp_rnd.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_rnd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956860 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_rnd " "Found entity 1: fp_rnd" {  } { { "fpu/fp_rnd.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_rnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_max-behavior " "Found design unit 1: fp_max-behavior" {  } { { "fpu/fp_max.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_max.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_max " "Found entity 1: fp_max" {  } { { "fpu/fp_max.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_max.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_func.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpu/fp_func.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_func " "Found design unit 1: fp_func" {  } { { "fpu/fp_func.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_func.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_func-body " "Found design unit 2: fp_func-body" {  } { { "fpu/fp_func.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_func.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_fma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_fma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_fma-behavior " "Found design unit 1: fp_fma-behavior" {  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_fma " "Found entity 1: fp_fma" {  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_ext-behavior " "Found design unit 1: fp_ext-behavior" {  } { { "fpu/fp_ext.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_ext.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_ext " "Found entity 1: fp_ext" {  } { { "fpu/fp_ext.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_ext.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_exe-behavior " "Found design unit 1: fp_exe-behavior" {  } { { "fpu/fp_exe.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_exe.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_exe " "Found entity 1: fp_exe" {  } { { "fpu/fp_exe.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_exe.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_cvt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_cvt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_cvt-behavior " "Found design unit 1: fp_cvt-behavior" {  } { { "fpu/fp_cvt.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cvt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_cvt " "Found entity 1: fp_cvt" {  } { { "fpu/fp_cvt.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cvt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_cmp-behavior " "Found design unit 1: fp_cmp-behavior" {  } { { "fpu/fp_cmp.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_cmp " "Found entity 1: fp_cmp" {  } { { "fpu/fp_cmp.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cmp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_wire.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fpu/lzc_wire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_wire " "Found design unit 1: lzc_wire" {  } { { "fpu/lzc_wire.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_wire.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fpu/lzc_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_lib " "Found design unit 1: lzc_lib" {  } { { "fpu/lzc_lib.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_4-behavior " "Found design unit 1: lzc_4-behavior" {  } { { "fpu/lzc_4.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_4 " "Found entity 1: lzc_4" {  } { { "fpu/lzc_4.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_8-behavior " "Found design unit 1: lzc_8-behavior" {  } { { "fpu/lzc_8.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_8 " "Found entity 1: lzc_8" {  } { { "fpu/lzc_8.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_16-behavior " "Found design unit 1: lzc_16-behavior" {  } { { "fpu/lzc_16.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956876 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_16 " "Found entity 1: lzc_16" {  } { { "fpu/lzc_16.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_32-behavior " "Found design unit 1: lzc_32-behavior" {  } { { "fpu/lzc_32.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956876 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_32 " "Found entity 1: lzc_32" {  } { { "fpu/lzc_32.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_64-behavior " "Found design unit 1: lzc_64-behavior" {  } { { "fpu/lzc_64.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956876 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_64 " "Found entity 1: lzc_64" {  } { { "fpu/lzc_64.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_128-behavior " "Found design unit 1: lzc_128-behavior" {  } { { "fpu/lzc_128.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_128 " "Found entity 1: lzc_128" {  } { { "fpu/lzc_128.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flip_flop-Behavioral " "Found design unit 1: d_flip_flop-Behavioral" {  } { { "d_flip_flop.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/d_flip_flop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/d_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/RAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_cell2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lstm_cell2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_cell2-rtl " "Found design unit 1: LSTM_cell2-rtl" {  } { { "LSTM_cell2.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_cell2 " "Found entity 1: LSTM_cell2" {  } { { "LSTM_cell2.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_test-test " "Found design unit 1: fpu_test-test" {  } { { "fpu_test.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu_test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu_test " "Found entity 1: fpu_test" {  } { { "fpu_test.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422956880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422956880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpu " "Elaborating entity \"fpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717422957200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_unit fp_unit:u0 " "Elaborating entity \"fp_unit\" for hierarchy \"fp_unit:u0\"" {  } { { "fpu/fpu.vhd" "u0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_32 fp_unit:u0\|lzc_32:lzc1_32_comp " "Elaborating entity \"lzc_32\" for hierarchy \"fp_unit:u0\|lzc_32:lzc1_32_comp\"" {  } { { "fpu/fp_unit.vhd" "lzc1_32_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_16 fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0 " "Elaborating entity \"lzc_16\" for hierarchy \"fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\"" {  } { { "fpu/lzc_32.vhd" "lzc_16_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_8 fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0 " "Elaborating entity \"lzc_8\" for hierarchy \"fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0\"" {  } { { "fpu/lzc_16.vhd" "lzc_8_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_4 fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0\|lzc_4:lzc_4_comp_0 " "Elaborating entity \"lzc_4\" for hierarchy \"fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0\|lzc_4:lzc_4_comp_0\"" {  } { { "fpu/lzc_8.vhd" "lzc_4_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_128 fp_unit:u0\|lzc_128:lzc_128_comp " "Elaborating entity \"lzc_128\" for hierarchy \"fp_unit:u0\|lzc_128:lzc_128_comp\"" {  } { { "fpu/fp_unit.vhd" "lzc_128_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_64 fp_unit:u0\|lzc_128:lzc_128_comp\|lzc_64:lzc_64_comp_0 " "Elaborating entity \"lzc_64\" for hierarchy \"fp_unit:u0\|lzc_128:lzc_128_comp\|lzc_64:lzc_64_comp_0\"" {  } { { "fpu/lzc_128.vhd" "lzc_64_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_ext fp_unit:u0\|fp_ext:fp_ext1_comp " "Elaborating entity \"fp_ext\" for hierarchy \"fp_unit:u0\|fp_ext:fp_ext1_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_ext1_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_cmp fp_unit:u0\|fp_cmp:fp_cmp_comp " "Elaborating entity \"fp_cmp\" for hierarchy \"fp_unit:u0\|fp_cmp:fp_cmp_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_cmp_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_rnd fp_unit:u0\|fp_rnd:fp_rnd_comp " "Elaborating entity \"fp_rnd\" for hierarchy \"fp_unit:u0\|fp_rnd:fp_rnd_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_rnd_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_cvt fp_unit:u0\|fp_cvt:fp_cvt_comp " "Elaborating entity \"fp_cvt\" for hierarchy \"fp_unit:u0\|fp_cvt:fp_cvt_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_cvt_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sgnj fp_unit:u0\|fp_sgnj:fp_sgnj_comp " "Elaborating entity \"fp_sgnj\" for hierarchy \"fp_unit:u0\|fp_sgnj:fp_sgnj_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_sgnj_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_max fp_unit:u0\|fp_max:fp_max_comp " "Elaborating entity \"fp_max\" for hierarchy \"fp_unit:u0\|fp_max:fp_max_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_max_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_fma fp_unit:u0\|fp_fma:fp_fma_comp " "Elaborating entity \"fp_fma\" for hierarchy \"fp_unit:u0\|fp_fma:fp_fma_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_fma_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_exe fp_unit:u0\|fp_exe:fp_exe_comp " "Elaborating entity \"fp_exe\" for hierarchy \"fp_unit:u0\|fp_exe:fp_exe_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_exe_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422957413 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fp_unit:u0\|fp_fma:fp_fma_comp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fp_unit:u0\|fp_fma:fp_fma_comp\|Mult0\"" {  } { { "fpu/fp_fma.vhd" "Mult0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717422959911 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717422959911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0\"" {  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422959950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0 " "Instantiated megafunction \"fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717422959950 ""}  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717422959950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4dt " "Found entity 1: mult_4dt" {  } { { "db/mult_4dt.tdf" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/db/mult_4dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717422959984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422959984 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1717422960254 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1717422960260 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1717422960260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "fpu/fpu.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717422962105 "|fpu|flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717422962105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717422962220 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717422965021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717422965243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717422965243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3208 " "Implemented 3208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717422965370 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717422965370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3062 " "Implemented 3062 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717422965370 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717422965370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717422965370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717422965403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:56:05 2024 " "Processing ended: Mon Jun 03 15:56:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717422965403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717422965403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717422965403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717422965403 ""}
