

================================================================
== Vitis HLS Report for 'Compute3'
================================================================
* Date:           Thu May  9 17:18:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Conv_Tile129
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.80 ns|  3.389 ns|     1.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                 Pipeline                 |
    |   min   |   max   |    min    |    max    |  min |  max |                   Type                   |
    +---------+---------+-----------+-----------+------+------+------------------------------------------+
    |     3534|     3535|  16.963 us|  16.968 us|  3528|  3528|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Ky_Hout_Wout  |     3534|     3534|         8|          1|          1|  3528|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc60, i1 1, void %for.end62"   --->   Operation 11 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_ln1981334 = phi i1 0, void %entry, i1 %icmp_ln198, void %for.inc60, i1 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 12 'phi' 'icmp_ln1981334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln2001333 = phi i1 0, void %entry, i1 %icmp_ln200, void %for.inc60, i1 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 13 'phi' 'icmp_ln2001333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%icmp_ln2021332 = phi i1 1, void %entry, i1 %icmp_ln202, void %for.inc60, i1 1, void %for.end62" [Conv_Tile129/Conv_core.cpp:202]   --->   Operation 14 'phi' 'icmp_ln2021332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln2021331 = phi i5 0, void %entry, i5 %empty_406, void %for.inc60, i5 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 15 'phi' 'zext_ln2021331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln200_11330 = phi i5 0, void %entry, i5 %i, void %for.inc60, i5 0, void %for.end62"   --->   Operation 16 'phi' 'zext_ln200_11330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln2001329 = phi i1 0, void %entry, i1 %tmp_1909, void %for.inc60, i1 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 17 'phi' 'zext_ln2001329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln198_11328 = phi i2 0, void %entry, i2 %jj, void %for.inc60, i2 0, void %for.end62"   --->   Operation 18 'phi' 'zext_ln198_11328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_407 = phi i4 0, void %entry, i4 %empty_405, void %for.inc60, i4 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 19 'phi' 'empty_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln196_11327 = phi i2 0, void %entry, i2 %ii, void %for.inc60, i2 0, void %for.end62"   --->   Operation 20 'phi' 'zext_ln196_11327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j1325 = phi i5 0, void %entry, i5 %j, void %for.inc60, i5 0, void %for.end62"   --->   Operation 21 'phi' 'j1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten1323 = phi i9 0, void %entry, i9 %select_ln200_3, void %for.inc60, i9 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 22 'phi' 'indvar_flatten1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv21321 = phi i1 0, void %entry, i1 %select_ln198_6, void %for.inc60, i1 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 23 'phi' 'indvars_iv21321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten1451320 = phi i11 0, void %entry, i11 %select_ln198_7, void %for.inc60, i11 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 24 'phi' 'indvar_flatten1451320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten9481318 = phi i12 0, void %entry, i12 %add_ln196_1, void %for.inc60, i12 0, void %for.end62" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 25 'phi' 'indvar_flatten9481318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc60, void %rewind_init"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_0"   --->   Operation 27 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_1"   --->   Operation 28 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_2"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_3"   --->   Operation 30 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_4"   --->   Operation 31 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_5"   --->   Operation 32 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_6"   --->   Operation 33 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_7"   --->   Operation 34 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_8"   --->   Operation 35 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_9"   --->   Operation 36 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_10"   --->   Operation 37 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_11"   --->   Operation 38 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_12"   --->   Operation 39 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_13"   --->   Operation 40 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_14"   --->   Operation 41 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_15"   --->   Operation 42 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_16"   --->   Operation 43 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_17"   --->   Operation 44 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_18"   --->   Operation 45 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_19"   --->   Operation 46 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_20"   --->   Operation 47 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_21"   --->   Operation 48 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_22"   --->   Operation 49 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_23"   --->   Operation 50 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_24"   --->   Operation 51 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_25"   --->   Operation 52 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_26"   --->   Operation 53 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_27"   --->   Operation 54 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_28"   --->   Operation 55 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_29"   --->   Operation 56 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_30"   --->   Operation 57 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_31"   --->   Operation 58 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_2_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_3_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_4_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_5_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_6_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_7_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_8_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_9_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_10_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_11_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_12_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_13_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_14_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_15_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_16_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_17_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_18_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_19_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_20_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 143 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_21_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 149 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_22_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 151 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_23_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_24_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_25_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 164 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_26_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 167 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_27_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 171 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 172 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 173 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_28_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 174 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_29_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 179 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 181 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_30_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 182 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 183 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 184 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 185 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weight_buffer_31_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 186 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_0_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 187 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_0_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 188 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_1_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 189 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_1_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 190 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_2_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 191 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 192 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_3_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 193 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_3_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 194 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 195 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 196 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 197 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 198 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 199 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 200 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 201 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 202 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 203 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 205 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 206 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 208 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 209 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 211 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 212 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 213 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 214 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 215 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 216 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 217 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 218 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 219 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 220 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 221 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 222 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 223 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 224 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 225 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 226 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc60"   --->   Operation 227 'br' 'br_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.54ns)   --->   "%add_ln196 = add i2 %zext_ln196_11327, i2 1" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 228 'add' 'add_ln196' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.28ns)   --->   "%xor_ln196 = xor i1 %icmp_ln1981334, i1 1" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 229 'xor' 'xor_ln196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_6)   --->   "%and_ln196 = and i1 %indvars_iv21321, i1 %xor_ln196" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 230 'and' 'and_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.17ns)   --->   "%select_ln196 = select i1 %icmp_ln1981334, i2 0, i2 %zext_ln198_11328" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 231 'select' 'select_ln196' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_5)   --->   "%add_ln196_cast1335 = zext i2 %add_ln196" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 232 'zext' 'add_ln196_cast1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%add_ln196_cast = zext i2 %add_ln196" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 233 'zext' 'add_ln196_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln196, i2 0" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 234 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.79ns)   --->   "%empty = sub i4 %tmp_s, i4 %add_ln196_cast" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 235 'sub' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.17ns)   --->   "%ii = select i1 %icmp_ln1981334, i2 %add_ln196, i2 %zext_ln196_11327" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 236 'select' 'ii' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%select_ln196_1_cast = zext i2 %ii" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 237 'zext' 'select_ln196_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii, i2 0" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 238 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.79ns)   --->   "%empty_403 = sub i4 %p_shl1, i4 %select_ln196_1_cast" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 239 'sub' 'empty_403' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i2 %ii" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 240 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_3)   --->   "%select_ln196_2 = select i1 %icmp_ln1981334, i4 %empty, i4 %empty_407" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 241 'select' 'select_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%xor_ln196_1 = xor i1 %icmp_ln1981334, i1 1" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 242 'xor' 'xor_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%and_ln196_2 = and i1 %zext_ln2001329, i1 %xor_ln196_1" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 243 'and' 'and_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_5)   --->   "%select_ln196_3 = select i1 %icmp_ln1981334, i5 %add_ln196_cast1335, i5 %zext_ln2021331" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 244 'select' 'select_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln198_2)   --->   "%or_ln196 = or i1 %icmp_ln1981334, i1 %icmp_ln2021332" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 245 'or' 'or_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.28ns)   --->   "%and_ln196_1 = and i1 %icmp_ln2001333, i1 %xor_ln196" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 246 'and' 'and_ln196_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.54ns)   --->   "%add_ln198 = add i2 %select_ln196, i2 1" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 247 'add' 'add_ln198' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_6)   --->   "%xor_ln198 = xor i1 %indvars_iv21321, i1 1" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 248 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln198_6)   --->   "%or_ln198 = or i1 %icmp_ln1981334, i1 %xor_ln198" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 249 'or' 'or_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.28ns)   --->   "%or_ln198_1 = or i1 %and_ln196_1, i1 %icmp_ln1981334" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 250 'or' 'or_ln198_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.41ns)   --->   "%select_ln198 = select i1 %or_ln198_1, i5 0, i5 %zext_ln200_11330" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 251 'select' 'select_ln198' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln200)   --->   "%select_ln198_1 = select i1 %or_ln198_1, i5 0, i5 %j1325" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 252 'select' 'select_ln198_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%add_ln198_cast = zext i2 %add_ln198" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 253 'zext' 'add_ln198_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.79ns)   --->   "%empty_404 = add i4 %empty_403, i4 %add_ln198_cast" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 254 'add' 'empty_404' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.17ns)   --->   "%jj = select i1 %and_ln196_1, i2 %add_ln198, i2 %select_ln196" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 255 'select' 'jj' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln198_3 = select i1 %and_ln196_1, i4 %empty_404, i4 %select_ln196_2" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 256 'select' 'select_ln198_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%select_ln198_3_cast = zext i4 %select_ln198_3" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 257 'zext' 'select_ln198_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%weight_buffer_0_0_addr = getelementptr i16 %weight_buffer_0_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 258 'getelementptr' 'weight_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (0.67ns)   --->   "%weight_buffer_0_0_load = load i4 %weight_buffer_0_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 259 'load' 'weight_buffer_0_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%weight_buffer_0_1_addr = getelementptr i16 %weight_buffer_0_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 260 'getelementptr' 'weight_buffer_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [2/2] (0.67ns)   --->   "%weight_buffer_0_1_load = load i4 %weight_buffer_0_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 261 'load' 'weight_buffer_0_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%weight_buffer_0_2_addr = getelementptr i16 %weight_buffer_0_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 262 'getelementptr' 'weight_buffer_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [2/2] (0.67ns)   --->   "%weight_buffer_0_2_load = load i4 %weight_buffer_0_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 263 'load' 'weight_buffer_0_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%weight_buffer_0_3_addr = getelementptr i16 %weight_buffer_0_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 264 'getelementptr' 'weight_buffer_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [2/2] (0.67ns)   --->   "%weight_buffer_0_3_load = load i4 %weight_buffer_0_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 265 'load' 'weight_buffer_0_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%weight_buffer_1_0_addr = getelementptr i16 %weight_buffer_1_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 266 'getelementptr' 'weight_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [2/2] (0.67ns)   --->   "%weight_buffer_1_0_load = load i4 %weight_buffer_1_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 267 'load' 'weight_buffer_1_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%weight_buffer_1_1_addr = getelementptr i16 %weight_buffer_1_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 268 'getelementptr' 'weight_buffer_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [2/2] (0.67ns)   --->   "%weight_buffer_1_1_load = load i4 %weight_buffer_1_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 269 'load' 'weight_buffer_1_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%weight_buffer_1_2_addr = getelementptr i16 %weight_buffer_1_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 270 'getelementptr' 'weight_buffer_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [2/2] (0.67ns)   --->   "%weight_buffer_1_2_load = load i4 %weight_buffer_1_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 271 'load' 'weight_buffer_1_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%weight_buffer_1_3_addr = getelementptr i16 %weight_buffer_1_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 272 'getelementptr' 'weight_buffer_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [2/2] (0.67ns)   --->   "%weight_buffer_1_3_load = load i4 %weight_buffer_1_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 273 'load' 'weight_buffer_1_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%weight_buffer_2_0_addr = getelementptr i16 %weight_buffer_2_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 274 'getelementptr' 'weight_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [2/2] (0.67ns)   --->   "%weight_buffer_2_0_load = load i4 %weight_buffer_2_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 275 'load' 'weight_buffer_2_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%weight_buffer_2_1_addr = getelementptr i16 %weight_buffer_2_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 276 'getelementptr' 'weight_buffer_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [2/2] (0.67ns)   --->   "%weight_buffer_2_1_load = load i4 %weight_buffer_2_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 277 'load' 'weight_buffer_2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%weight_buffer_2_2_addr = getelementptr i16 %weight_buffer_2_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 278 'getelementptr' 'weight_buffer_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [2/2] (0.67ns)   --->   "%weight_buffer_2_2_load = load i4 %weight_buffer_2_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 279 'load' 'weight_buffer_2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%weight_buffer_2_3_addr = getelementptr i16 %weight_buffer_2_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 280 'getelementptr' 'weight_buffer_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [2/2] (0.67ns)   --->   "%weight_buffer_2_3_load = load i4 %weight_buffer_2_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 281 'load' 'weight_buffer_2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%weight_buffer_3_0_addr = getelementptr i16 %weight_buffer_3_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 282 'getelementptr' 'weight_buffer_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [2/2] (0.67ns)   --->   "%weight_buffer_3_0_load = load i4 %weight_buffer_3_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 283 'load' 'weight_buffer_3_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%weight_buffer_3_1_addr = getelementptr i16 %weight_buffer_3_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 284 'getelementptr' 'weight_buffer_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [2/2] (0.67ns)   --->   "%weight_buffer_3_1_load = load i4 %weight_buffer_3_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 285 'load' 'weight_buffer_3_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%weight_buffer_3_2_addr = getelementptr i16 %weight_buffer_3_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 286 'getelementptr' 'weight_buffer_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [2/2] (0.67ns)   --->   "%weight_buffer_3_2_load = load i4 %weight_buffer_3_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 287 'load' 'weight_buffer_3_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%weight_buffer_3_3_addr = getelementptr i16 %weight_buffer_3_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 288 'getelementptr' 'weight_buffer_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [2/2] (0.67ns)   --->   "%weight_buffer_3_3_load = load i4 %weight_buffer_3_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 289 'load' 'weight_buffer_3_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%weight_buffer_4_0_addr = getelementptr i16 %weight_buffer_4_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 290 'getelementptr' 'weight_buffer_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (0.67ns)   --->   "%weight_buffer_4_0_load = load i4 %weight_buffer_4_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 291 'load' 'weight_buffer_4_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%weight_buffer_4_1_addr = getelementptr i16 %weight_buffer_4_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 292 'getelementptr' 'weight_buffer_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [2/2] (0.67ns)   --->   "%weight_buffer_4_1_load = load i4 %weight_buffer_4_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 293 'load' 'weight_buffer_4_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%weight_buffer_4_2_addr = getelementptr i16 %weight_buffer_4_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 294 'getelementptr' 'weight_buffer_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [2/2] (0.67ns)   --->   "%weight_buffer_4_2_load = load i4 %weight_buffer_4_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 295 'load' 'weight_buffer_4_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%weight_buffer_4_3_addr = getelementptr i16 %weight_buffer_4_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 296 'getelementptr' 'weight_buffer_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [2/2] (0.67ns)   --->   "%weight_buffer_4_3_load = load i4 %weight_buffer_4_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 297 'load' 'weight_buffer_4_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%weight_buffer_5_0_addr = getelementptr i16 %weight_buffer_5_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 298 'getelementptr' 'weight_buffer_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [2/2] (0.67ns)   --->   "%weight_buffer_5_0_load = load i4 %weight_buffer_5_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 299 'load' 'weight_buffer_5_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%weight_buffer_5_1_addr = getelementptr i16 %weight_buffer_5_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 300 'getelementptr' 'weight_buffer_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [2/2] (0.67ns)   --->   "%weight_buffer_5_1_load = load i4 %weight_buffer_5_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 301 'load' 'weight_buffer_5_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%weight_buffer_5_2_addr = getelementptr i16 %weight_buffer_5_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 302 'getelementptr' 'weight_buffer_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [2/2] (0.67ns)   --->   "%weight_buffer_5_2_load = load i4 %weight_buffer_5_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 303 'load' 'weight_buffer_5_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%weight_buffer_5_3_addr = getelementptr i16 %weight_buffer_5_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 304 'getelementptr' 'weight_buffer_5_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [2/2] (0.67ns)   --->   "%weight_buffer_5_3_load = load i4 %weight_buffer_5_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 305 'load' 'weight_buffer_5_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%weight_buffer_6_0_addr = getelementptr i16 %weight_buffer_6_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 306 'getelementptr' 'weight_buffer_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [2/2] (0.67ns)   --->   "%weight_buffer_6_0_load = load i4 %weight_buffer_6_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 307 'load' 'weight_buffer_6_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%weight_buffer_6_1_addr = getelementptr i16 %weight_buffer_6_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 308 'getelementptr' 'weight_buffer_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [2/2] (0.67ns)   --->   "%weight_buffer_6_1_load = load i4 %weight_buffer_6_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 309 'load' 'weight_buffer_6_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%weight_buffer_6_2_addr = getelementptr i16 %weight_buffer_6_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 310 'getelementptr' 'weight_buffer_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [2/2] (0.67ns)   --->   "%weight_buffer_6_2_load = load i4 %weight_buffer_6_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 311 'load' 'weight_buffer_6_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%weight_buffer_6_3_addr = getelementptr i16 %weight_buffer_6_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 312 'getelementptr' 'weight_buffer_6_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [2/2] (0.67ns)   --->   "%weight_buffer_6_3_load = load i4 %weight_buffer_6_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 313 'load' 'weight_buffer_6_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%weight_buffer_7_0_addr = getelementptr i16 %weight_buffer_7_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 314 'getelementptr' 'weight_buffer_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (0.67ns)   --->   "%weight_buffer_7_0_load = load i4 %weight_buffer_7_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 315 'load' 'weight_buffer_7_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%weight_buffer_7_1_addr = getelementptr i16 %weight_buffer_7_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 316 'getelementptr' 'weight_buffer_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [2/2] (0.67ns)   --->   "%weight_buffer_7_1_load = load i4 %weight_buffer_7_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 317 'load' 'weight_buffer_7_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%weight_buffer_7_2_addr = getelementptr i16 %weight_buffer_7_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 318 'getelementptr' 'weight_buffer_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [2/2] (0.67ns)   --->   "%weight_buffer_7_2_load = load i4 %weight_buffer_7_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 319 'load' 'weight_buffer_7_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%weight_buffer_7_3_addr = getelementptr i16 %weight_buffer_7_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 320 'getelementptr' 'weight_buffer_7_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [2/2] (0.67ns)   --->   "%weight_buffer_7_3_load = load i4 %weight_buffer_7_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 321 'load' 'weight_buffer_7_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%weight_buffer_8_0_addr = getelementptr i16 %weight_buffer_8_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 322 'getelementptr' 'weight_buffer_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [2/2] (0.67ns)   --->   "%weight_buffer_8_0_load = load i4 %weight_buffer_8_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 323 'load' 'weight_buffer_8_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%weight_buffer_8_1_addr = getelementptr i16 %weight_buffer_8_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 324 'getelementptr' 'weight_buffer_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [2/2] (0.67ns)   --->   "%weight_buffer_8_1_load = load i4 %weight_buffer_8_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 325 'load' 'weight_buffer_8_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%weight_buffer_8_2_addr = getelementptr i16 %weight_buffer_8_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 326 'getelementptr' 'weight_buffer_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [2/2] (0.67ns)   --->   "%weight_buffer_8_2_load = load i4 %weight_buffer_8_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 327 'load' 'weight_buffer_8_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%weight_buffer_8_3_addr = getelementptr i16 %weight_buffer_8_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 328 'getelementptr' 'weight_buffer_8_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [2/2] (0.67ns)   --->   "%weight_buffer_8_3_load = load i4 %weight_buffer_8_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 329 'load' 'weight_buffer_8_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%weight_buffer_9_0_addr = getelementptr i16 %weight_buffer_9_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 330 'getelementptr' 'weight_buffer_9_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [2/2] (0.67ns)   --->   "%weight_buffer_9_0_load = load i4 %weight_buffer_9_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 331 'load' 'weight_buffer_9_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%weight_buffer_9_1_addr = getelementptr i16 %weight_buffer_9_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 332 'getelementptr' 'weight_buffer_9_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [2/2] (0.67ns)   --->   "%weight_buffer_9_1_load = load i4 %weight_buffer_9_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 333 'load' 'weight_buffer_9_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%weight_buffer_9_2_addr = getelementptr i16 %weight_buffer_9_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 334 'getelementptr' 'weight_buffer_9_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [2/2] (0.67ns)   --->   "%weight_buffer_9_2_load = load i4 %weight_buffer_9_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 335 'load' 'weight_buffer_9_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%weight_buffer_9_3_addr = getelementptr i16 %weight_buffer_9_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 336 'getelementptr' 'weight_buffer_9_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [2/2] (0.67ns)   --->   "%weight_buffer_9_3_load = load i4 %weight_buffer_9_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 337 'load' 'weight_buffer_9_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%weight_buffer_10_0_addr = getelementptr i16 %weight_buffer_10_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 338 'getelementptr' 'weight_buffer_10_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [2/2] (0.67ns)   --->   "%weight_buffer_10_0_load = load i4 %weight_buffer_10_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 339 'load' 'weight_buffer_10_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%weight_buffer_10_1_addr = getelementptr i16 %weight_buffer_10_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 340 'getelementptr' 'weight_buffer_10_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [2/2] (0.67ns)   --->   "%weight_buffer_10_1_load = load i4 %weight_buffer_10_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 341 'load' 'weight_buffer_10_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%weight_buffer_10_2_addr = getelementptr i16 %weight_buffer_10_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 342 'getelementptr' 'weight_buffer_10_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [2/2] (0.67ns)   --->   "%weight_buffer_10_2_load = load i4 %weight_buffer_10_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 343 'load' 'weight_buffer_10_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%weight_buffer_10_3_addr = getelementptr i16 %weight_buffer_10_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 344 'getelementptr' 'weight_buffer_10_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [2/2] (0.67ns)   --->   "%weight_buffer_10_3_load = load i4 %weight_buffer_10_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 345 'load' 'weight_buffer_10_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%weight_buffer_11_0_addr = getelementptr i16 %weight_buffer_11_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 346 'getelementptr' 'weight_buffer_11_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [2/2] (0.67ns)   --->   "%weight_buffer_11_0_load = load i4 %weight_buffer_11_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 347 'load' 'weight_buffer_11_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%weight_buffer_11_1_addr = getelementptr i16 %weight_buffer_11_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 348 'getelementptr' 'weight_buffer_11_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [2/2] (0.67ns)   --->   "%weight_buffer_11_1_load = load i4 %weight_buffer_11_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 349 'load' 'weight_buffer_11_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%weight_buffer_11_2_addr = getelementptr i16 %weight_buffer_11_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 350 'getelementptr' 'weight_buffer_11_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [2/2] (0.67ns)   --->   "%weight_buffer_11_2_load = load i4 %weight_buffer_11_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 351 'load' 'weight_buffer_11_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%weight_buffer_11_3_addr = getelementptr i16 %weight_buffer_11_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 352 'getelementptr' 'weight_buffer_11_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [2/2] (0.67ns)   --->   "%weight_buffer_11_3_load = load i4 %weight_buffer_11_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 353 'load' 'weight_buffer_11_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%weight_buffer_12_0_addr = getelementptr i16 %weight_buffer_12_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 354 'getelementptr' 'weight_buffer_12_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [2/2] (0.67ns)   --->   "%weight_buffer_12_0_load = load i4 %weight_buffer_12_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 355 'load' 'weight_buffer_12_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%weight_buffer_12_1_addr = getelementptr i16 %weight_buffer_12_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 356 'getelementptr' 'weight_buffer_12_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [2/2] (0.67ns)   --->   "%weight_buffer_12_1_load = load i4 %weight_buffer_12_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 357 'load' 'weight_buffer_12_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%weight_buffer_12_2_addr = getelementptr i16 %weight_buffer_12_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 358 'getelementptr' 'weight_buffer_12_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [2/2] (0.67ns)   --->   "%weight_buffer_12_2_load = load i4 %weight_buffer_12_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 359 'load' 'weight_buffer_12_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%weight_buffer_12_3_addr = getelementptr i16 %weight_buffer_12_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 360 'getelementptr' 'weight_buffer_12_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [2/2] (0.67ns)   --->   "%weight_buffer_12_3_load = load i4 %weight_buffer_12_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 361 'load' 'weight_buffer_12_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%weight_buffer_13_0_addr = getelementptr i16 %weight_buffer_13_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 362 'getelementptr' 'weight_buffer_13_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [2/2] (0.67ns)   --->   "%weight_buffer_13_0_load = load i4 %weight_buffer_13_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 363 'load' 'weight_buffer_13_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%weight_buffer_13_1_addr = getelementptr i16 %weight_buffer_13_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 364 'getelementptr' 'weight_buffer_13_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [2/2] (0.67ns)   --->   "%weight_buffer_13_1_load = load i4 %weight_buffer_13_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 365 'load' 'weight_buffer_13_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%weight_buffer_13_2_addr = getelementptr i16 %weight_buffer_13_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 366 'getelementptr' 'weight_buffer_13_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [2/2] (0.67ns)   --->   "%weight_buffer_13_2_load = load i4 %weight_buffer_13_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 367 'load' 'weight_buffer_13_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%weight_buffer_13_3_addr = getelementptr i16 %weight_buffer_13_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 368 'getelementptr' 'weight_buffer_13_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [2/2] (0.67ns)   --->   "%weight_buffer_13_3_load = load i4 %weight_buffer_13_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 369 'load' 'weight_buffer_13_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%weight_buffer_14_0_addr = getelementptr i16 %weight_buffer_14_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 370 'getelementptr' 'weight_buffer_14_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [2/2] (0.67ns)   --->   "%weight_buffer_14_0_load = load i4 %weight_buffer_14_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 371 'load' 'weight_buffer_14_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%weight_buffer_14_1_addr = getelementptr i16 %weight_buffer_14_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 372 'getelementptr' 'weight_buffer_14_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [2/2] (0.67ns)   --->   "%weight_buffer_14_1_load = load i4 %weight_buffer_14_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 373 'load' 'weight_buffer_14_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%weight_buffer_14_2_addr = getelementptr i16 %weight_buffer_14_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 374 'getelementptr' 'weight_buffer_14_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [2/2] (0.67ns)   --->   "%weight_buffer_14_2_load = load i4 %weight_buffer_14_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 375 'load' 'weight_buffer_14_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%weight_buffer_14_3_addr = getelementptr i16 %weight_buffer_14_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 376 'getelementptr' 'weight_buffer_14_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [2/2] (0.67ns)   --->   "%weight_buffer_14_3_load = load i4 %weight_buffer_14_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 377 'load' 'weight_buffer_14_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%weight_buffer_15_0_addr = getelementptr i16 %weight_buffer_15_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 378 'getelementptr' 'weight_buffer_15_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [2/2] (0.67ns)   --->   "%weight_buffer_15_0_load = load i4 %weight_buffer_15_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 379 'load' 'weight_buffer_15_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%weight_buffer_15_1_addr = getelementptr i16 %weight_buffer_15_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 380 'getelementptr' 'weight_buffer_15_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [2/2] (0.67ns)   --->   "%weight_buffer_15_1_load = load i4 %weight_buffer_15_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 381 'load' 'weight_buffer_15_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%weight_buffer_15_2_addr = getelementptr i16 %weight_buffer_15_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 382 'getelementptr' 'weight_buffer_15_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [2/2] (0.67ns)   --->   "%weight_buffer_15_2_load = load i4 %weight_buffer_15_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 383 'load' 'weight_buffer_15_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%weight_buffer_15_3_addr = getelementptr i16 %weight_buffer_15_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 384 'getelementptr' 'weight_buffer_15_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [2/2] (0.67ns)   --->   "%weight_buffer_15_3_load = load i4 %weight_buffer_15_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 385 'load' 'weight_buffer_15_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%weight_buffer_16_0_addr = getelementptr i16 %weight_buffer_16_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 386 'getelementptr' 'weight_buffer_16_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [2/2] (0.67ns)   --->   "%weight_buffer_16_0_load = load i4 %weight_buffer_16_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 387 'load' 'weight_buffer_16_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%weight_buffer_16_1_addr = getelementptr i16 %weight_buffer_16_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 388 'getelementptr' 'weight_buffer_16_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [2/2] (0.67ns)   --->   "%weight_buffer_16_1_load = load i4 %weight_buffer_16_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 389 'load' 'weight_buffer_16_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%weight_buffer_16_2_addr = getelementptr i16 %weight_buffer_16_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 390 'getelementptr' 'weight_buffer_16_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [2/2] (0.67ns)   --->   "%weight_buffer_16_2_load = load i4 %weight_buffer_16_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 391 'load' 'weight_buffer_16_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%weight_buffer_16_3_addr = getelementptr i16 %weight_buffer_16_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 392 'getelementptr' 'weight_buffer_16_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [2/2] (0.67ns)   --->   "%weight_buffer_16_3_load = load i4 %weight_buffer_16_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 393 'load' 'weight_buffer_16_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%weight_buffer_17_0_addr = getelementptr i16 %weight_buffer_17_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 394 'getelementptr' 'weight_buffer_17_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [2/2] (0.67ns)   --->   "%weight_buffer_17_0_load = load i4 %weight_buffer_17_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 395 'load' 'weight_buffer_17_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%weight_buffer_17_1_addr = getelementptr i16 %weight_buffer_17_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 396 'getelementptr' 'weight_buffer_17_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [2/2] (0.67ns)   --->   "%weight_buffer_17_1_load = load i4 %weight_buffer_17_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 397 'load' 'weight_buffer_17_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%weight_buffer_17_2_addr = getelementptr i16 %weight_buffer_17_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 398 'getelementptr' 'weight_buffer_17_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [2/2] (0.67ns)   --->   "%weight_buffer_17_2_load = load i4 %weight_buffer_17_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 399 'load' 'weight_buffer_17_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%weight_buffer_17_3_addr = getelementptr i16 %weight_buffer_17_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 400 'getelementptr' 'weight_buffer_17_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [2/2] (0.67ns)   --->   "%weight_buffer_17_3_load = load i4 %weight_buffer_17_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 401 'load' 'weight_buffer_17_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%weight_buffer_18_0_addr = getelementptr i16 %weight_buffer_18_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 402 'getelementptr' 'weight_buffer_18_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [2/2] (0.67ns)   --->   "%weight_buffer_18_0_load = load i4 %weight_buffer_18_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 403 'load' 'weight_buffer_18_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%weight_buffer_18_1_addr = getelementptr i16 %weight_buffer_18_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 404 'getelementptr' 'weight_buffer_18_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [2/2] (0.67ns)   --->   "%weight_buffer_18_1_load = load i4 %weight_buffer_18_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 405 'load' 'weight_buffer_18_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%weight_buffer_18_2_addr = getelementptr i16 %weight_buffer_18_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 406 'getelementptr' 'weight_buffer_18_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [2/2] (0.67ns)   --->   "%weight_buffer_18_2_load = load i4 %weight_buffer_18_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 407 'load' 'weight_buffer_18_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%weight_buffer_18_3_addr = getelementptr i16 %weight_buffer_18_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 408 'getelementptr' 'weight_buffer_18_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [2/2] (0.67ns)   --->   "%weight_buffer_18_3_load = load i4 %weight_buffer_18_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 409 'load' 'weight_buffer_18_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%weight_buffer_19_0_addr = getelementptr i16 %weight_buffer_19_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 410 'getelementptr' 'weight_buffer_19_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [2/2] (0.67ns)   --->   "%weight_buffer_19_0_load = load i4 %weight_buffer_19_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 411 'load' 'weight_buffer_19_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%weight_buffer_19_1_addr = getelementptr i16 %weight_buffer_19_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 412 'getelementptr' 'weight_buffer_19_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [2/2] (0.67ns)   --->   "%weight_buffer_19_1_load = load i4 %weight_buffer_19_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 413 'load' 'weight_buffer_19_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%weight_buffer_19_2_addr = getelementptr i16 %weight_buffer_19_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 414 'getelementptr' 'weight_buffer_19_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [2/2] (0.67ns)   --->   "%weight_buffer_19_2_load = load i4 %weight_buffer_19_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 415 'load' 'weight_buffer_19_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%weight_buffer_19_3_addr = getelementptr i16 %weight_buffer_19_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 416 'getelementptr' 'weight_buffer_19_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [2/2] (0.67ns)   --->   "%weight_buffer_19_3_load = load i4 %weight_buffer_19_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 417 'load' 'weight_buffer_19_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%weight_buffer_20_0_addr = getelementptr i16 %weight_buffer_20_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 418 'getelementptr' 'weight_buffer_20_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [2/2] (0.67ns)   --->   "%weight_buffer_20_0_load = load i4 %weight_buffer_20_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 419 'load' 'weight_buffer_20_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%weight_buffer_20_1_addr = getelementptr i16 %weight_buffer_20_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 420 'getelementptr' 'weight_buffer_20_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [2/2] (0.67ns)   --->   "%weight_buffer_20_1_load = load i4 %weight_buffer_20_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 421 'load' 'weight_buffer_20_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%weight_buffer_20_2_addr = getelementptr i16 %weight_buffer_20_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 422 'getelementptr' 'weight_buffer_20_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [2/2] (0.67ns)   --->   "%weight_buffer_20_2_load = load i4 %weight_buffer_20_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 423 'load' 'weight_buffer_20_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%weight_buffer_20_3_addr = getelementptr i16 %weight_buffer_20_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 424 'getelementptr' 'weight_buffer_20_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [2/2] (0.67ns)   --->   "%weight_buffer_20_3_load = load i4 %weight_buffer_20_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 425 'load' 'weight_buffer_20_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%weight_buffer_21_0_addr = getelementptr i16 %weight_buffer_21_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 426 'getelementptr' 'weight_buffer_21_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [2/2] (0.67ns)   --->   "%weight_buffer_21_0_load = load i4 %weight_buffer_21_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 427 'load' 'weight_buffer_21_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%weight_buffer_21_1_addr = getelementptr i16 %weight_buffer_21_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 428 'getelementptr' 'weight_buffer_21_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [2/2] (0.67ns)   --->   "%weight_buffer_21_1_load = load i4 %weight_buffer_21_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 429 'load' 'weight_buffer_21_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%weight_buffer_21_2_addr = getelementptr i16 %weight_buffer_21_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 430 'getelementptr' 'weight_buffer_21_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [2/2] (0.67ns)   --->   "%weight_buffer_21_2_load = load i4 %weight_buffer_21_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 431 'load' 'weight_buffer_21_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%weight_buffer_21_3_addr = getelementptr i16 %weight_buffer_21_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 432 'getelementptr' 'weight_buffer_21_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [2/2] (0.67ns)   --->   "%weight_buffer_21_3_load = load i4 %weight_buffer_21_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 433 'load' 'weight_buffer_21_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%weight_buffer_22_0_addr = getelementptr i16 %weight_buffer_22_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 434 'getelementptr' 'weight_buffer_22_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [2/2] (0.67ns)   --->   "%weight_buffer_22_0_load = load i4 %weight_buffer_22_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 435 'load' 'weight_buffer_22_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%weight_buffer_22_1_addr = getelementptr i16 %weight_buffer_22_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 436 'getelementptr' 'weight_buffer_22_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [2/2] (0.67ns)   --->   "%weight_buffer_22_1_load = load i4 %weight_buffer_22_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 437 'load' 'weight_buffer_22_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%weight_buffer_22_2_addr = getelementptr i16 %weight_buffer_22_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 438 'getelementptr' 'weight_buffer_22_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [2/2] (0.67ns)   --->   "%weight_buffer_22_2_load = load i4 %weight_buffer_22_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 439 'load' 'weight_buffer_22_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%weight_buffer_22_3_addr = getelementptr i16 %weight_buffer_22_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 440 'getelementptr' 'weight_buffer_22_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [2/2] (0.67ns)   --->   "%weight_buffer_22_3_load = load i4 %weight_buffer_22_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 441 'load' 'weight_buffer_22_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%weight_buffer_23_0_addr = getelementptr i16 %weight_buffer_23_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 442 'getelementptr' 'weight_buffer_23_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [2/2] (0.67ns)   --->   "%weight_buffer_23_0_load = load i4 %weight_buffer_23_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 443 'load' 'weight_buffer_23_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%weight_buffer_23_1_addr = getelementptr i16 %weight_buffer_23_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 444 'getelementptr' 'weight_buffer_23_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [2/2] (0.67ns)   --->   "%weight_buffer_23_1_load = load i4 %weight_buffer_23_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 445 'load' 'weight_buffer_23_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%weight_buffer_23_2_addr = getelementptr i16 %weight_buffer_23_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 446 'getelementptr' 'weight_buffer_23_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [2/2] (0.67ns)   --->   "%weight_buffer_23_2_load = load i4 %weight_buffer_23_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 447 'load' 'weight_buffer_23_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%weight_buffer_23_3_addr = getelementptr i16 %weight_buffer_23_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 448 'getelementptr' 'weight_buffer_23_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [2/2] (0.67ns)   --->   "%weight_buffer_23_3_load = load i4 %weight_buffer_23_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 449 'load' 'weight_buffer_23_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%weight_buffer_24_0_addr = getelementptr i16 %weight_buffer_24_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 450 'getelementptr' 'weight_buffer_24_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [2/2] (0.67ns)   --->   "%weight_buffer_24_0_load = load i4 %weight_buffer_24_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 451 'load' 'weight_buffer_24_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%weight_buffer_24_1_addr = getelementptr i16 %weight_buffer_24_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 452 'getelementptr' 'weight_buffer_24_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [2/2] (0.67ns)   --->   "%weight_buffer_24_1_load = load i4 %weight_buffer_24_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 453 'load' 'weight_buffer_24_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%weight_buffer_24_2_addr = getelementptr i16 %weight_buffer_24_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 454 'getelementptr' 'weight_buffer_24_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [2/2] (0.67ns)   --->   "%weight_buffer_24_2_load = load i4 %weight_buffer_24_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 455 'load' 'weight_buffer_24_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%weight_buffer_24_3_addr = getelementptr i16 %weight_buffer_24_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 456 'getelementptr' 'weight_buffer_24_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [2/2] (0.67ns)   --->   "%weight_buffer_24_3_load = load i4 %weight_buffer_24_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 457 'load' 'weight_buffer_24_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%weight_buffer_25_0_addr = getelementptr i16 %weight_buffer_25_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 458 'getelementptr' 'weight_buffer_25_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [2/2] (0.67ns)   --->   "%weight_buffer_25_0_load = load i4 %weight_buffer_25_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 459 'load' 'weight_buffer_25_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%weight_buffer_25_1_addr = getelementptr i16 %weight_buffer_25_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 460 'getelementptr' 'weight_buffer_25_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [2/2] (0.67ns)   --->   "%weight_buffer_25_1_load = load i4 %weight_buffer_25_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 461 'load' 'weight_buffer_25_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%weight_buffer_25_2_addr = getelementptr i16 %weight_buffer_25_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 462 'getelementptr' 'weight_buffer_25_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [2/2] (0.67ns)   --->   "%weight_buffer_25_2_load = load i4 %weight_buffer_25_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 463 'load' 'weight_buffer_25_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%weight_buffer_25_3_addr = getelementptr i16 %weight_buffer_25_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 464 'getelementptr' 'weight_buffer_25_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [2/2] (0.67ns)   --->   "%weight_buffer_25_3_load = load i4 %weight_buffer_25_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 465 'load' 'weight_buffer_25_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%weight_buffer_26_0_addr = getelementptr i16 %weight_buffer_26_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 466 'getelementptr' 'weight_buffer_26_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [2/2] (0.67ns)   --->   "%weight_buffer_26_0_load = load i4 %weight_buffer_26_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 467 'load' 'weight_buffer_26_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%weight_buffer_26_1_addr = getelementptr i16 %weight_buffer_26_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 468 'getelementptr' 'weight_buffer_26_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [2/2] (0.67ns)   --->   "%weight_buffer_26_1_load = load i4 %weight_buffer_26_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 469 'load' 'weight_buffer_26_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%weight_buffer_26_2_addr = getelementptr i16 %weight_buffer_26_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 470 'getelementptr' 'weight_buffer_26_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [2/2] (0.67ns)   --->   "%weight_buffer_26_2_load = load i4 %weight_buffer_26_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 471 'load' 'weight_buffer_26_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%weight_buffer_26_3_addr = getelementptr i16 %weight_buffer_26_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 472 'getelementptr' 'weight_buffer_26_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [2/2] (0.67ns)   --->   "%weight_buffer_26_3_load = load i4 %weight_buffer_26_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 473 'load' 'weight_buffer_26_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%weight_buffer_27_0_addr = getelementptr i16 %weight_buffer_27_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 474 'getelementptr' 'weight_buffer_27_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [2/2] (0.67ns)   --->   "%weight_buffer_27_0_load = load i4 %weight_buffer_27_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 475 'load' 'weight_buffer_27_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%weight_buffer_27_1_addr = getelementptr i16 %weight_buffer_27_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 476 'getelementptr' 'weight_buffer_27_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [2/2] (0.67ns)   --->   "%weight_buffer_27_1_load = load i4 %weight_buffer_27_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 477 'load' 'weight_buffer_27_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%weight_buffer_27_2_addr = getelementptr i16 %weight_buffer_27_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 478 'getelementptr' 'weight_buffer_27_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [2/2] (0.67ns)   --->   "%weight_buffer_27_2_load = load i4 %weight_buffer_27_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 479 'load' 'weight_buffer_27_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%weight_buffer_27_3_addr = getelementptr i16 %weight_buffer_27_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 480 'getelementptr' 'weight_buffer_27_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [2/2] (0.67ns)   --->   "%weight_buffer_27_3_load = load i4 %weight_buffer_27_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 481 'load' 'weight_buffer_27_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%weight_buffer_28_0_addr = getelementptr i16 %weight_buffer_28_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 482 'getelementptr' 'weight_buffer_28_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [2/2] (0.67ns)   --->   "%weight_buffer_28_0_load = load i4 %weight_buffer_28_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 483 'load' 'weight_buffer_28_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%weight_buffer_28_1_addr = getelementptr i16 %weight_buffer_28_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 484 'getelementptr' 'weight_buffer_28_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [2/2] (0.67ns)   --->   "%weight_buffer_28_1_load = load i4 %weight_buffer_28_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 485 'load' 'weight_buffer_28_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%weight_buffer_28_2_addr = getelementptr i16 %weight_buffer_28_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 486 'getelementptr' 'weight_buffer_28_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [2/2] (0.67ns)   --->   "%weight_buffer_28_2_load = load i4 %weight_buffer_28_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 487 'load' 'weight_buffer_28_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%weight_buffer_28_3_addr = getelementptr i16 %weight_buffer_28_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 488 'getelementptr' 'weight_buffer_28_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [2/2] (0.67ns)   --->   "%weight_buffer_28_3_load = load i4 %weight_buffer_28_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 489 'load' 'weight_buffer_28_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%weight_buffer_29_0_addr = getelementptr i16 %weight_buffer_29_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 490 'getelementptr' 'weight_buffer_29_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [2/2] (0.67ns)   --->   "%weight_buffer_29_0_load = load i4 %weight_buffer_29_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 491 'load' 'weight_buffer_29_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%weight_buffer_29_1_addr = getelementptr i16 %weight_buffer_29_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 492 'getelementptr' 'weight_buffer_29_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [2/2] (0.67ns)   --->   "%weight_buffer_29_1_load = load i4 %weight_buffer_29_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 493 'load' 'weight_buffer_29_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%weight_buffer_29_2_addr = getelementptr i16 %weight_buffer_29_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 494 'getelementptr' 'weight_buffer_29_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [2/2] (0.67ns)   --->   "%weight_buffer_29_2_load = load i4 %weight_buffer_29_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 495 'load' 'weight_buffer_29_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%weight_buffer_29_3_addr = getelementptr i16 %weight_buffer_29_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 496 'getelementptr' 'weight_buffer_29_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [2/2] (0.67ns)   --->   "%weight_buffer_29_3_load = load i4 %weight_buffer_29_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 497 'load' 'weight_buffer_29_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%weight_buffer_30_0_addr = getelementptr i16 %weight_buffer_30_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 498 'getelementptr' 'weight_buffer_30_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [2/2] (0.67ns)   --->   "%weight_buffer_30_0_load = load i4 %weight_buffer_30_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 499 'load' 'weight_buffer_30_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%weight_buffer_30_1_addr = getelementptr i16 %weight_buffer_30_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 500 'getelementptr' 'weight_buffer_30_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [2/2] (0.67ns)   --->   "%weight_buffer_30_1_load = load i4 %weight_buffer_30_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 501 'load' 'weight_buffer_30_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%weight_buffer_30_2_addr = getelementptr i16 %weight_buffer_30_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 502 'getelementptr' 'weight_buffer_30_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [2/2] (0.67ns)   --->   "%weight_buffer_30_2_load = load i4 %weight_buffer_30_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 503 'load' 'weight_buffer_30_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%weight_buffer_30_3_addr = getelementptr i16 %weight_buffer_30_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 504 'getelementptr' 'weight_buffer_30_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [2/2] (0.67ns)   --->   "%weight_buffer_30_3_load = load i4 %weight_buffer_30_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 505 'load' 'weight_buffer_30_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%weight_buffer_31_0_addr = getelementptr i16 %weight_buffer_31_0, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 506 'getelementptr' 'weight_buffer_31_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [2/2] (0.67ns)   --->   "%weight_buffer_31_0_load = load i4 %weight_buffer_31_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 507 'load' 'weight_buffer_31_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%weight_buffer_31_1_addr = getelementptr i16 %weight_buffer_31_1, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 508 'getelementptr' 'weight_buffer_31_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [2/2] (0.67ns)   --->   "%weight_buffer_31_1_load = load i4 %weight_buffer_31_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 509 'load' 'weight_buffer_31_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%weight_buffer_31_2_addr = getelementptr i16 %weight_buffer_31_2, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 510 'getelementptr' 'weight_buffer_31_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [2/2] (0.67ns)   --->   "%weight_buffer_31_2_load = load i4 %weight_buffer_31_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 511 'load' 'weight_buffer_31_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%weight_buffer_31_3_addr = getelementptr i16 %weight_buffer_31_3, i64 0, i64 %select_ln198_3_cast" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 512 'getelementptr' 'weight_buffer_31_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [2/2] (0.67ns)   --->   "%weight_buffer_31_3_load = load i4 %weight_buffer_31_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 513 'load' 'weight_buffer_31_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln198, i32 1" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 514 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%select_ln198_4 = select i1 %and_ln196_1, i1 %tmp, i1 %and_ln196_2" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 515 'select' 'select_ln198_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%zext_ln198_1 = zext i1 %select_ln198_4" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 516 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln198_5 = select i1 %and_ln196_1, i5 %zext_ln196, i5 %select_ln196_3" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 517 'select' 'select_ln198_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln198_2 = or i1 %and_ln196_1, i1 %or_ln196" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 518 'or' 'or_ln198_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln198_6 = select i1 %and_ln196_1, i1 %or_ln198, i1 %and_ln196" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 519 'select' 'select_ln198_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.78ns)   --->   "%add_ln200 = add i5 %select_ln198, i5 1" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 520 'add' 'add_ln200' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln200 = select i1 %or_ln198_2, i5 %select_ln198_1, i5 0" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 521 'select' 'select_ln200' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.41ns)   --->   "%i = select i1 %or_ln198_2, i5 %select_ln198, i5 %add_ln200" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 522 'select' 'i' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.78ns)   --->   "%p_mid1 = add i5 %add_ln200, i5 %zext_ln196" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 523 'add' 'p_mid1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln200_2 = select i1 %or_ln198_2, i5 %select_ln198_5, i5 %p_mid1" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 524 'select' 'select_ln200_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln200, i32 1, i32 4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 525 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln213 = add i4 %lshr_ln, i4 %zext_ln198_1" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 526 'add' 'add_ln213' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i2 %jj" [Conv_Tile129/Conv_core.cpp:207]   --->   Operation 527 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.78ns)   --->   "%j = add i5 %select_ln200, i5 2" [Conv_Tile129/Conv_core.cpp:202]   --->   Operation 528 'add' 'j' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.77ns)   --->   "%add_ln200_1 = add i9 %indvar_flatten1323, i9 1" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 529 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.39ns)   --->   "%select_ln200_3 = select i1 %or_ln198_1, i9 1, i9 %add_ln200_1" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 530 'select' 'select_ln200_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.79ns)   --->   "%add_ln198_1 = add i11 %indvar_flatten1451320, i11 1" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 531 'add' 'add_ln198_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.38ns)   --->   "%select_ln198_7 = select i1 %icmp_ln1981334, i11 1, i11 %add_ln198_1" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 532 'select' 'select_ln198_7' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.80ns)   --->   "%add_ln196_1 = add i12 %indvar_flatten9481318, i12 1" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 533 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%select_ln198_135_cast = zext i2 %jj" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 534 'zext' 'select_ln198_135_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.79ns)   --->   "%empty_405 = add i4 %empty_403, i4 %select_ln198_135_cast" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 535 'add' 'empty_405' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_1909 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %jj, i32 1" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 536 'bitselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.78ns)   --->   "%empty_406 = add i5 %i, i5 %zext_ln196" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 537 'add' 'empty_406' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.75ns)   --->   "%icmp_ln202 = icmp_ult  i5 %j, i5 28" [Conv_Tile129/Conv_core.cpp:202]   --->   Operation 538 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.88ns)   --->   "%icmp_ln200 = icmp_eq  i9 %select_ln200_3, i9 392" [Conv_Tile129/Conv_core.cpp:200]   --->   Operation 539 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.94ns)   --->   "%icmp_ln198 = icmp_eq  i11 %select_ln198_7, i11 1176" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 540 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.97ns)   --->   "%icmp_ln196 = icmp_eq  i12 %indvar_flatten9481318, i12 3527" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 541 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %icmp_ln196, void %rewind_header, void %for.end62" [Conv_Tile129/Conv_core.cpp:196]   --->   Operation 542 'br' 'br_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln236 = br void %rewind_header" [Conv_Tile129/Conv_core.cpp:236]   --->   Operation 543 'br' 'br_ln236' <Predicate = (icmp_ln196)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.80>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln207)   --->   "%zext_ln198 = zext i2 %jj" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 544 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/2] (0.67ns)   --->   "%weight_buffer_0_0_load = load i4 %weight_buffer_0_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 545 'load' 'weight_buffer_0_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 546 [1/2] (0.67ns)   --->   "%weight_buffer_0_1_load = load i4 %weight_buffer_0_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 546 'load' 'weight_buffer_0_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 547 [1/2] (0.67ns)   --->   "%weight_buffer_0_2_load = load i4 %weight_buffer_0_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 547 'load' 'weight_buffer_0_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 548 [1/2] (0.67ns)   --->   "%weight_buffer_0_3_load = load i4 %weight_buffer_0_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 548 'load' 'weight_buffer_0_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 549 [1/2] (0.67ns)   --->   "%weight_buffer_1_0_load = load i4 %weight_buffer_1_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 549 'load' 'weight_buffer_1_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 550 [1/2] (0.67ns)   --->   "%weight_buffer_1_1_load = load i4 %weight_buffer_1_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 550 'load' 'weight_buffer_1_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 551 [1/2] (0.67ns)   --->   "%weight_buffer_1_2_load = load i4 %weight_buffer_1_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 551 'load' 'weight_buffer_1_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 552 [1/2] (0.67ns)   --->   "%weight_buffer_1_3_load = load i4 %weight_buffer_1_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 552 'load' 'weight_buffer_1_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 553 [1/2] (0.67ns)   --->   "%weight_buffer_2_0_load = load i4 %weight_buffer_2_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 553 'load' 'weight_buffer_2_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 554 [1/2] (0.67ns)   --->   "%weight_buffer_2_1_load = load i4 %weight_buffer_2_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 554 'load' 'weight_buffer_2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 555 [1/2] (0.67ns)   --->   "%weight_buffer_2_2_load = load i4 %weight_buffer_2_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 555 'load' 'weight_buffer_2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 556 [1/2] (0.67ns)   --->   "%weight_buffer_2_3_load = load i4 %weight_buffer_2_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 556 'load' 'weight_buffer_2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 557 [1/2] (0.67ns)   --->   "%weight_buffer_3_0_load = load i4 %weight_buffer_3_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 557 'load' 'weight_buffer_3_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 558 [1/2] (0.67ns)   --->   "%weight_buffer_3_1_load = load i4 %weight_buffer_3_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 558 'load' 'weight_buffer_3_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 559 [1/2] (0.67ns)   --->   "%weight_buffer_3_2_load = load i4 %weight_buffer_3_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 559 'load' 'weight_buffer_3_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 560 [1/2] (0.67ns)   --->   "%weight_buffer_3_3_load = load i4 %weight_buffer_3_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 560 'load' 'weight_buffer_3_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 561 [1/2] (0.67ns)   --->   "%weight_buffer_4_0_load = load i4 %weight_buffer_4_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 561 'load' 'weight_buffer_4_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 562 [1/2] (0.67ns)   --->   "%weight_buffer_4_1_load = load i4 %weight_buffer_4_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 562 'load' 'weight_buffer_4_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 563 [1/2] (0.67ns)   --->   "%weight_buffer_4_2_load = load i4 %weight_buffer_4_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 563 'load' 'weight_buffer_4_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 564 [1/2] (0.67ns)   --->   "%weight_buffer_4_3_load = load i4 %weight_buffer_4_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 564 'load' 'weight_buffer_4_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 565 [1/2] (0.67ns)   --->   "%weight_buffer_5_0_load = load i4 %weight_buffer_5_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 565 'load' 'weight_buffer_5_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 566 [1/2] (0.67ns)   --->   "%weight_buffer_5_1_load = load i4 %weight_buffer_5_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 566 'load' 'weight_buffer_5_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 567 [1/2] (0.67ns)   --->   "%weight_buffer_5_2_load = load i4 %weight_buffer_5_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 567 'load' 'weight_buffer_5_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 568 [1/2] (0.67ns)   --->   "%weight_buffer_5_3_load = load i4 %weight_buffer_5_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 568 'load' 'weight_buffer_5_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 569 [1/2] (0.67ns)   --->   "%weight_buffer_6_0_load = load i4 %weight_buffer_6_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 569 'load' 'weight_buffer_6_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 570 [1/2] (0.67ns)   --->   "%weight_buffer_6_1_load = load i4 %weight_buffer_6_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 570 'load' 'weight_buffer_6_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 571 [1/2] (0.67ns)   --->   "%weight_buffer_6_2_load = load i4 %weight_buffer_6_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 571 'load' 'weight_buffer_6_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 572 [1/2] (0.67ns)   --->   "%weight_buffer_6_3_load = load i4 %weight_buffer_6_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 572 'load' 'weight_buffer_6_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 573 [1/2] (0.67ns)   --->   "%weight_buffer_7_0_load = load i4 %weight_buffer_7_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 573 'load' 'weight_buffer_7_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 574 [1/2] (0.67ns)   --->   "%weight_buffer_7_1_load = load i4 %weight_buffer_7_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 574 'load' 'weight_buffer_7_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 575 [1/2] (0.67ns)   --->   "%weight_buffer_7_2_load = load i4 %weight_buffer_7_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 575 'load' 'weight_buffer_7_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 576 [1/2] (0.67ns)   --->   "%weight_buffer_7_3_load = load i4 %weight_buffer_7_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 576 'load' 'weight_buffer_7_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 577 [1/2] (0.67ns)   --->   "%weight_buffer_8_0_load = load i4 %weight_buffer_8_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 577 'load' 'weight_buffer_8_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 578 [1/2] (0.67ns)   --->   "%weight_buffer_8_1_load = load i4 %weight_buffer_8_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 578 'load' 'weight_buffer_8_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 579 [1/2] (0.67ns)   --->   "%weight_buffer_8_2_load = load i4 %weight_buffer_8_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 579 'load' 'weight_buffer_8_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 580 [1/2] (0.67ns)   --->   "%weight_buffer_8_3_load = load i4 %weight_buffer_8_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 580 'load' 'weight_buffer_8_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 581 [1/2] (0.67ns)   --->   "%weight_buffer_9_0_load = load i4 %weight_buffer_9_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 581 'load' 'weight_buffer_9_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 582 [1/2] (0.67ns)   --->   "%weight_buffer_9_1_load = load i4 %weight_buffer_9_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 582 'load' 'weight_buffer_9_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 583 [1/2] (0.67ns)   --->   "%weight_buffer_9_2_load = load i4 %weight_buffer_9_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 583 'load' 'weight_buffer_9_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 584 [1/2] (0.67ns)   --->   "%weight_buffer_9_3_load = load i4 %weight_buffer_9_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 584 'load' 'weight_buffer_9_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 585 [1/2] (0.67ns)   --->   "%weight_buffer_10_0_load = load i4 %weight_buffer_10_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 585 'load' 'weight_buffer_10_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 586 [1/2] (0.67ns)   --->   "%weight_buffer_10_1_load = load i4 %weight_buffer_10_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 586 'load' 'weight_buffer_10_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 587 [1/2] (0.67ns)   --->   "%weight_buffer_10_2_load = load i4 %weight_buffer_10_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 587 'load' 'weight_buffer_10_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 588 [1/2] (0.67ns)   --->   "%weight_buffer_10_3_load = load i4 %weight_buffer_10_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 588 'load' 'weight_buffer_10_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 589 [1/2] (0.67ns)   --->   "%weight_buffer_11_0_load = load i4 %weight_buffer_11_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 589 'load' 'weight_buffer_11_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 590 [1/2] (0.67ns)   --->   "%weight_buffer_11_1_load = load i4 %weight_buffer_11_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 590 'load' 'weight_buffer_11_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 591 [1/2] (0.67ns)   --->   "%weight_buffer_11_2_load = load i4 %weight_buffer_11_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 591 'load' 'weight_buffer_11_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 592 [1/2] (0.67ns)   --->   "%weight_buffer_11_3_load = load i4 %weight_buffer_11_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 592 'load' 'weight_buffer_11_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 593 [1/2] (0.67ns)   --->   "%weight_buffer_12_0_load = load i4 %weight_buffer_12_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 593 'load' 'weight_buffer_12_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 594 [1/2] (0.67ns)   --->   "%weight_buffer_12_1_load = load i4 %weight_buffer_12_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 594 'load' 'weight_buffer_12_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 595 [1/2] (0.67ns)   --->   "%weight_buffer_12_2_load = load i4 %weight_buffer_12_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 595 'load' 'weight_buffer_12_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 596 [1/2] (0.67ns)   --->   "%weight_buffer_12_3_load = load i4 %weight_buffer_12_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 596 'load' 'weight_buffer_12_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 597 [1/2] (0.67ns)   --->   "%weight_buffer_13_0_load = load i4 %weight_buffer_13_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 597 'load' 'weight_buffer_13_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 598 [1/2] (0.67ns)   --->   "%weight_buffer_13_1_load = load i4 %weight_buffer_13_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 598 'load' 'weight_buffer_13_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 599 [1/2] (0.67ns)   --->   "%weight_buffer_13_2_load = load i4 %weight_buffer_13_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 599 'load' 'weight_buffer_13_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 600 [1/2] (0.67ns)   --->   "%weight_buffer_13_3_load = load i4 %weight_buffer_13_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 600 'load' 'weight_buffer_13_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 601 [1/2] (0.67ns)   --->   "%weight_buffer_14_0_load = load i4 %weight_buffer_14_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 601 'load' 'weight_buffer_14_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 602 [1/2] (0.67ns)   --->   "%weight_buffer_14_1_load = load i4 %weight_buffer_14_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 602 'load' 'weight_buffer_14_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 603 [1/2] (0.67ns)   --->   "%weight_buffer_14_2_load = load i4 %weight_buffer_14_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 603 'load' 'weight_buffer_14_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 604 [1/2] (0.67ns)   --->   "%weight_buffer_14_3_load = load i4 %weight_buffer_14_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 604 'load' 'weight_buffer_14_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 605 [1/2] (0.67ns)   --->   "%weight_buffer_15_0_load = load i4 %weight_buffer_15_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 605 'load' 'weight_buffer_15_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 606 [1/2] (0.67ns)   --->   "%weight_buffer_15_1_load = load i4 %weight_buffer_15_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 606 'load' 'weight_buffer_15_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 607 [1/2] (0.67ns)   --->   "%weight_buffer_15_2_load = load i4 %weight_buffer_15_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 607 'load' 'weight_buffer_15_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 608 [1/2] (0.67ns)   --->   "%weight_buffer_15_3_load = load i4 %weight_buffer_15_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 608 'load' 'weight_buffer_15_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 609 [1/2] (0.67ns)   --->   "%weight_buffer_16_0_load = load i4 %weight_buffer_16_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 609 'load' 'weight_buffer_16_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 610 [1/2] (0.67ns)   --->   "%weight_buffer_16_1_load = load i4 %weight_buffer_16_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 610 'load' 'weight_buffer_16_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 611 [1/2] (0.67ns)   --->   "%weight_buffer_16_2_load = load i4 %weight_buffer_16_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 611 'load' 'weight_buffer_16_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 612 [1/2] (0.67ns)   --->   "%weight_buffer_16_3_load = load i4 %weight_buffer_16_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 612 'load' 'weight_buffer_16_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 613 [1/2] (0.67ns)   --->   "%weight_buffer_17_0_load = load i4 %weight_buffer_17_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 613 'load' 'weight_buffer_17_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 614 [1/2] (0.67ns)   --->   "%weight_buffer_17_1_load = load i4 %weight_buffer_17_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 614 'load' 'weight_buffer_17_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 615 [1/2] (0.67ns)   --->   "%weight_buffer_17_2_load = load i4 %weight_buffer_17_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 615 'load' 'weight_buffer_17_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 616 [1/2] (0.67ns)   --->   "%weight_buffer_17_3_load = load i4 %weight_buffer_17_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 616 'load' 'weight_buffer_17_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 617 [1/2] (0.67ns)   --->   "%weight_buffer_18_0_load = load i4 %weight_buffer_18_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 617 'load' 'weight_buffer_18_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 618 [1/2] (0.67ns)   --->   "%weight_buffer_18_1_load = load i4 %weight_buffer_18_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 618 'load' 'weight_buffer_18_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 619 [1/2] (0.67ns)   --->   "%weight_buffer_18_2_load = load i4 %weight_buffer_18_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 619 'load' 'weight_buffer_18_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 620 [1/2] (0.67ns)   --->   "%weight_buffer_18_3_load = load i4 %weight_buffer_18_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 620 'load' 'weight_buffer_18_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 621 [1/2] (0.67ns)   --->   "%weight_buffer_19_0_load = load i4 %weight_buffer_19_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 621 'load' 'weight_buffer_19_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 622 [1/2] (0.67ns)   --->   "%weight_buffer_19_1_load = load i4 %weight_buffer_19_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 622 'load' 'weight_buffer_19_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 623 [1/2] (0.67ns)   --->   "%weight_buffer_19_2_load = load i4 %weight_buffer_19_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 623 'load' 'weight_buffer_19_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 624 [1/2] (0.67ns)   --->   "%weight_buffer_19_3_load = load i4 %weight_buffer_19_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 624 'load' 'weight_buffer_19_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 625 [1/2] (0.67ns)   --->   "%weight_buffer_20_0_load = load i4 %weight_buffer_20_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 625 'load' 'weight_buffer_20_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 626 [1/2] (0.67ns)   --->   "%weight_buffer_20_1_load = load i4 %weight_buffer_20_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 626 'load' 'weight_buffer_20_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 627 [1/2] (0.67ns)   --->   "%weight_buffer_20_2_load = load i4 %weight_buffer_20_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 627 'load' 'weight_buffer_20_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 628 [1/2] (0.67ns)   --->   "%weight_buffer_20_3_load = load i4 %weight_buffer_20_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 628 'load' 'weight_buffer_20_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 629 [1/2] (0.67ns)   --->   "%weight_buffer_21_0_load = load i4 %weight_buffer_21_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 629 'load' 'weight_buffer_21_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 630 [1/2] (0.67ns)   --->   "%weight_buffer_21_1_load = load i4 %weight_buffer_21_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 630 'load' 'weight_buffer_21_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 631 [1/2] (0.67ns)   --->   "%weight_buffer_21_2_load = load i4 %weight_buffer_21_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 631 'load' 'weight_buffer_21_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 632 [1/2] (0.67ns)   --->   "%weight_buffer_21_3_load = load i4 %weight_buffer_21_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 632 'load' 'weight_buffer_21_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 633 [1/2] (0.67ns)   --->   "%weight_buffer_22_0_load = load i4 %weight_buffer_22_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 633 'load' 'weight_buffer_22_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 634 [1/2] (0.67ns)   --->   "%weight_buffer_22_1_load = load i4 %weight_buffer_22_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 634 'load' 'weight_buffer_22_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 635 [1/2] (0.67ns)   --->   "%weight_buffer_22_2_load = load i4 %weight_buffer_22_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 635 'load' 'weight_buffer_22_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 636 [1/2] (0.67ns)   --->   "%weight_buffer_22_3_load = load i4 %weight_buffer_22_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 636 'load' 'weight_buffer_22_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 637 [1/2] (0.67ns)   --->   "%weight_buffer_23_0_load = load i4 %weight_buffer_23_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 637 'load' 'weight_buffer_23_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 638 [1/2] (0.67ns)   --->   "%weight_buffer_23_1_load = load i4 %weight_buffer_23_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 638 'load' 'weight_buffer_23_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 639 [1/2] (0.67ns)   --->   "%weight_buffer_23_2_load = load i4 %weight_buffer_23_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 639 'load' 'weight_buffer_23_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 640 [1/2] (0.67ns)   --->   "%weight_buffer_23_3_load = load i4 %weight_buffer_23_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 640 'load' 'weight_buffer_23_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 641 [1/2] (0.67ns)   --->   "%weight_buffer_24_0_load = load i4 %weight_buffer_24_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 641 'load' 'weight_buffer_24_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 642 [1/2] (0.67ns)   --->   "%weight_buffer_24_1_load = load i4 %weight_buffer_24_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 642 'load' 'weight_buffer_24_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 643 [1/2] (0.67ns)   --->   "%weight_buffer_24_2_load = load i4 %weight_buffer_24_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 643 'load' 'weight_buffer_24_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 644 [1/2] (0.67ns)   --->   "%weight_buffer_24_3_load = load i4 %weight_buffer_24_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 644 'load' 'weight_buffer_24_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 645 [1/2] (0.67ns)   --->   "%weight_buffer_25_0_load = load i4 %weight_buffer_25_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 645 'load' 'weight_buffer_25_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 646 [1/2] (0.67ns)   --->   "%weight_buffer_25_1_load = load i4 %weight_buffer_25_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 646 'load' 'weight_buffer_25_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 647 [1/2] (0.67ns)   --->   "%weight_buffer_25_2_load = load i4 %weight_buffer_25_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 647 'load' 'weight_buffer_25_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 648 [1/2] (0.67ns)   --->   "%weight_buffer_25_3_load = load i4 %weight_buffer_25_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 648 'load' 'weight_buffer_25_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 649 [1/2] (0.67ns)   --->   "%weight_buffer_26_0_load = load i4 %weight_buffer_26_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 649 'load' 'weight_buffer_26_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 650 [1/2] (0.67ns)   --->   "%weight_buffer_26_1_load = load i4 %weight_buffer_26_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 650 'load' 'weight_buffer_26_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 651 [1/2] (0.67ns)   --->   "%weight_buffer_26_2_load = load i4 %weight_buffer_26_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 651 'load' 'weight_buffer_26_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 652 [1/2] (0.67ns)   --->   "%weight_buffer_26_3_load = load i4 %weight_buffer_26_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 652 'load' 'weight_buffer_26_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 653 [1/2] (0.67ns)   --->   "%weight_buffer_27_0_load = load i4 %weight_buffer_27_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 653 'load' 'weight_buffer_27_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 654 [1/2] (0.67ns)   --->   "%weight_buffer_27_1_load = load i4 %weight_buffer_27_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 654 'load' 'weight_buffer_27_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 655 [1/2] (0.67ns)   --->   "%weight_buffer_27_2_load = load i4 %weight_buffer_27_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 655 'load' 'weight_buffer_27_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 656 [1/2] (0.67ns)   --->   "%weight_buffer_27_3_load = load i4 %weight_buffer_27_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 656 'load' 'weight_buffer_27_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 657 [1/2] (0.67ns)   --->   "%weight_buffer_28_0_load = load i4 %weight_buffer_28_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 657 'load' 'weight_buffer_28_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 658 [1/2] (0.67ns)   --->   "%weight_buffer_28_1_load = load i4 %weight_buffer_28_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 658 'load' 'weight_buffer_28_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 659 [1/2] (0.67ns)   --->   "%weight_buffer_28_2_load = load i4 %weight_buffer_28_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 659 'load' 'weight_buffer_28_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 660 [1/2] (0.67ns)   --->   "%weight_buffer_28_3_load = load i4 %weight_buffer_28_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 660 'load' 'weight_buffer_28_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 661 [1/2] (0.67ns)   --->   "%weight_buffer_29_0_load = load i4 %weight_buffer_29_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 661 'load' 'weight_buffer_29_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 662 [1/2] (0.67ns)   --->   "%weight_buffer_29_1_load = load i4 %weight_buffer_29_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 662 'load' 'weight_buffer_29_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 663 [1/2] (0.67ns)   --->   "%weight_buffer_29_2_load = load i4 %weight_buffer_29_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 663 'load' 'weight_buffer_29_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 664 [1/2] (0.67ns)   --->   "%weight_buffer_29_3_load = load i4 %weight_buffer_29_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 664 'load' 'weight_buffer_29_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 665 [1/2] (0.67ns)   --->   "%weight_buffer_30_0_load = load i4 %weight_buffer_30_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 665 'load' 'weight_buffer_30_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 666 [1/2] (0.67ns)   --->   "%weight_buffer_30_1_load = load i4 %weight_buffer_30_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 666 'load' 'weight_buffer_30_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 667 [1/2] (0.67ns)   --->   "%weight_buffer_30_2_load = load i4 %weight_buffer_30_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 667 'load' 'weight_buffer_30_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 668 [1/2] (0.67ns)   --->   "%weight_buffer_30_3_load = load i4 %weight_buffer_30_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 668 'load' 'weight_buffer_30_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 669 [1/2] (0.67ns)   --->   "%weight_buffer_31_0_load = load i4 %weight_buffer_31_0_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 669 'load' 'weight_buffer_31_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 670 [1/2] (0.67ns)   --->   "%weight_buffer_31_1_load = load i4 %weight_buffer_31_1_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 670 'load' 'weight_buffer_31_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 671 [1/2] (0.67ns)   --->   "%weight_buffer_31_2_load = load i4 %weight_buffer_31_2_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 671 'load' 'weight_buffer_31_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 672 [1/2] (0.67ns)   --->   "%weight_buffer_31_3_load = load i4 %weight_buffer_31_3_addr" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 672 'load' 'weight_buffer_31_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %i, i4 0"   --->   Operation 673 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 0"   --->   Operation 674 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i6 %tmp_83"   --->   Operation 675 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln859 = sub i9 %p_shl3, i9 %zext_ln859"   --->   Operation 676 'sub' 'sub_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i5 %select_ln200_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 677 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln200_2, i4 0" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 678 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.77ns)   --->   "%sub_ln213 = sub i9 %p_shl2, i9 %zext_ln213" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 679 'sub' 'sub_ln213' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln859_1 = zext i4 %lshr_ln"   --->   Operation 680 'zext' 'zext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln859 = add i9 %sub_ln859, i9 %zext_ln859_1"   --->   Operation 681 'add' 'add_ln859' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i9 %add_ln859"   --->   Operation 682 'zext' 'zext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%output_buffer_0_addr = getelementptr i32 %output_buffer_0, i64 0, i64 %zext_ln859_2"   --->   Operation 683 'getelementptr' 'output_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%output_buffer_1_addr = getelementptr i32 %output_buffer_1, i64 0, i64 %zext_ln859_2"   --->   Operation 684 'getelementptr' 'output_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%output_buffer_2_addr = getelementptr i32 %output_buffer_2, i64 0, i64 %zext_ln859_2"   --->   Operation 685 'getelementptr' 'output_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%output_buffer_3_addr = getelementptr i32 %output_buffer_3, i64 0, i64 %zext_ln859_2"   --->   Operation 686 'getelementptr' 'output_buffer_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%output_buffer_4_addr = getelementptr i32 %output_buffer_4, i64 0, i64 %zext_ln859_2"   --->   Operation 687 'getelementptr' 'output_buffer_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%output_buffer_5_addr = getelementptr i32 %output_buffer_5, i64 0, i64 %zext_ln859_2"   --->   Operation 688 'getelementptr' 'output_buffer_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%output_buffer_6_addr = getelementptr i32 %output_buffer_6, i64 0, i64 %zext_ln859_2"   --->   Operation 689 'getelementptr' 'output_buffer_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%output_buffer_7_addr = getelementptr i32 %output_buffer_7, i64 0, i64 %zext_ln859_2"   --->   Operation 690 'getelementptr' 'output_buffer_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%output_buffer_8_addr = getelementptr i32 %output_buffer_8, i64 0, i64 %zext_ln859_2"   --->   Operation 691 'getelementptr' 'output_buffer_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%output_buffer_9_addr = getelementptr i32 %output_buffer_9, i64 0, i64 %zext_ln859_2"   --->   Operation 692 'getelementptr' 'output_buffer_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%output_buffer_10_addr = getelementptr i32 %output_buffer_10, i64 0, i64 %zext_ln859_2"   --->   Operation 693 'getelementptr' 'output_buffer_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%output_buffer_11_addr = getelementptr i32 %output_buffer_11, i64 0, i64 %zext_ln859_2"   --->   Operation 694 'getelementptr' 'output_buffer_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%output_buffer_12_addr = getelementptr i32 %output_buffer_12, i64 0, i64 %zext_ln859_2"   --->   Operation 695 'getelementptr' 'output_buffer_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%output_buffer_13_addr = getelementptr i32 %output_buffer_13, i64 0, i64 %zext_ln859_2"   --->   Operation 696 'getelementptr' 'output_buffer_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%output_buffer_14_addr = getelementptr i32 %output_buffer_14, i64 0, i64 %zext_ln859_2"   --->   Operation 697 'getelementptr' 'output_buffer_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%output_buffer_15_addr = getelementptr i32 %output_buffer_15, i64 0, i64 %zext_ln859_2"   --->   Operation 698 'getelementptr' 'output_buffer_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%output_buffer_16_addr = getelementptr i32 %output_buffer_16, i64 0, i64 %zext_ln859_2"   --->   Operation 699 'getelementptr' 'output_buffer_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%output_buffer_17_addr = getelementptr i32 %output_buffer_17, i64 0, i64 %zext_ln859_2"   --->   Operation 700 'getelementptr' 'output_buffer_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%output_buffer_18_addr = getelementptr i32 %output_buffer_18, i64 0, i64 %zext_ln859_2"   --->   Operation 701 'getelementptr' 'output_buffer_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%output_buffer_19_addr = getelementptr i32 %output_buffer_19, i64 0, i64 %zext_ln859_2"   --->   Operation 702 'getelementptr' 'output_buffer_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%output_buffer_20_addr = getelementptr i32 %output_buffer_20, i64 0, i64 %zext_ln859_2"   --->   Operation 703 'getelementptr' 'output_buffer_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%output_buffer_21_addr = getelementptr i32 %output_buffer_21, i64 0, i64 %zext_ln859_2"   --->   Operation 704 'getelementptr' 'output_buffer_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%output_buffer_22_addr = getelementptr i32 %output_buffer_22, i64 0, i64 %zext_ln859_2"   --->   Operation 705 'getelementptr' 'output_buffer_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%output_buffer_23_addr = getelementptr i32 %output_buffer_23, i64 0, i64 %zext_ln859_2"   --->   Operation 706 'getelementptr' 'output_buffer_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%output_buffer_24_addr = getelementptr i32 %output_buffer_24, i64 0, i64 %zext_ln859_2"   --->   Operation 707 'getelementptr' 'output_buffer_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%output_buffer_25_addr = getelementptr i32 %output_buffer_25, i64 0, i64 %zext_ln859_2"   --->   Operation 708 'getelementptr' 'output_buffer_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%output_buffer_26_addr = getelementptr i32 %output_buffer_26, i64 0, i64 %zext_ln859_2"   --->   Operation 709 'getelementptr' 'output_buffer_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%output_buffer_27_addr = getelementptr i32 %output_buffer_27, i64 0, i64 %zext_ln859_2"   --->   Operation 710 'getelementptr' 'output_buffer_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%output_buffer_28_addr = getelementptr i32 %output_buffer_28, i64 0, i64 %zext_ln859_2"   --->   Operation 711 'getelementptr' 'output_buffer_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%output_buffer_29_addr = getelementptr i32 %output_buffer_29, i64 0, i64 %zext_ln859_2"   --->   Operation 712 'getelementptr' 'output_buffer_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%output_buffer_30_addr = getelementptr i32 %output_buffer_30, i64 0, i64 %zext_ln859_2"   --->   Operation 713 'getelementptr' 'output_buffer_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%output_buffer_31_addr = getelementptr i32 %output_buffer_31, i64 0, i64 %zext_ln859_2"   --->   Operation 714 'getelementptr' 'output_buffer_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i4 %add_ln213" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 715 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.77ns)   --->   "%add_ln213_1 = add i9 %sub_ln213, i9 %zext_ln213_1" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 716 'add' 'add_ln213_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i9 %add_ln213_1" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 717 'zext' 'zext_ln213_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%input_buffer_0_0_addr = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 718 'getelementptr' 'input_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%input_buffer_0_1_addr = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 719 'getelementptr' 'input_buffer_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%input_buffer_1_0_addr = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 720 'getelementptr' 'input_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%input_buffer_1_1_addr = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 721 'getelementptr' 'input_buffer_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%input_buffer_2_0_addr = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 722 'getelementptr' 'input_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%input_buffer_2_1_addr = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 723 'getelementptr' 'input_buffer_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%input_buffer_3_0_addr = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 724 'getelementptr' 'input_buffer_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%input_buffer_3_1_addr = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 725 'getelementptr' 'input_buffer_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [2/2] (1.23ns)   --->   "%input_buffer_0_0_load = load i9 %input_buffer_0_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 726 'load' 'input_buffer_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 727 [2/2] (1.23ns)   --->   "%input_buffer_0_1_load = load i9 %input_buffer_0_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 727 'load' 'input_buffer_0_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 728 [2/2] (1.23ns)   --->   "%input_buffer_1_0_load = load i9 %input_buffer_1_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 728 'load' 'input_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 729 [2/2] (1.23ns)   --->   "%input_buffer_1_1_load = load i9 %input_buffer_1_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 729 'load' 'input_buffer_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 730 [2/2] (1.23ns)   --->   "%input_buffer_2_0_load = load i9 %input_buffer_2_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 730 'load' 'input_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 731 [2/2] (1.23ns)   --->   "%input_buffer_2_1_load = load i9 %input_buffer_2_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 731 'load' 'input_buffer_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 732 [2/2] (1.23ns)   --->   "%input_buffer_3_0_load = load i9 %input_buffer_3_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 732 'load' 'input_buffer_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 733 [2/2] (1.23ns)   --->   "%input_buffer_3_1_load = load i9 %input_buffer_3_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 733 'load' 'input_buffer_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 734 [2/2] (1.23ns)   --->   "%output_buffer_0_load = load i9 %output_buffer_0_addr"   --->   Operation 734 'load' 'output_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 735 [2/2] (1.23ns)   --->   "%output_buffer_1_load = load i9 %output_buffer_1_addr"   --->   Operation 735 'load' 'output_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 736 [2/2] (1.23ns)   --->   "%output_buffer_2_load = load i9 %output_buffer_2_addr"   --->   Operation 736 'load' 'output_buffer_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 737 [2/2] (1.23ns)   --->   "%output_buffer_3_load = load i9 %output_buffer_3_addr"   --->   Operation 737 'load' 'output_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 738 [2/2] (1.23ns)   --->   "%output_buffer_4_load = load i9 %output_buffer_4_addr"   --->   Operation 738 'load' 'output_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 739 [2/2] (1.23ns)   --->   "%output_buffer_5_load = load i9 %output_buffer_5_addr"   --->   Operation 739 'load' 'output_buffer_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 740 [2/2] (1.23ns)   --->   "%output_buffer_6_load = load i9 %output_buffer_6_addr"   --->   Operation 740 'load' 'output_buffer_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 741 [2/2] (1.23ns)   --->   "%output_buffer_7_load = load i9 %output_buffer_7_addr"   --->   Operation 741 'load' 'output_buffer_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 742 [2/2] (1.23ns)   --->   "%output_buffer_8_load = load i9 %output_buffer_8_addr"   --->   Operation 742 'load' 'output_buffer_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 743 [2/2] (1.23ns)   --->   "%output_buffer_9_load = load i9 %output_buffer_9_addr"   --->   Operation 743 'load' 'output_buffer_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 744 [2/2] (1.23ns)   --->   "%output_buffer_10_load = load i9 %output_buffer_10_addr"   --->   Operation 744 'load' 'output_buffer_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 745 [2/2] (1.23ns)   --->   "%output_buffer_11_load = load i9 %output_buffer_11_addr"   --->   Operation 745 'load' 'output_buffer_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 746 [2/2] (1.23ns)   --->   "%output_buffer_12_load = load i9 %output_buffer_12_addr"   --->   Operation 746 'load' 'output_buffer_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 747 [2/2] (1.23ns)   --->   "%output_buffer_13_load = load i9 %output_buffer_13_addr"   --->   Operation 747 'load' 'output_buffer_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 748 [2/2] (1.23ns)   --->   "%output_buffer_14_load = load i9 %output_buffer_14_addr"   --->   Operation 748 'load' 'output_buffer_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 749 [2/2] (1.23ns)   --->   "%output_buffer_15_load = load i9 %output_buffer_15_addr"   --->   Operation 749 'load' 'output_buffer_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 750 [2/2] (1.23ns)   --->   "%output_buffer_16_load = load i9 %output_buffer_16_addr"   --->   Operation 750 'load' 'output_buffer_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 751 [2/2] (1.23ns)   --->   "%output_buffer_17_load = load i9 %output_buffer_17_addr"   --->   Operation 751 'load' 'output_buffer_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 752 [2/2] (1.23ns)   --->   "%output_buffer_18_load = load i9 %output_buffer_18_addr"   --->   Operation 752 'load' 'output_buffer_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 753 [2/2] (1.23ns)   --->   "%output_buffer_19_load = load i9 %output_buffer_19_addr"   --->   Operation 753 'load' 'output_buffer_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 754 [2/2] (1.23ns)   --->   "%output_buffer_20_load = load i9 %output_buffer_20_addr"   --->   Operation 754 'load' 'output_buffer_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 755 [2/2] (1.23ns)   --->   "%output_buffer_21_load = load i9 %output_buffer_21_addr"   --->   Operation 755 'load' 'output_buffer_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 756 [2/2] (1.23ns)   --->   "%output_buffer_22_load = load i9 %output_buffer_22_addr"   --->   Operation 756 'load' 'output_buffer_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 757 [2/2] (1.23ns)   --->   "%output_buffer_23_load = load i9 %output_buffer_23_addr"   --->   Operation 757 'load' 'output_buffer_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 758 [2/2] (1.23ns)   --->   "%output_buffer_24_load = load i9 %output_buffer_24_addr"   --->   Operation 758 'load' 'output_buffer_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 759 [2/2] (1.23ns)   --->   "%output_buffer_25_load = load i9 %output_buffer_25_addr"   --->   Operation 759 'load' 'output_buffer_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 760 [2/2] (1.23ns)   --->   "%output_buffer_26_load = load i9 %output_buffer_26_addr"   --->   Operation 760 'load' 'output_buffer_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 761 [2/2] (1.23ns)   --->   "%output_buffer_27_load = load i9 %output_buffer_27_addr"   --->   Operation 761 'load' 'output_buffer_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 762 [2/2] (1.23ns)   --->   "%output_buffer_28_load = load i9 %output_buffer_28_addr"   --->   Operation 762 'load' 'output_buffer_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 763 [2/2] (1.23ns)   --->   "%output_buffer_29_load = load i9 %output_buffer_29_addr"   --->   Operation 763 'load' 'output_buffer_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 764 [2/2] (1.23ns)   --->   "%output_buffer_30_load = load i9 %output_buffer_30_addr"   --->   Operation 764 'load' 'output_buffer_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 765 [2/2] (1.23ns)   --->   "%output_buffer_31_load = load i9 %output_buffer_31_addr"   --->   Operation 765 'load' 'output_buffer_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln207)   --->   "%or_ln202 = or i5 %select_ln200, i5 1" [Conv_Tile129/Conv_core.cpp:202]   --->   Operation 766 'or' 'or_ln202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln207)   --->   "%zext_ln207 = zext i5 %or_ln202" [Conv_Tile129/Conv_core.cpp:207]   --->   Operation 767 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln207 = add i6 %zext_ln207, i6 %zext_ln198" [Conv_Tile129/Conv_core.cpp:207]   --->   Operation 768 'add' 'add_ln207' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%lshr_ln213_1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln207, i32 1, i32 5" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 769 'partselect' 'lshr_ln213_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln213_3 = zext i5 %lshr_ln213_1" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 770 'zext' 'zext_ln213_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.77ns)   --->   "%add_ln213_2 = add i9 %sub_ln213, i9 %zext_ln213_3" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 771 'add' 'add_ln213_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln213_4 = zext i9 %add_ln213_2" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 772 'zext' 'zext_ln213_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%input_buffer_0_0_addr_31 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 773 'getelementptr' 'input_buffer_0_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%input_buffer_0_1_addr_31 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 774 'getelementptr' 'input_buffer_0_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%input_buffer_1_0_addr_31 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 775 'getelementptr' 'input_buffer_1_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%input_buffer_1_1_addr_31 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 776 'getelementptr' 'input_buffer_1_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%input_buffer_2_0_addr_31 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 777 'getelementptr' 'input_buffer_2_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%input_buffer_2_1_addr_31 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 778 'getelementptr' 'input_buffer_2_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%input_buffer_3_0_addr_31 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 779 'getelementptr' 'input_buffer_3_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%input_buffer_3_1_addr_31 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln213_4" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 780 'getelementptr' 'input_buffer_3_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [2/2] (1.23ns)   --->   "%input_buffer_0_0_load_4 = load i9 %input_buffer_0_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 781 'load' 'input_buffer_0_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 782 [2/2] (1.23ns)   --->   "%input_buffer_0_1_load_4 = load i9 %input_buffer_0_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 782 'load' 'input_buffer_0_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 783 [2/2] (1.23ns)   --->   "%input_buffer_1_0_load_4 = load i9 %input_buffer_1_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 783 'load' 'input_buffer_1_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 784 [2/2] (1.23ns)   --->   "%input_buffer_1_1_load_4 = load i9 %input_buffer_1_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 784 'load' 'input_buffer_1_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 785 [2/2] (1.23ns)   --->   "%input_buffer_2_0_load_4 = load i9 %input_buffer_2_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 785 'load' 'input_buffer_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 786 [2/2] (1.23ns)   --->   "%input_buffer_2_1_load_4 = load i9 %input_buffer_2_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 786 'load' 'input_buffer_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 787 [2/2] (1.23ns)   --->   "%input_buffer_3_0_load_4 = load i9 %input_buffer_3_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 787 'load' 'input_buffer_3_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_3 : Operation 788 [2/2] (1.23ns)   --->   "%input_buffer_3_1_load_4 = load i9 %input_buffer_3_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 788 'load' 'input_buffer_3_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i16 %weight_buffer_0_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 789 'sext' 'sext_ln198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln198_1 = sext i16 %weight_buffer_0_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 790 'sext' 'sext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln198_2 = sext i16 %weight_buffer_0_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 791 'sext' 'sext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln198_3 = sext i16 %weight_buffer_0_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 792 'sext' 'sext_ln198_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln198_4 = sext i16 %weight_buffer_1_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 793 'sext' 'sext_ln198_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln198_5 = sext i16 %weight_buffer_1_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 794 'sext' 'sext_ln198_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln198_6 = sext i16 %weight_buffer_1_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 795 'sext' 'sext_ln198_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln198_7 = sext i16 %weight_buffer_1_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 796 'sext' 'sext_ln198_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln198_8 = sext i16 %weight_buffer_2_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 797 'sext' 'sext_ln198_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln198_9 = sext i16 %weight_buffer_2_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 798 'sext' 'sext_ln198_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln198_10 = sext i16 %weight_buffer_2_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 799 'sext' 'sext_ln198_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln198_11 = sext i16 %weight_buffer_2_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 800 'sext' 'sext_ln198_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln198_12 = sext i16 %weight_buffer_3_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 801 'sext' 'sext_ln198_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln198_13 = sext i16 %weight_buffer_3_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 802 'sext' 'sext_ln198_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln198_14 = sext i16 %weight_buffer_3_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 803 'sext' 'sext_ln198_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln198_15 = sext i16 %weight_buffer_3_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 804 'sext' 'sext_ln198_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln198_16 = sext i16 %weight_buffer_4_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 805 'sext' 'sext_ln198_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln198_17 = sext i16 %weight_buffer_4_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 806 'sext' 'sext_ln198_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln198_18 = sext i16 %weight_buffer_4_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 807 'sext' 'sext_ln198_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln198_19 = sext i16 %weight_buffer_4_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 808 'sext' 'sext_ln198_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln198_20 = sext i16 %weight_buffer_5_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 809 'sext' 'sext_ln198_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln198_21 = sext i16 %weight_buffer_5_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 810 'sext' 'sext_ln198_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln198_22 = sext i16 %weight_buffer_5_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 811 'sext' 'sext_ln198_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln198_23 = sext i16 %weight_buffer_5_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 812 'sext' 'sext_ln198_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln198_24 = sext i16 %weight_buffer_6_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 813 'sext' 'sext_ln198_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln198_25 = sext i16 %weight_buffer_6_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 814 'sext' 'sext_ln198_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln198_26 = sext i16 %weight_buffer_6_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 815 'sext' 'sext_ln198_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln198_27 = sext i16 %weight_buffer_6_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 816 'sext' 'sext_ln198_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln198_28 = sext i16 %weight_buffer_7_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 817 'sext' 'sext_ln198_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln198_29 = sext i16 %weight_buffer_7_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 818 'sext' 'sext_ln198_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln198_30 = sext i16 %weight_buffer_7_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 819 'sext' 'sext_ln198_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln198_31 = sext i16 %weight_buffer_7_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 820 'sext' 'sext_ln198_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln198_32 = sext i16 %weight_buffer_8_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 821 'sext' 'sext_ln198_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln198_33 = sext i16 %weight_buffer_8_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 822 'sext' 'sext_ln198_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln198_34 = sext i16 %weight_buffer_8_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 823 'sext' 'sext_ln198_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln198_35 = sext i16 %weight_buffer_8_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 824 'sext' 'sext_ln198_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln198_36 = sext i16 %weight_buffer_9_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 825 'sext' 'sext_ln198_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln198_37 = sext i16 %weight_buffer_9_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 826 'sext' 'sext_ln198_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln198_38 = sext i16 %weight_buffer_9_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 827 'sext' 'sext_ln198_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln198_39 = sext i16 %weight_buffer_9_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 828 'sext' 'sext_ln198_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln198_40 = sext i16 %weight_buffer_10_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 829 'sext' 'sext_ln198_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln198_41 = sext i16 %weight_buffer_10_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 830 'sext' 'sext_ln198_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln198_42 = sext i16 %weight_buffer_10_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 831 'sext' 'sext_ln198_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln198_43 = sext i16 %weight_buffer_10_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 832 'sext' 'sext_ln198_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln198_44 = sext i16 %weight_buffer_11_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 833 'sext' 'sext_ln198_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln198_45 = sext i16 %weight_buffer_11_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 834 'sext' 'sext_ln198_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln198_46 = sext i16 %weight_buffer_11_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 835 'sext' 'sext_ln198_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln198_47 = sext i16 %weight_buffer_11_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 836 'sext' 'sext_ln198_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln198_48 = sext i16 %weight_buffer_12_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 837 'sext' 'sext_ln198_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln198_49 = sext i16 %weight_buffer_12_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 838 'sext' 'sext_ln198_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln198_50 = sext i16 %weight_buffer_12_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 839 'sext' 'sext_ln198_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln198_51 = sext i16 %weight_buffer_12_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 840 'sext' 'sext_ln198_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln198_52 = sext i16 %weight_buffer_13_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 841 'sext' 'sext_ln198_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln198_53 = sext i16 %weight_buffer_13_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 842 'sext' 'sext_ln198_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln198_54 = sext i16 %weight_buffer_13_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 843 'sext' 'sext_ln198_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln198_55 = sext i16 %weight_buffer_13_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 844 'sext' 'sext_ln198_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln198_56 = sext i16 %weight_buffer_14_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 845 'sext' 'sext_ln198_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln198_57 = sext i16 %weight_buffer_14_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 846 'sext' 'sext_ln198_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln198_58 = sext i16 %weight_buffer_14_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 847 'sext' 'sext_ln198_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln198_59 = sext i16 %weight_buffer_14_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 848 'sext' 'sext_ln198_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln198_60 = sext i16 %weight_buffer_15_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 849 'sext' 'sext_ln198_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln198_61 = sext i16 %weight_buffer_15_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 850 'sext' 'sext_ln198_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln198_62 = sext i16 %weight_buffer_15_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 851 'sext' 'sext_ln198_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln198_63 = sext i16 %weight_buffer_15_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 852 'sext' 'sext_ln198_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln198_64 = sext i16 %weight_buffer_16_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 853 'sext' 'sext_ln198_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln198_65 = sext i16 %weight_buffer_16_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 854 'sext' 'sext_ln198_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln198_66 = sext i16 %weight_buffer_16_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 855 'sext' 'sext_ln198_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln198_67 = sext i16 %weight_buffer_16_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 856 'sext' 'sext_ln198_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln198_68 = sext i16 %weight_buffer_17_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 857 'sext' 'sext_ln198_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln198_69 = sext i16 %weight_buffer_17_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 858 'sext' 'sext_ln198_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln198_70 = sext i16 %weight_buffer_17_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 859 'sext' 'sext_ln198_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln198_71 = sext i16 %weight_buffer_17_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 860 'sext' 'sext_ln198_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln198_72 = sext i16 %weight_buffer_18_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 861 'sext' 'sext_ln198_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln198_73 = sext i16 %weight_buffer_18_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 862 'sext' 'sext_ln198_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln198_74 = sext i16 %weight_buffer_18_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 863 'sext' 'sext_ln198_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln198_75 = sext i16 %weight_buffer_18_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 864 'sext' 'sext_ln198_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln198_76 = sext i16 %weight_buffer_19_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 865 'sext' 'sext_ln198_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln198_77 = sext i16 %weight_buffer_19_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 866 'sext' 'sext_ln198_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln198_78 = sext i16 %weight_buffer_19_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 867 'sext' 'sext_ln198_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln198_79 = sext i16 %weight_buffer_19_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 868 'sext' 'sext_ln198_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln198_80 = sext i16 %weight_buffer_20_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 869 'sext' 'sext_ln198_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln198_81 = sext i16 %weight_buffer_20_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 870 'sext' 'sext_ln198_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln198_82 = sext i16 %weight_buffer_20_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 871 'sext' 'sext_ln198_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln198_83 = sext i16 %weight_buffer_20_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 872 'sext' 'sext_ln198_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln198_84 = sext i16 %weight_buffer_21_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 873 'sext' 'sext_ln198_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln198_85 = sext i16 %weight_buffer_21_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 874 'sext' 'sext_ln198_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln198_86 = sext i16 %weight_buffer_21_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 875 'sext' 'sext_ln198_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln198_87 = sext i16 %weight_buffer_21_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 876 'sext' 'sext_ln198_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln198_88 = sext i16 %weight_buffer_22_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 877 'sext' 'sext_ln198_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln198_89 = sext i16 %weight_buffer_22_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 878 'sext' 'sext_ln198_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln198_90 = sext i16 %weight_buffer_22_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 879 'sext' 'sext_ln198_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln198_91 = sext i16 %weight_buffer_22_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 880 'sext' 'sext_ln198_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln198_92 = sext i16 %weight_buffer_23_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 881 'sext' 'sext_ln198_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln198_93 = sext i16 %weight_buffer_23_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 882 'sext' 'sext_ln198_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln198_94 = sext i16 %weight_buffer_23_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 883 'sext' 'sext_ln198_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln198_95 = sext i16 %weight_buffer_23_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 884 'sext' 'sext_ln198_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln198_96 = sext i16 %weight_buffer_24_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 885 'sext' 'sext_ln198_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln198_97 = sext i16 %weight_buffer_24_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 886 'sext' 'sext_ln198_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln198_98 = sext i16 %weight_buffer_24_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 887 'sext' 'sext_ln198_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln198_99 = sext i16 %weight_buffer_24_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 888 'sext' 'sext_ln198_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln198_100 = sext i16 %weight_buffer_25_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 889 'sext' 'sext_ln198_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln198_101 = sext i16 %weight_buffer_25_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 890 'sext' 'sext_ln198_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln198_102 = sext i16 %weight_buffer_25_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 891 'sext' 'sext_ln198_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln198_103 = sext i16 %weight_buffer_25_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 892 'sext' 'sext_ln198_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln198_104 = sext i16 %weight_buffer_26_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 893 'sext' 'sext_ln198_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln198_105 = sext i16 %weight_buffer_26_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 894 'sext' 'sext_ln198_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln198_106 = sext i16 %weight_buffer_26_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 895 'sext' 'sext_ln198_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln198_107 = sext i16 %weight_buffer_26_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 896 'sext' 'sext_ln198_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln198_108 = sext i16 %weight_buffer_27_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 897 'sext' 'sext_ln198_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln198_109 = sext i16 %weight_buffer_27_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 898 'sext' 'sext_ln198_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln198_110 = sext i16 %weight_buffer_27_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 899 'sext' 'sext_ln198_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln198_111 = sext i16 %weight_buffer_27_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 900 'sext' 'sext_ln198_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln198_112 = sext i16 %weight_buffer_28_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 901 'sext' 'sext_ln198_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln198_113 = sext i16 %weight_buffer_28_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 902 'sext' 'sext_ln198_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln198_114 = sext i16 %weight_buffer_28_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 903 'sext' 'sext_ln198_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln198_115 = sext i16 %weight_buffer_28_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 904 'sext' 'sext_ln198_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln198_116 = sext i16 %weight_buffer_29_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 905 'sext' 'sext_ln198_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln198_117 = sext i16 %weight_buffer_29_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 906 'sext' 'sext_ln198_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln198_118 = sext i16 %weight_buffer_29_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 907 'sext' 'sext_ln198_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln198_119 = sext i16 %weight_buffer_29_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 908 'sext' 'sext_ln198_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln198_120 = sext i16 %weight_buffer_30_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 909 'sext' 'sext_ln198_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln198_121 = sext i16 %weight_buffer_30_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 910 'sext' 'sext_ln198_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln198_122 = sext i16 %weight_buffer_30_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 911 'sext' 'sext_ln198_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln198_123 = sext i16 %weight_buffer_30_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 912 'sext' 'sext_ln198_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln198_124 = sext i16 %weight_buffer_31_0_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 913 'sext' 'sext_ln198_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln198_125 = sext i16 %weight_buffer_31_1_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 914 'sext' 'sext_ln198_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln198_126 = sext i16 %weight_buffer_31_2_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 915 'sext' 'sext_ln198_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln198_127 = sext i16 %weight_buffer_31_3_load" [Conv_Tile129/Conv_core.cpp:198]   --->   Operation 916 'sext' 'sext_ln198_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 917 [1/2] (1.23ns)   --->   "%input_buffer_0_0_load = load i9 %input_buffer_0_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 917 'load' 'input_buffer_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 918 [1/2] (1.23ns)   --->   "%input_buffer_0_1_load = load i9 %input_buffer_0_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 918 'load' 'input_buffer_0_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 919 [1/1] (0.42ns)   --->   "%f_tp_V = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_0_load, i16 %input_buffer_0_1_load, i1 %select_ln198_6" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 919 'mux' 'f_tp_V' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i16 %f_tp_V"   --->   Operation 920 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_265 = mul i32 %sext_ln1317, i32 %sext_ln198"   --->   Operation 921 'mul' 'r_V_265' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 922 [1/2] (1.23ns)   --->   "%input_buffer_1_0_load = load i9 %input_buffer_1_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 922 'load' 'input_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 923 [1/2] (1.23ns)   --->   "%input_buffer_1_1_load = load i9 %input_buffer_1_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 923 'load' 'input_buffer_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 924 [1/1] (0.42ns)   --->   "%f_tp_V_1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_0_load, i16 %input_buffer_1_1_load, i1 %select_ln198_6" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 924 'mux' 'f_tp_V_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i16 %f_tp_V_1"   --->   Operation 925 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_266 = mul i32 %sext_ln1317_1, i32 %sext_ln198_1"   --->   Operation 926 'mul' 'r_V_266' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 927 [1/2] (1.23ns)   --->   "%input_buffer_2_0_load = load i9 %input_buffer_2_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 927 'load' 'input_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 928 [1/2] (1.23ns)   --->   "%input_buffer_2_1_load = load i9 %input_buffer_2_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 928 'load' 'input_buffer_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 929 [1/1] (0.42ns)   --->   "%f_tp_V_2 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_0_load, i16 %input_buffer_2_1_load, i1 %select_ln198_6" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 929 'mux' 'f_tp_V_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i16 %f_tp_V_2"   --->   Operation 930 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 931 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1317_2, i32 %sext_ln198_2"   --->   Operation 931 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 932 [1/2] (1.23ns)   --->   "%input_buffer_3_0_load = load i9 %input_buffer_3_0_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 932 'load' 'input_buffer_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 933 [1/2] (1.23ns)   --->   "%input_buffer_3_1_load = load i9 %input_buffer_3_1_addr" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 933 'load' 'input_buffer_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 934 [1/1] (0.42ns)   --->   "%f_tp_V_3 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_0_load, i16 %input_buffer_3_1_load, i1 %select_ln198_6" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 934 'mux' 'f_tp_V_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1317_3 = sext i16 %f_tp_V_3"   --->   Operation 935 'sext' 'sext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_267 = mul i32 %sext_ln1317_3, i32 %sext_ln198_3"   --->   Operation 936 'mul' 'r_V_267' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 937 [1/2] (1.23ns)   --->   "%output_buffer_0_load = load i9 %output_buffer_0_addr"   --->   Operation 937 'load' 'output_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%lhs = trunc i32 %output_buffer_0_load"   --->   Operation 938 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 939 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_268 = mul i32 %sext_ln1317, i32 %sext_ln198_4"   --->   Operation 939 'mul' 'r_V_268' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 940 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_269 = mul i32 %sext_ln1317_1, i32 %sext_ln198_5"   --->   Operation 940 'mul' 'r_V_269' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 941 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_270 = mul i32 %sext_ln1317_2, i32 %sext_ln198_6"   --->   Operation 941 'mul' 'r_V_270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 942 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_271 = mul i32 %sext_ln1317_3, i32 %sext_ln198_7"   --->   Operation 942 'mul' 'r_V_271' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 943 [1/2] (1.23ns)   --->   "%output_buffer_1_load = load i9 %output_buffer_1_addr"   --->   Operation 943 'load' 'output_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%lhs_1 = trunc i32 %output_buffer_1_load"   --->   Operation 944 'trunc' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 945 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_272 = mul i32 %sext_ln1317, i32 %sext_ln198_8"   --->   Operation 945 'mul' 'r_V_272' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 946 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_273 = mul i32 %sext_ln1317_1, i32 %sext_ln198_9"   --->   Operation 946 'mul' 'r_V_273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 947 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_274 = mul i32 %sext_ln1317_2, i32 %sext_ln198_10"   --->   Operation 947 'mul' 'r_V_274' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 948 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_275 = mul i32 %sext_ln1317_3, i32 %sext_ln198_11"   --->   Operation 948 'mul' 'r_V_275' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 949 [1/2] (1.23ns)   --->   "%output_buffer_2_load = load i9 %output_buffer_2_addr"   --->   Operation 949 'load' 'output_buffer_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%lhs_2 = trunc i32 %output_buffer_2_load"   --->   Operation 950 'trunc' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_276 = mul i32 %sext_ln1317, i32 %sext_ln198_12"   --->   Operation 951 'mul' 'r_V_276' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 952 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_277 = mul i32 %sext_ln1317_1, i32 %sext_ln198_13"   --->   Operation 952 'mul' 'r_V_277' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 953 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_278 = mul i32 %sext_ln1317_2, i32 %sext_ln198_14"   --->   Operation 953 'mul' 'r_V_278' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 954 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_279 = mul i32 %sext_ln1317_3, i32 %sext_ln198_15"   --->   Operation 954 'mul' 'r_V_279' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 955 [1/2] (1.23ns)   --->   "%output_buffer_3_load = load i9 %output_buffer_3_addr"   --->   Operation 955 'load' 'output_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%lhs_3 = trunc i32 %output_buffer_3_load"   --->   Operation 956 'trunc' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 957 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_280 = mul i32 %sext_ln1317, i32 %sext_ln198_16"   --->   Operation 957 'mul' 'r_V_280' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 958 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_281 = mul i32 %sext_ln1317_1, i32 %sext_ln198_17"   --->   Operation 958 'mul' 'r_V_281' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 959 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_282 = mul i32 %sext_ln1317_2, i32 %sext_ln198_18"   --->   Operation 959 'mul' 'r_V_282' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 960 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_283 = mul i32 %sext_ln1317_3, i32 %sext_ln198_19"   --->   Operation 960 'mul' 'r_V_283' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 961 [1/2] (1.23ns)   --->   "%output_buffer_4_load = load i9 %output_buffer_4_addr"   --->   Operation 961 'load' 'output_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%lhs_4 = trunc i32 %output_buffer_4_load"   --->   Operation 962 'trunc' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 963 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_284 = mul i32 %sext_ln1317, i32 %sext_ln198_20"   --->   Operation 963 'mul' 'r_V_284' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 964 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_285 = mul i32 %sext_ln1317_1, i32 %sext_ln198_21"   --->   Operation 964 'mul' 'r_V_285' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 965 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_286 = mul i32 %sext_ln1317_2, i32 %sext_ln198_22"   --->   Operation 965 'mul' 'r_V_286' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 966 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_287 = mul i32 %sext_ln1317_3, i32 %sext_ln198_23"   --->   Operation 966 'mul' 'r_V_287' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 967 [1/2] (1.23ns)   --->   "%output_buffer_5_load = load i9 %output_buffer_5_addr"   --->   Operation 967 'load' 'output_buffer_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%lhs_5 = trunc i32 %output_buffer_5_load"   --->   Operation 968 'trunc' 'lhs_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_288 = mul i32 %sext_ln1317, i32 %sext_ln198_24"   --->   Operation 969 'mul' 'r_V_288' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 970 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_289 = mul i32 %sext_ln1317_1, i32 %sext_ln198_25"   --->   Operation 970 'mul' 'r_V_289' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 971 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_290 = mul i32 %sext_ln1317_2, i32 %sext_ln198_26"   --->   Operation 971 'mul' 'r_V_290' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 972 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_291 = mul i32 %sext_ln1317_3, i32 %sext_ln198_27"   --->   Operation 972 'mul' 'r_V_291' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 973 [1/2] (1.23ns)   --->   "%output_buffer_6_load = load i9 %output_buffer_6_addr"   --->   Operation 973 'load' 'output_buffer_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%lhs_6 = trunc i32 %output_buffer_6_load"   --->   Operation 974 'trunc' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_292 = mul i32 %sext_ln1317, i32 %sext_ln198_28"   --->   Operation 975 'mul' 'r_V_292' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 976 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_293 = mul i32 %sext_ln1317_1, i32 %sext_ln198_29"   --->   Operation 976 'mul' 'r_V_293' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 977 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_294 = mul i32 %sext_ln1317_2, i32 %sext_ln198_30"   --->   Operation 977 'mul' 'r_V_294' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 978 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_295 = mul i32 %sext_ln1317_3, i32 %sext_ln198_31"   --->   Operation 978 'mul' 'r_V_295' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 979 [1/2] (1.23ns)   --->   "%output_buffer_7_load = load i9 %output_buffer_7_addr"   --->   Operation 979 'load' 'output_buffer_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%lhs_7 = trunc i32 %output_buffer_7_load"   --->   Operation 980 'trunc' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_296 = mul i32 %sext_ln1317, i32 %sext_ln198_32"   --->   Operation 981 'mul' 'r_V_296' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 982 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_297 = mul i32 %sext_ln1317_1, i32 %sext_ln198_33"   --->   Operation 982 'mul' 'r_V_297' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 983 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_298 = mul i32 %sext_ln1317_2, i32 %sext_ln198_34"   --->   Operation 983 'mul' 'r_V_298' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 984 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_299 = mul i32 %sext_ln1317_3, i32 %sext_ln198_35"   --->   Operation 984 'mul' 'r_V_299' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 985 [1/2] (1.23ns)   --->   "%output_buffer_8_load = load i9 %output_buffer_8_addr"   --->   Operation 985 'load' 'output_buffer_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%lhs_8 = trunc i32 %output_buffer_8_load"   --->   Operation 986 'trunc' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 987 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_300 = mul i32 %sext_ln1317, i32 %sext_ln198_36"   --->   Operation 987 'mul' 'r_V_300' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 988 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_301 = mul i32 %sext_ln1317_1, i32 %sext_ln198_37"   --->   Operation 988 'mul' 'r_V_301' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 989 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_302 = mul i32 %sext_ln1317_2, i32 %sext_ln198_38"   --->   Operation 989 'mul' 'r_V_302' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 990 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_303 = mul i32 %sext_ln1317_3, i32 %sext_ln198_39"   --->   Operation 990 'mul' 'r_V_303' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 991 [1/2] (1.23ns)   --->   "%output_buffer_9_load = load i9 %output_buffer_9_addr"   --->   Operation 991 'load' 'output_buffer_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%lhs_9 = trunc i32 %output_buffer_9_load"   --->   Operation 992 'trunc' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 993 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_304 = mul i32 %sext_ln1317, i32 %sext_ln198_40"   --->   Operation 993 'mul' 'r_V_304' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 994 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_305 = mul i32 %sext_ln1317_1, i32 %sext_ln198_41"   --->   Operation 994 'mul' 'r_V_305' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 995 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_306 = mul i32 %sext_ln1317_2, i32 %sext_ln198_42"   --->   Operation 995 'mul' 'r_V_306' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 996 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_307 = mul i32 %sext_ln1317_3, i32 %sext_ln198_43"   --->   Operation 996 'mul' 'r_V_307' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 997 [1/2] (1.23ns)   --->   "%output_buffer_10_load = load i9 %output_buffer_10_addr"   --->   Operation 997 'load' 'output_buffer_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%lhs_10 = trunc i32 %output_buffer_10_load"   --->   Operation 998 'trunc' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 999 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_308 = mul i32 %sext_ln1317, i32 %sext_ln198_44"   --->   Operation 999 'mul' 'r_V_308' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1000 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_309 = mul i32 %sext_ln1317_1, i32 %sext_ln198_45"   --->   Operation 1000 'mul' 'r_V_309' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1001 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_310 = mul i32 %sext_ln1317_2, i32 %sext_ln198_46"   --->   Operation 1001 'mul' 'r_V_310' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1002 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_311 = mul i32 %sext_ln1317_3, i32 %sext_ln198_47"   --->   Operation 1002 'mul' 'r_V_311' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1003 [1/2] (1.23ns)   --->   "%output_buffer_11_load = load i9 %output_buffer_11_addr"   --->   Operation 1003 'load' 'output_buffer_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%lhs_11 = trunc i32 %output_buffer_11_load"   --->   Operation 1004 'trunc' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_312 = mul i32 %sext_ln1317, i32 %sext_ln198_48"   --->   Operation 1005 'mul' 'r_V_312' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1006 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_313 = mul i32 %sext_ln1317_1, i32 %sext_ln198_49"   --->   Operation 1006 'mul' 'r_V_313' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1007 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_314 = mul i32 %sext_ln1317_2, i32 %sext_ln198_50"   --->   Operation 1007 'mul' 'r_V_314' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1008 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_315 = mul i32 %sext_ln1317_3, i32 %sext_ln198_51"   --->   Operation 1008 'mul' 'r_V_315' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1009 [1/2] (1.23ns)   --->   "%output_buffer_12_load = load i9 %output_buffer_12_addr"   --->   Operation 1009 'load' 'output_buffer_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%lhs_12 = trunc i32 %output_buffer_12_load"   --->   Operation 1010 'trunc' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1011 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_316 = mul i32 %sext_ln1317, i32 %sext_ln198_52"   --->   Operation 1011 'mul' 'r_V_316' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1012 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_317 = mul i32 %sext_ln1317_1, i32 %sext_ln198_53"   --->   Operation 1012 'mul' 'r_V_317' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1013 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_318 = mul i32 %sext_ln1317_2, i32 %sext_ln198_54"   --->   Operation 1013 'mul' 'r_V_318' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1014 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_319 = mul i32 %sext_ln1317_3, i32 %sext_ln198_55"   --->   Operation 1014 'mul' 'r_V_319' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1015 [1/2] (1.23ns)   --->   "%output_buffer_13_load = load i9 %output_buffer_13_addr"   --->   Operation 1015 'load' 'output_buffer_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%lhs_13 = trunc i32 %output_buffer_13_load"   --->   Operation 1016 'trunc' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1017 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_320 = mul i32 %sext_ln1317, i32 %sext_ln198_56"   --->   Operation 1017 'mul' 'r_V_320' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1018 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_321 = mul i32 %sext_ln1317_1, i32 %sext_ln198_57"   --->   Operation 1018 'mul' 'r_V_321' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1019 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_322 = mul i32 %sext_ln1317_2, i32 %sext_ln198_58"   --->   Operation 1019 'mul' 'r_V_322' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1020 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_323 = mul i32 %sext_ln1317_3, i32 %sext_ln198_59"   --->   Operation 1020 'mul' 'r_V_323' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1021 [1/2] (1.23ns)   --->   "%output_buffer_14_load = load i9 %output_buffer_14_addr"   --->   Operation 1021 'load' 'output_buffer_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%lhs_14 = trunc i32 %output_buffer_14_load"   --->   Operation 1022 'trunc' 'lhs_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1023 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_324 = mul i32 %sext_ln1317, i32 %sext_ln198_60"   --->   Operation 1023 'mul' 'r_V_324' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1024 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_325 = mul i32 %sext_ln1317_1, i32 %sext_ln198_61"   --->   Operation 1024 'mul' 'r_V_325' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1025 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_326 = mul i32 %sext_ln1317_2, i32 %sext_ln198_62"   --->   Operation 1025 'mul' 'r_V_326' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1026 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_327 = mul i32 %sext_ln1317_3, i32 %sext_ln198_63"   --->   Operation 1026 'mul' 'r_V_327' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1027 [1/2] (1.23ns)   --->   "%output_buffer_15_load = load i9 %output_buffer_15_addr"   --->   Operation 1027 'load' 'output_buffer_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%lhs_15 = trunc i32 %output_buffer_15_load"   --->   Operation 1028 'trunc' 'lhs_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_328 = mul i32 %sext_ln1317, i32 %sext_ln198_64"   --->   Operation 1029 'mul' 'r_V_328' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1030 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_329 = mul i32 %sext_ln1317_1, i32 %sext_ln198_65"   --->   Operation 1030 'mul' 'r_V_329' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1031 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_330 = mul i32 %sext_ln1317_2, i32 %sext_ln198_66"   --->   Operation 1031 'mul' 'r_V_330' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1032 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_331 = mul i32 %sext_ln1317_3, i32 %sext_ln198_67"   --->   Operation 1032 'mul' 'r_V_331' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1033 [1/2] (1.23ns)   --->   "%output_buffer_16_load = load i9 %output_buffer_16_addr"   --->   Operation 1033 'load' 'output_buffer_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%lhs_16 = trunc i32 %output_buffer_16_load"   --->   Operation 1034 'trunc' 'lhs_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1035 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_332 = mul i32 %sext_ln1317, i32 %sext_ln198_68"   --->   Operation 1035 'mul' 'r_V_332' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1036 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_333 = mul i32 %sext_ln1317_1, i32 %sext_ln198_69"   --->   Operation 1036 'mul' 'r_V_333' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1037 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_334 = mul i32 %sext_ln1317_2, i32 %sext_ln198_70"   --->   Operation 1037 'mul' 'r_V_334' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1038 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_335 = mul i32 %sext_ln1317_3, i32 %sext_ln198_71"   --->   Operation 1038 'mul' 'r_V_335' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1039 [1/2] (1.23ns)   --->   "%output_buffer_17_load = load i9 %output_buffer_17_addr"   --->   Operation 1039 'load' 'output_buffer_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%lhs_17 = trunc i32 %output_buffer_17_load"   --->   Operation 1040 'trunc' 'lhs_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_336 = mul i32 %sext_ln1317, i32 %sext_ln198_72"   --->   Operation 1041 'mul' 'r_V_336' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1042 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_337 = mul i32 %sext_ln1317_1, i32 %sext_ln198_73"   --->   Operation 1042 'mul' 'r_V_337' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1043 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_338 = mul i32 %sext_ln1317_2, i32 %sext_ln198_74"   --->   Operation 1043 'mul' 'r_V_338' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1044 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_339 = mul i32 %sext_ln1317_3, i32 %sext_ln198_75"   --->   Operation 1044 'mul' 'r_V_339' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1045 [1/2] (1.23ns)   --->   "%output_buffer_18_load = load i9 %output_buffer_18_addr"   --->   Operation 1045 'load' 'output_buffer_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%lhs_18 = trunc i32 %output_buffer_18_load"   --->   Operation 1046 'trunc' 'lhs_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1047 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_340 = mul i32 %sext_ln1317, i32 %sext_ln198_76"   --->   Operation 1047 'mul' 'r_V_340' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1048 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_341 = mul i32 %sext_ln1317_1, i32 %sext_ln198_77"   --->   Operation 1048 'mul' 'r_V_341' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1049 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_342 = mul i32 %sext_ln1317_2, i32 %sext_ln198_78"   --->   Operation 1049 'mul' 'r_V_342' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1050 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_343 = mul i32 %sext_ln1317_3, i32 %sext_ln198_79"   --->   Operation 1050 'mul' 'r_V_343' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1051 [1/2] (1.23ns)   --->   "%output_buffer_19_load = load i9 %output_buffer_19_addr"   --->   Operation 1051 'load' 'output_buffer_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%lhs_19 = trunc i32 %output_buffer_19_load"   --->   Operation 1052 'trunc' 'lhs_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_344 = mul i32 %sext_ln1317, i32 %sext_ln198_80"   --->   Operation 1053 'mul' 'r_V_344' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1054 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_345 = mul i32 %sext_ln1317_1, i32 %sext_ln198_81"   --->   Operation 1054 'mul' 'r_V_345' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1055 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_346 = mul i32 %sext_ln1317_2, i32 %sext_ln198_82"   --->   Operation 1055 'mul' 'r_V_346' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1056 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_347 = mul i32 %sext_ln1317_3, i32 %sext_ln198_83"   --->   Operation 1056 'mul' 'r_V_347' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1057 [1/2] (1.23ns)   --->   "%output_buffer_20_load = load i9 %output_buffer_20_addr"   --->   Operation 1057 'load' 'output_buffer_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%lhs_20 = trunc i32 %output_buffer_20_load"   --->   Operation 1058 'trunc' 'lhs_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1059 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_348 = mul i32 %sext_ln1317, i32 %sext_ln198_84"   --->   Operation 1059 'mul' 'r_V_348' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1060 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_349 = mul i32 %sext_ln1317_1, i32 %sext_ln198_85"   --->   Operation 1060 'mul' 'r_V_349' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1061 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_350 = mul i32 %sext_ln1317_2, i32 %sext_ln198_86"   --->   Operation 1061 'mul' 'r_V_350' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1062 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_351 = mul i32 %sext_ln1317_3, i32 %sext_ln198_87"   --->   Operation 1062 'mul' 'r_V_351' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1063 [1/2] (1.23ns)   --->   "%output_buffer_21_load = load i9 %output_buffer_21_addr"   --->   Operation 1063 'load' 'output_buffer_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%lhs_21 = trunc i32 %output_buffer_21_load"   --->   Operation 1064 'trunc' 'lhs_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1065 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_352 = mul i32 %sext_ln1317, i32 %sext_ln198_88"   --->   Operation 1065 'mul' 'r_V_352' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1066 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_353 = mul i32 %sext_ln1317_1, i32 %sext_ln198_89"   --->   Operation 1066 'mul' 'r_V_353' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1067 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_354 = mul i32 %sext_ln1317_2, i32 %sext_ln198_90"   --->   Operation 1067 'mul' 'r_V_354' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1068 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_355 = mul i32 %sext_ln1317_3, i32 %sext_ln198_91"   --->   Operation 1068 'mul' 'r_V_355' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1069 [1/2] (1.23ns)   --->   "%output_buffer_22_load = load i9 %output_buffer_22_addr"   --->   Operation 1069 'load' 'output_buffer_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%lhs_22 = trunc i32 %output_buffer_22_load"   --->   Operation 1070 'trunc' 'lhs_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1071 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_356 = mul i32 %sext_ln1317, i32 %sext_ln198_92"   --->   Operation 1071 'mul' 'r_V_356' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1072 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_357 = mul i32 %sext_ln1317_1, i32 %sext_ln198_93"   --->   Operation 1072 'mul' 'r_V_357' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1073 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_358 = mul i32 %sext_ln1317_2, i32 %sext_ln198_94"   --->   Operation 1073 'mul' 'r_V_358' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1074 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_359 = mul i32 %sext_ln1317_3, i32 %sext_ln198_95"   --->   Operation 1074 'mul' 'r_V_359' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1075 [1/2] (1.23ns)   --->   "%output_buffer_23_load = load i9 %output_buffer_23_addr"   --->   Operation 1075 'load' 'output_buffer_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%lhs_23 = trunc i32 %output_buffer_23_load"   --->   Operation 1076 'trunc' 'lhs_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1077 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_360 = mul i32 %sext_ln1317, i32 %sext_ln198_96"   --->   Operation 1077 'mul' 'r_V_360' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1078 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_361 = mul i32 %sext_ln1317_1, i32 %sext_ln198_97"   --->   Operation 1078 'mul' 'r_V_361' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1079 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_362 = mul i32 %sext_ln1317_2, i32 %sext_ln198_98"   --->   Operation 1079 'mul' 'r_V_362' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1080 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_363 = mul i32 %sext_ln1317_3, i32 %sext_ln198_99"   --->   Operation 1080 'mul' 'r_V_363' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1081 [1/2] (1.23ns)   --->   "%output_buffer_24_load = load i9 %output_buffer_24_addr"   --->   Operation 1081 'load' 'output_buffer_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%lhs_24 = trunc i32 %output_buffer_24_load"   --->   Operation 1082 'trunc' 'lhs_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1083 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_364 = mul i32 %sext_ln1317, i32 %sext_ln198_100"   --->   Operation 1083 'mul' 'r_V_364' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1084 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_365 = mul i32 %sext_ln1317_1, i32 %sext_ln198_101"   --->   Operation 1084 'mul' 'r_V_365' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1085 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_366 = mul i32 %sext_ln1317_2, i32 %sext_ln198_102"   --->   Operation 1085 'mul' 'r_V_366' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1086 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_367 = mul i32 %sext_ln1317_3, i32 %sext_ln198_103"   --->   Operation 1086 'mul' 'r_V_367' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1087 [1/2] (1.23ns)   --->   "%output_buffer_25_load = load i9 %output_buffer_25_addr"   --->   Operation 1087 'load' 'output_buffer_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%lhs_25 = trunc i32 %output_buffer_25_load"   --->   Operation 1088 'trunc' 'lhs_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_368 = mul i32 %sext_ln1317, i32 %sext_ln198_104"   --->   Operation 1089 'mul' 'r_V_368' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1090 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_369 = mul i32 %sext_ln1317_1, i32 %sext_ln198_105"   --->   Operation 1090 'mul' 'r_V_369' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1091 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_370 = mul i32 %sext_ln1317_2, i32 %sext_ln198_106"   --->   Operation 1091 'mul' 'r_V_370' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1092 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_371 = mul i32 %sext_ln1317_3, i32 %sext_ln198_107"   --->   Operation 1092 'mul' 'r_V_371' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1093 [1/2] (1.23ns)   --->   "%output_buffer_26_load = load i9 %output_buffer_26_addr"   --->   Operation 1093 'load' 'output_buffer_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%lhs_26 = trunc i32 %output_buffer_26_load"   --->   Operation 1094 'trunc' 'lhs_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1095 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_372 = mul i32 %sext_ln1317, i32 %sext_ln198_108"   --->   Operation 1095 'mul' 'r_V_372' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1096 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_373 = mul i32 %sext_ln1317_1, i32 %sext_ln198_109"   --->   Operation 1096 'mul' 'r_V_373' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1097 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_374 = mul i32 %sext_ln1317_2, i32 %sext_ln198_110"   --->   Operation 1097 'mul' 'r_V_374' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1098 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_375 = mul i32 %sext_ln1317_3, i32 %sext_ln198_111"   --->   Operation 1098 'mul' 'r_V_375' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1099 [1/2] (1.23ns)   --->   "%output_buffer_27_load = load i9 %output_buffer_27_addr"   --->   Operation 1099 'load' 'output_buffer_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%lhs_27 = trunc i32 %output_buffer_27_load"   --->   Operation 1100 'trunc' 'lhs_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1101 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_376 = mul i32 %sext_ln1317, i32 %sext_ln198_112"   --->   Operation 1101 'mul' 'r_V_376' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1102 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_377 = mul i32 %sext_ln1317_1, i32 %sext_ln198_113"   --->   Operation 1102 'mul' 'r_V_377' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1103 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_378 = mul i32 %sext_ln1317_2, i32 %sext_ln198_114"   --->   Operation 1103 'mul' 'r_V_378' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1104 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_379 = mul i32 %sext_ln1317_3, i32 %sext_ln198_115"   --->   Operation 1104 'mul' 'r_V_379' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1105 [1/2] (1.23ns)   --->   "%output_buffer_28_load = load i9 %output_buffer_28_addr"   --->   Operation 1105 'load' 'output_buffer_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%lhs_28 = trunc i32 %output_buffer_28_load"   --->   Operation 1106 'trunc' 'lhs_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_380 = mul i32 %sext_ln1317, i32 %sext_ln198_116"   --->   Operation 1107 'mul' 'r_V_380' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1108 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_381 = mul i32 %sext_ln1317_1, i32 %sext_ln198_117"   --->   Operation 1108 'mul' 'r_V_381' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1109 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_382 = mul i32 %sext_ln1317_2, i32 %sext_ln198_118"   --->   Operation 1109 'mul' 'r_V_382' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1110 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_383 = mul i32 %sext_ln1317_3, i32 %sext_ln198_119"   --->   Operation 1110 'mul' 'r_V_383' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1111 [1/2] (1.23ns)   --->   "%output_buffer_29_load = load i9 %output_buffer_29_addr"   --->   Operation 1111 'load' 'output_buffer_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%lhs_29 = trunc i32 %output_buffer_29_load"   --->   Operation 1112 'trunc' 'lhs_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_384 = mul i32 %sext_ln1317, i32 %sext_ln198_120"   --->   Operation 1113 'mul' 'r_V_384' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1114 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_385 = mul i32 %sext_ln1317_1, i32 %sext_ln198_121"   --->   Operation 1114 'mul' 'r_V_385' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1115 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_386 = mul i32 %sext_ln1317_2, i32 %sext_ln198_122"   --->   Operation 1115 'mul' 'r_V_386' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1116 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_387 = mul i32 %sext_ln1317_3, i32 %sext_ln198_123"   --->   Operation 1116 'mul' 'r_V_387' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1117 [1/2] (1.23ns)   --->   "%output_buffer_30_load = load i9 %output_buffer_30_addr"   --->   Operation 1117 'load' 'output_buffer_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%lhs_30 = trunc i32 %output_buffer_30_load"   --->   Operation 1118 'trunc' 'lhs_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1119 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_388 = mul i32 %sext_ln1317, i32 %sext_ln198_124"   --->   Operation 1119 'mul' 'r_V_388' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1120 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_389 = mul i32 %sext_ln1317_1, i32 %sext_ln198_125"   --->   Operation 1120 'mul' 'r_V_389' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1121 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_390 = mul i32 %sext_ln1317_2, i32 %sext_ln198_126"   --->   Operation 1121 'mul' 'r_V_390' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1122 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_391 = mul i32 %sext_ln1317_3, i32 %sext_ln198_127"   --->   Operation 1122 'mul' 'r_V_391' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1123 [1/2] (1.23ns)   --->   "%output_buffer_31_load = load i9 %output_buffer_31_addr"   --->   Operation 1123 'load' 'output_buffer_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%lhs_31 = trunc i32 %output_buffer_31_load"   --->   Operation 1124 'trunc' 'lhs_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.28ns)   --->   "%xor_ln213 = xor i1 %trunc_ln207, i1 1" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1125 'xor' 'xor_ln213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1126 [1/2] (1.23ns)   --->   "%input_buffer_0_0_load_4 = load i9 %input_buffer_0_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1126 'load' 'input_buffer_0_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1127 [1/2] (1.23ns)   --->   "%input_buffer_0_1_load_4 = load i9 %input_buffer_0_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1127 'load' 'input_buffer_0_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1128 [1/1] (0.42ns)   --->   "%f_tp_V_4 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_0_load_4, i16 %input_buffer_0_1_load_4, i1 %xor_ln213" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1128 'mux' 'f_tp_V_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1317_4 = sext i16 %f_tp_V_4"   --->   Operation 1129 'sext' 'sext_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1130 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_392 = mul i32 %sext_ln1317_4, i32 %sext_ln198"   --->   Operation 1130 'mul' 'r_V_392' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1131 [1/2] (1.23ns)   --->   "%input_buffer_1_0_load_4 = load i9 %input_buffer_1_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1131 'load' 'input_buffer_1_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1132 [1/2] (1.23ns)   --->   "%input_buffer_1_1_load_4 = load i9 %input_buffer_1_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1132 'load' 'input_buffer_1_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1133 [1/1] (0.42ns)   --->   "%f_tp_V_5 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_0_load_4, i16 %input_buffer_1_1_load_4, i1 %xor_ln213" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1133 'mux' 'f_tp_V_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1317_5 = sext i16 %f_tp_V_5"   --->   Operation 1134 'sext' 'sext_ln1317_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1135 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_393 = mul i32 %sext_ln1317_5, i32 %sext_ln198_1"   --->   Operation 1135 'mul' 'r_V_393' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1136 [1/2] (1.23ns)   --->   "%input_buffer_2_0_load_4 = load i9 %input_buffer_2_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1136 'load' 'input_buffer_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1137 [1/2] (1.23ns)   --->   "%input_buffer_2_1_load_4 = load i9 %input_buffer_2_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1137 'load' 'input_buffer_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1138 [1/1] (0.42ns)   --->   "%f_tp_V_6 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_0_load_4, i16 %input_buffer_2_1_load_4, i1 %xor_ln213" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1138 'mux' 'f_tp_V_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln1317_6 = sext i16 %f_tp_V_6"   --->   Operation 1139 'sext' 'sext_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1140 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_394 = mul i32 %sext_ln1317_6, i32 %sext_ln198_2"   --->   Operation 1140 'mul' 'r_V_394' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1141 [1/2] (1.23ns)   --->   "%input_buffer_3_0_load_4 = load i9 %input_buffer_3_0_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1141 'load' 'input_buffer_3_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1142 [1/2] (1.23ns)   --->   "%input_buffer_3_1_load_4 = load i9 %input_buffer_3_1_addr_31" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1142 'load' 'input_buffer_3_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 450> <RAM>
ST_4 : Operation 1143 [1/1] (0.42ns)   --->   "%f_tp_V_7 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_0_load_4, i16 %input_buffer_3_1_load_4, i1 %xor_ln213" [Conv_Tile129/Conv_core.cpp:213]   --->   Operation 1143 'mux' 'f_tp_V_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln1317_7 = sext i16 %f_tp_V_7"   --->   Operation 1144 'sext' 'sext_ln1317_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1145 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_395 = mul i32 %sext_ln1317_7, i32 %sext_ln198_3"   --->   Operation 1145 'mul' 'r_V_395' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%lhs_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_0_load, i32 16, i32 31"   --->   Operation 1146 'partselect' 'lhs_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1147 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_396 = mul i32 %sext_ln1317_4, i32 %sext_ln198_4"   --->   Operation 1147 'mul' 'r_V_396' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1148 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_397 = mul i32 %sext_ln1317_5, i32 %sext_ln198_5"   --->   Operation 1148 'mul' 'r_V_397' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1149 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_398 = mul i32 %sext_ln1317_6, i32 %sext_ln198_6"   --->   Operation 1149 'mul' 'r_V_398' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1150 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_399 = mul i32 %sext_ln1317_7, i32 %sext_ln198_7"   --->   Operation 1150 'mul' 'r_V_399' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%lhs_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_1_load, i32 16, i32 31"   --->   Operation 1151 'partselect' 'lhs_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_400 = mul i32 %sext_ln1317_4, i32 %sext_ln198_8"   --->   Operation 1152 'mul' 'r_V_400' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1153 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_401 = mul i32 %sext_ln1317_5, i32 %sext_ln198_9"   --->   Operation 1153 'mul' 'r_V_401' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1154 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_402 = mul i32 %sext_ln1317_6, i32 %sext_ln198_10"   --->   Operation 1154 'mul' 'r_V_402' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1155 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_403 = mul i32 %sext_ln1317_7, i32 %sext_ln198_11"   --->   Operation 1155 'mul' 'r_V_403' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%lhs_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_2_load, i32 16, i32 31"   --->   Operation 1156 'partselect' 'lhs_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1157 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_404 = mul i32 %sext_ln1317_4, i32 %sext_ln198_12"   --->   Operation 1157 'mul' 'r_V_404' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1158 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_405 = mul i32 %sext_ln1317_5, i32 %sext_ln198_13"   --->   Operation 1158 'mul' 'r_V_405' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1159 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_406 = mul i32 %sext_ln1317_6, i32 %sext_ln198_14"   --->   Operation 1159 'mul' 'r_V_406' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1160 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_407 = mul i32 %sext_ln1317_7, i32 %sext_ln198_15"   --->   Operation 1160 'mul' 'r_V_407' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%lhs_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_3_load, i32 16, i32 31"   --->   Operation 1161 'partselect' 'lhs_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_408 = mul i32 %sext_ln1317_4, i32 %sext_ln198_16"   --->   Operation 1162 'mul' 'r_V_408' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1163 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_409 = mul i32 %sext_ln1317_5, i32 %sext_ln198_17"   --->   Operation 1163 'mul' 'r_V_409' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1164 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_410 = mul i32 %sext_ln1317_6, i32 %sext_ln198_18"   --->   Operation 1164 'mul' 'r_V_410' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1165 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_411 = mul i32 %sext_ln1317_7, i32 %sext_ln198_19"   --->   Operation 1165 'mul' 'r_V_411' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%lhs_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_4_load, i32 16, i32 31"   --->   Operation 1166 'partselect' 'lhs_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1167 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_412 = mul i32 %sext_ln1317_4, i32 %sext_ln198_20"   --->   Operation 1167 'mul' 'r_V_412' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1168 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_413 = mul i32 %sext_ln1317_5, i32 %sext_ln198_21"   --->   Operation 1168 'mul' 'r_V_413' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1169 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_414 = mul i32 %sext_ln1317_6, i32 %sext_ln198_22"   --->   Operation 1169 'mul' 'r_V_414' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1170 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_415 = mul i32 %sext_ln1317_7, i32 %sext_ln198_23"   --->   Operation 1170 'mul' 'r_V_415' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%lhs_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_5_load, i32 16, i32 31"   --->   Operation 1171 'partselect' 'lhs_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_416 = mul i32 %sext_ln1317_4, i32 %sext_ln198_24"   --->   Operation 1172 'mul' 'r_V_416' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1173 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_417 = mul i32 %sext_ln1317_5, i32 %sext_ln198_25"   --->   Operation 1173 'mul' 'r_V_417' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1174 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_418 = mul i32 %sext_ln1317_6, i32 %sext_ln198_26"   --->   Operation 1174 'mul' 'r_V_418' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1175 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_419 = mul i32 %sext_ln1317_7, i32 %sext_ln198_27"   --->   Operation 1175 'mul' 'r_V_419' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%lhs_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_6_load, i32 16, i32 31"   --->   Operation 1176 'partselect' 'lhs_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_420 = mul i32 %sext_ln1317_4, i32 %sext_ln198_28"   --->   Operation 1177 'mul' 'r_V_420' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1178 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_421 = mul i32 %sext_ln1317_5, i32 %sext_ln198_29"   --->   Operation 1178 'mul' 'r_V_421' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1179 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_422 = mul i32 %sext_ln1317_6, i32 %sext_ln198_30"   --->   Operation 1179 'mul' 'r_V_422' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1180 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_423 = mul i32 %sext_ln1317_7, i32 %sext_ln198_31"   --->   Operation 1180 'mul' 'r_V_423' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%lhs_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_7_load, i32 16, i32 31"   --->   Operation 1181 'partselect' 'lhs_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1182 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_424 = mul i32 %sext_ln1317_4, i32 %sext_ln198_32"   --->   Operation 1182 'mul' 'r_V_424' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1183 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_425 = mul i32 %sext_ln1317_5, i32 %sext_ln198_33"   --->   Operation 1183 'mul' 'r_V_425' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1184 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_426 = mul i32 %sext_ln1317_6, i32 %sext_ln198_34"   --->   Operation 1184 'mul' 'r_V_426' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1185 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_427 = mul i32 %sext_ln1317_7, i32 %sext_ln198_35"   --->   Operation 1185 'mul' 'r_V_427' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1186 [1/1] (0.00ns)   --->   "%lhs_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_8_load, i32 16, i32 31"   --->   Operation 1186 'partselect' 'lhs_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1187 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_428 = mul i32 %sext_ln1317_4, i32 %sext_ln198_36"   --->   Operation 1187 'mul' 'r_V_428' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1188 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_429 = mul i32 %sext_ln1317_5, i32 %sext_ln198_37"   --->   Operation 1188 'mul' 'r_V_429' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1189 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_430 = mul i32 %sext_ln1317_6, i32 %sext_ln198_38"   --->   Operation 1189 'mul' 'r_V_430' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1190 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_431 = mul i32 %sext_ln1317_7, i32 %sext_ln198_39"   --->   Operation 1190 'mul' 'r_V_431' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%lhs_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_9_load, i32 16, i32 31"   --->   Operation 1191 'partselect' 'lhs_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1192 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_432 = mul i32 %sext_ln1317_4, i32 %sext_ln198_40"   --->   Operation 1192 'mul' 'r_V_432' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1193 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_433 = mul i32 %sext_ln1317_5, i32 %sext_ln198_41"   --->   Operation 1193 'mul' 'r_V_433' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1194 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_434 = mul i32 %sext_ln1317_6, i32 %sext_ln198_42"   --->   Operation 1194 'mul' 'r_V_434' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1195 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_435 = mul i32 %sext_ln1317_7, i32 %sext_ln198_43"   --->   Operation 1195 'mul' 'r_V_435' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%lhs_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_10_load, i32 16, i32 31"   --->   Operation 1196 'partselect' 'lhs_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1197 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_436 = mul i32 %sext_ln1317_4, i32 %sext_ln198_44"   --->   Operation 1197 'mul' 'r_V_436' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1198 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_437 = mul i32 %sext_ln1317_5, i32 %sext_ln198_45"   --->   Operation 1198 'mul' 'r_V_437' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1199 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_438 = mul i32 %sext_ln1317_6, i32 %sext_ln198_46"   --->   Operation 1199 'mul' 'r_V_438' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1200 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_439 = mul i32 %sext_ln1317_7, i32 %sext_ln198_47"   --->   Operation 1200 'mul' 'r_V_439' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%lhs_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_11_load, i32 16, i32 31"   --->   Operation 1201 'partselect' 'lhs_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1202 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_440 = mul i32 %sext_ln1317_4, i32 %sext_ln198_48"   --->   Operation 1202 'mul' 'r_V_440' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1203 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_441 = mul i32 %sext_ln1317_5, i32 %sext_ln198_49"   --->   Operation 1203 'mul' 'r_V_441' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1204 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_442 = mul i32 %sext_ln1317_6, i32 %sext_ln198_50"   --->   Operation 1204 'mul' 'r_V_442' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1205 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_443 = mul i32 %sext_ln1317_7, i32 %sext_ln198_51"   --->   Operation 1205 'mul' 'r_V_443' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%lhs_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_12_load, i32 16, i32 31"   --->   Operation 1206 'partselect' 'lhs_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_444 = mul i32 %sext_ln1317_4, i32 %sext_ln198_52"   --->   Operation 1207 'mul' 'r_V_444' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1208 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_445 = mul i32 %sext_ln1317_5, i32 %sext_ln198_53"   --->   Operation 1208 'mul' 'r_V_445' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1209 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_446 = mul i32 %sext_ln1317_6, i32 %sext_ln198_54"   --->   Operation 1209 'mul' 'r_V_446' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1210 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_447 = mul i32 %sext_ln1317_7, i32 %sext_ln198_55"   --->   Operation 1210 'mul' 'r_V_447' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%lhs_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_13_load, i32 16, i32 31"   --->   Operation 1211 'partselect' 'lhs_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_448 = mul i32 %sext_ln1317_4, i32 %sext_ln198_56"   --->   Operation 1212 'mul' 'r_V_448' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1213 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_449 = mul i32 %sext_ln1317_5, i32 %sext_ln198_57"   --->   Operation 1213 'mul' 'r_V_449' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1214 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_450 = mul i32 %sext_ln1317_6, i32 %sext_ln198_58"   --->   Operation 1214 'mul' 'r_V_450' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1215 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_451 = mul i32 %sext_ln1317_7, i32 %sext_ln198_59"   --->   Operation 1215 'mul' 'r_V_451' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%lhs_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_14_load, i32 16, i32 31"   --->   Operation 1216 'partselect' 'lhs_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_452 = mul i32 %sext_ln1317_4, i32 %sext_ln198_60"   --->   Operation 1217 'mul' 'r_V_452' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1218 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_453 = mul i32 %sext_ln1317_5, i32 %sext_ln198_61"   --->   Operation 1218 'mul' 'r_V_453' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1219 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_454 = mul i32 %sext_ln1317_6, i32 %sext_ln198_62"   --->   Operation 1219 'mul' 'r_V_454' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1220 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_455 = mul i32 %sext_ln1317_7, i32 %sext_ln198_63"   --->   Operation 1220 'mul' 'r_V_455' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%lhs_47 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_15_load, i32 16, i32 31"   --->   Operation 1221 'partselect' 'lhs_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1222 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_456 = mul i32 %sext_ln1317_4, i32 %sext_ln198_64"   --->   Operation 1222 'mul' 'r_V_456' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1223 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_457 = mul i32 %sext_ln1317_5, i32 %sext_ln198_65"   --->   Operation 1223 'mul' 'r_V_457' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1224 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_458 = mul i32 %sext_ln1317_6, i32 %sext_ln198_66"   --->   Operation 1224 'mul' 'r_V_458' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1225 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_459 = mul i32 %sext_ln1317_7, i32 %sext_ln198_67"   --->   Operation 1225 'mul' 'r_V_459' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%lhs_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_16_load, i32 16, i32 31"   --->   Operation 1226 'partselect' 'lhs_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_460 = mul i32 %sext_ln1317_4, i32 %sext_ln198_68"   --->   Operation 1227 'mul' 'r_V_460' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1228 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_461 = mul i32 %sext_ln1317_5, i32 %sext_ln198_69"   --->   Operation 1228 'mul' 'r_V_461' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1229 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_462 = mul i32 %sext_ln1317_6, i32 %sext_ln198_70"   --->   Operation 1229 'mul' 'r_V_462' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1230 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_463 = mul i32 %sext_ln1317_7, i32 %sext_ln198_71"   --->   Operation 1230 'mul' 'r_V_463' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%lhs_49 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_17_load, i32 16, i32 31"   --->   Operation 1231 'partselect' 'lhs_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1232 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_464 = mul i32 %sext_ln1317_4, i32 %sext_ln198_72"   --->   Operation 1232 'mul' 'r_V_464' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1233 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_465 = mul i32 %sext_ln1317_5, i32 %sext_ln198_73"   --->   Operation 1233 'mul' 'r_V_465' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1234 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_466 = mul i32 %sext_ln1317_6, i32 %sext_ln198_74"   --->   Operation 1234 'mul' 'r_V_466' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1235 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_467 = mul i32 %sext_ln1317_7, i32 %sext_ln198_75"   --->   Operation 1235 'mul' 'r_V_467' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%lhs_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_18_load, i32 16, i32 31"   --->   Operation 1236 'partselect' 'lhs_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_468 = mul i32 %sext_ln1317_4, i32 %sext_ln198_76"   --->   Operation 1237 'mul' 'r_V_468' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1238 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_469 = mul i32 %sext_ln1317_5, i32 %sext_ln198_77"   --->   Operation 1238 'mul' 'r_V_469' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1239 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_470 = mul i32 %sext_ln1317_6, i32 %sext_ln198_78"   --->   Operation 1239 'mul' 'r_V_470' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1240 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_471 = mul i32 %sext_ln1317_7, i32 %sext_ln198_79"   --->   Operation 1240 'mul' 'r_V_471' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%lhs_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_19_load, i32 16, i32 31"   --->   Operation 1241 'partselect' 'lhs_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_472 = mul i32 %sext_ln1317_4, i32 %sext_ln198_80"   --->   Operation 1242 'mul' 'r_V_472' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1243 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_473 = mul i32 %sext_ln1317_5, i32 %sext_ln198_81"   --->   Operation 1243 'mul' 'r_V_473' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1244 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_474 = mul i32 %sext_ln1317_6, i32 %sext_ln198_82"   --->   Operation 1244 'mul' 'r_V_474' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1245 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_475 = mul i32 %sext_ln1317_7, i32 %sext_ln198_83"   --->   Operation 1245 'mul' 'r_V_475' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%lhs_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_20_load, i32 16, i32 31"   --->   Operation 1246 'partselect' 'lhs_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_476 = mul i32 %sext_ln1317_4, i32 %sext_ln198_84"   --->   Operation 1247 'mul' 'r_V_476' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1248 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_477 = mul i32 %sext_ln1317_5, i32 %sext_ln198_85"   --->   Operation 1248 'mul' 'r_V_477' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1249 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_478 = mul i32 %sext_ln1317_6, i32 %sext_ln198_86"   --->   Operation 1249 'mul' 'r_V_478' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1250 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_479 = mul i32 %sext_ln1317_7, i32 %sext_ln198_87"   --->   Operation 1250 'mul' 'r_V_479' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%lhs_53 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_21_load, i32 16, i32 31"   --->   Operation 1251 'partselect' 'lhs_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_480 = mul i32 %sext_ln1317_4, i32 %sext_ln198_88"   --->   Operation 1252 'mul' 'r_V_480' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1253 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_481 = mul i32 %sext_ln1317_5, i32 %sext_ln198_89"   --->   Operation 1253 'mul' 'r_V_481' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1254 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_482 = mul i32 %sext_ln1317_6, i32 %sext_ln198_90"   --->   Operation 1254 'mul' 'r_V_482' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1255 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_483 = mul i32 %sext_ln1317_7, i32 %sext_ln198_91"   --->   Operation 1255 'mul' 'r_V_483' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%lhs_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_22_load, i32 16, i32 31"   --->   Operation 1256 'partselect' 'lhs_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_484 = mul i32 %sext_ln1317_4, i32 %sext_ln198_92"   --->   Operation 1257 'mul' 'r_V_484' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1258 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_485 = mul i32 %sext_ln1317_5, i32 %sext_ln198_93"   --->   Operation 1258 'mul' 'r_V_485' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1259 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_486 = mul i32 %sext_ln1317_6, i32 %sext_ln198_94"   --->   Operation 1259 'mul' 'r_V_486' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1260 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_487 = mul i32 %sext_ln1317_7, i32 %sext_ln198_95"   --->   Operation 1260 'mul' 'r_V_487' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1261 [1/1] (0.00ns)   --->   "%lhs_55 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_23_load, i32 16, i32 31"   --->   Operation 1261 'partselect' 'lhs_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1262 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_488 = mul i32 %sext_ln1317_4, i32 %sext_ln198_96"   --->   Operation 1262 'mul' 'r_V_488' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1263 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_489 = mul i32 %sext_ln1317_5, i32 %sext_ln198_97"   --->   Operation 1263 'mul' 'r_V_489' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1264 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_490 = mul i32 %sext_ln1317_6, i32 %sext_ln198_98"   --->   Operation 1264 'mul' 'r_V_490' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1265 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_491 = mul i32 %sext_ln1317_7, i32 %sext_ln198_99"   --->   Operation 1265 'mul' 'r_V_491' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1266 [1/1] (0.00ns)   --->   "%lhs_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_24_load, i32 16, i32 31"   --->   Operation 1266 'partselect' 'lhs_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1267 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_492 = mul i32 %sext_ln1317_4, i32 %sext_ln198_100"   --->   Operation 1267 'mul' 'r_V_492' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1268 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_493 = mul i32 %sext_ln1317_5, i32 %sext_ln198_101"   --->   Operation 1268 'mul' 'r_V_493' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1269 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_494 = mul i32 %sext_ln1317_6, i32 %sext_ln198_102"   --->   Operation 1269 'mul' 'r_V_494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1270 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_495 = mul i32 %sext_ln1317_7, i32 %sext_ln198_103"   --->   Operation 1270 'mul' 'r_V_495' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%lhs_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_25_load, i32 16, i32 31"   --->   Operation 1271 'partselect' 'lhs_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1272 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_496 = mul i32 %sext_ln1317_4, i32 %sext_ln198_104"   --->   Operation 1272 'mul' 'r_V_496' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1273 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_497 = mul i32 %sext_ln1317_5, i32 %sext_ln198_105"   --->   Operation 1273 'mul' 'r_V_497' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1274 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_498 = mul i32 %sext_ln1317_6, i32 %sext_ln198_106"   --->   Operation 1274 'mul' 'r_V_498' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1275 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_499 = mul i32 %sext_ln1317_7, i32 %sext_ln198_107"   --->   Operation 1275 'mul' 'r_V_499' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1276 [1/1] (0.00ns)   --->   "%lhs_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_26_load, i32 16, i32 31"   --->   Operation 1276 'partselect' 'lhs_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1277 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_500 = mul i32 %sext_ln1317_4, i32 %sext_ln198_108"   --->   Operation 1277 'mul' 'r_V_500' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1278 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_501 = mul i32 %sext_ln1317_5, i32 %sext_ln198_109"   --->   Operation 1278 'mul' 'r_V_501' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1279 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_502 = mul i32 %sext_ln1317_6, i32 %sext_ln198_110"   --->   Operation 1279 'mul' 'r_V_502' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1280 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_503 = mul i32 %sext_ln1317_7, i32 %sext_ln198_111"   --->   Operation 1280 'mul' 'r_V_503' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1281 [1/1] (0.00ns)   --->   "%lhs_59 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_27_load, i32 16, i32 31"   --->   Operation 1281 'partselect' 'lhs_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_504 = mul i32 %sext_ln1317_4, i32 %sext_ln198_112"   --->   Operation 1282 'mul' 'r_V_504' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1283 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_505 = mul i32 %sext_ln1317_5, i32 %sext_ln198_113"   --->   Operation 1283 'mul' 'r_V_505' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1284 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_506 = mul i32 %sext_ln1317_6, i32 %sext_ln198_114"   --->   Operation 1284 'mul' 'r_V_506' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1285 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_507 = mul i32 %sext_ln1317_7, i32 %sext_ln198_115"   --->   Operation 1285 'mul' 'r_V_507' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%lhs_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_28_load, i32 16, i32 31"   --->   Operation 1286 'partselect' 'lhs_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_508 = mul i32 %sext_ln1317_4, i32 %sext_ln198_116"   --->   Operation 1287 'mul' 'r_V_508' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1288 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_509 = mul i32 %sext_ln1317_5, i32 %sext_ln198_117"   --->   Operation 1288 'mul' 'r_V_509' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1289 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_510 = mul i32 %sext_ln1317_6, i32 %sext_ln198_118"   --->   Operation 1289 'mul' 'r_V_510' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1290 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_511 = mul i32 %sext_ln1317_7, i32 %sext_ln198_119"   --->   Operation 1290 'mul' 'r_V_511' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1291 [1/1] (0.00ns)   --->   "%lhs_61 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_29_load, i32 16, i32 31"   --->   Operation 1291 'partselect' 'lhs_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1292 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_512 = mul i32 %sext_ln1317_4, i32 %sext_ln198_120"   --->   Operation 1292 'mul' 'r_V_512' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1293 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_513 = mul i32 %sext_ln1317_5, i32 %sext_ln198_121"   --->   Operation 1293 'mul' 'r_V_513' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1294 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_514 = mul i32 %sext_ln1317_6, i32 %sext_ln198_122"   --->   Operation 1294 'mul' 'r_V_514' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1295 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_515 = mul i32 %sext_ln1317_7, i32 %sext_ln198_123"   --->   Operation 1295 'mul' 'r_V_515' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1296 [1/1] (0.00ns)   --->   "%lhs_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_30_load, i32 16, i32 31"   --->   Operation 1296 'partselect' 'lhs_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1297 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_516 = mul i32 %sext_ln1317_4, i32 %sext_ln198_124"   --->   Operation 1297 'mul' 'r_V_516' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1298 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_517 = mul i32 %sext_ln1317_5, i32 %sext_ln198_125"   --->   Operation 1298 'mul' 'r_V_517' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1299 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_518 = mul i32 %sext_ln1317_6, i32 %sext_ln198_126"   --->   Operation 1299 'mul' 'r_V_518' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1300 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_519 = mul i32 %sext_ln1317_7, i32 %sext_ln198_127"   --->   Operation 1300 'mul' 'r_V_519' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%lhs_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %output_buffer_31_load, i32 16, i32 31"   --->   Operation 1301 'partselect' 'lhs_63' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 1302 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_265 = mul i32 %sext_ln1317, i32 %sext_ln198"   --->   Operation 1302 'mul' 'r_V_265' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1303 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_266 = mul i32 %sext_ln1317_1, i32 %sext_ln198_1"   --->   Operation 1303 'mul' 'r_V_266' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1304 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1317_2, i32 %sext_ln198_2"   --->   Operation 1304 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1305 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_267 = mul i32 %sext_ln1317_3, i32 %sext_ln198_3"   --->   Operation 1305 'mul' 'r_V_267' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1306 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_268 = mul i32 %sext_ln1317, i32 %sext_ln198_4"   --->   Operation 1306 'mul' 'r_V_268' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1307 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_269 = mul i32 %sext_ln1317_1, i32 %sext_ln198_5"   --->   Operation 1307 'mul' 'r_V_269' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1308 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_270 = mul i32 %sext_ln1317_2, i32 %sext_ln198_6"   --->   Operation 1308 'mul' 'r_V_270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1309 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_271 = mul i32 %sext_ln1317_3, i32 %sext_ln198_7"   --->   Operation 1309 'mul' 'r_V_271' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1310 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_272 = mul i32 %sext_ln1317, i32 %sext_ln198_8"   --->   Operation 1310 'mul' 'r_V_272' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1311 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_273 = mul i32 %sext_ln1317_1, i32 %sext_ln198_9"   --->   Operation 1311 'mul' 'r_V_273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1312 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_274 = mul i32 %sext_ln1317_2, i32 %sext_ln198_10"   --->   Operation 1312 'mul' 'r_V_274' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1313 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_275 = mul i32 %sext_ln1317_3, i32 %sext_ln198_11"   --->   Operation 1313 'mul' 'r_V_275' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1314 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_276 = mul i32 %sext_ln1317, i32 %sext_ln198_12"   --->   Operation 1314 'mul' 'r_V_276' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1315 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_277 = mul i32 %sext_ln1317_1, i32 %sext_ln198_13"   --->   Operation 1315 'mul' 'r_V_277' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1316 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_278 = mul i32 %sext_ln1317_2, i32 %sext_ln198_14"   --->   Operation 1316 'mul' 'r_V_278' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1317 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_279 = mul i32 %sext_ln1317_3, i32 %sext_ln198_15"   --->   Operation 1317 'mul' 'r_V_279' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1318 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_280 = mul i32 %sext_ln1317, i32 %sext_ln198_16"   --->   Operation 1318 'mul' 'r_V_280' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1319 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_281 = mul i32 %sext_ln1317_1, i32 %sext_ln198_17"   --->   Operation 1319 'mul' 'r_V_281' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1320 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_282 = mul i32 %sext_ln1317_2, i32 %sext_ln198_18"   --->   Operation 1320 'mul' 'r_V_282' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1321 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_283 = mul i32 %sext_ln1317_3, i32 %sext_ln198_19"   --->   Operation 1321 'mul' 'r_V_283' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1322 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_284 = mul i32 %sext_ln1317, i32 %sext_ln198_20"   --->   Operation 1322 'mul' 'r_V_284' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1323 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_285 = mul i32 %sext_ln1317_1, i32 %sext_ln198_21"   --->   Operation 1323 'mul' 'r_V_285' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1324 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_286 = mul i32 %sext_ln1317_2, i32 %sext_ln198_22"   --->   Operation 1324 'mul' 'r_V_286' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1325 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_287 = mul i32 %sext_ln1317_3, i32 %sext_ln198_23"   --->   Operation 1325 'mul' 'r_V_287' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1326 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_288 = mul i32 %sext_ln1317, i32 %sext_ln198_24"   --->   Operation 1326 'mul' 'r_V_288' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1327 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_289 = mul i32 %sext_ln1317_1, i32 %sext_ln198_25"   --->   Operation 1327 'mul' 'r_V_289' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1328 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_290 = mul i32 %sext_ln1317_2, i32 %sext_ln198_26"   --->   Operation 1328 'mul' 'r_V_290' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1329 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_291 = mul i32 %sext_ln1317_3, i32 %sext_ln198_27"   --->   Operation 1329 'mul' 'r_V_291' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1330 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_292 = mul i32 %sext_ln1317, i32 %sext_ln198_28"   --->   Operation 1330 'mul' 'r_V_292' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1331 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_293 = mul i32 %sext_ln1317_1, i32 %sext_ln198_29"   --->   Operation 1331 'mul' 'r_V_293' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1332 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_294 = mul i32 %sext_ln1317_2, i32 %sext_ln198_30"   --->   Operation 1332 'mul' 'r_V_294' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1333 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_295 = mul i32 %sext_ln1317_3, i32 %sext_ln198_31"   --->   Operation 1333 'mul' 'r_V_295' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1334 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_296 = mul i32 %sext_ln1317, i32 %sext_ln198_32"   --->   Operation 1334 'mul' 'r_V_296' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1335 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_297 = mul i32 %sext_ln1317_1, i32 %sext_ln198_33"   --->   Operation 1335 'mul' 'r_V_297' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1336 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_298 = mul i32 %sext_ln1317_2, i32 %sext_ln198_34"   --->   Operation 1336 'mul' 'r_V_298' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1337 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_299 = mul i32 %sext_ln1317_3, i32 %sext_ln198_35"   --->   Operation 1337 'mul' 'r_V_299' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1338 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_300 = mul i32 %sext_ln1317, i32 %sext_ln198_36"   --->   Operation 1338 'mul' 'r_V_300' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1339 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_301 = mul i32 %sext_ln1317_1, i32 %sext_ln198_37"   --->   Operation 1339 'mul' 'r_V_301' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1340 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_302 = mul i32 %sext_ln1317_2, i32 %sext_ln198_38"   --->   Operation 1340 'mul' 'r_V_302' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1341 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_303 = mul i32 %sext_ln1317_3, i32 %sext_ln198_39"   --->   Operation 1341 'mul' 'r_V_303' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1342 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_304 = mul i32 %sext_ln1317, i32 %sext_ln198_40"   --->   Operation 1342 'mul' 'r_V_304' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1343 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_305 = mul i32 %sext_ln1317_1, i32 %sext_ln198_41"   --->   Operation 1343 'mul' 'r_V_305' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1344 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_306 = mul i32 %sext_ln1317_2, i32 %sext_ln198_42"   --->   Operation 1344 'mul' 'r_V_306' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1345 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_307 = mul i32 %sext_ln1317_3, i32 %sext_ln198_43"   --->   Operation 1345 'mul' 'r_V_307' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1346 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_308 = mul i32 %sext_ln1317, i32 %sext_ln198_44"   --->   Operation 1346 'mul' 'r_V_308' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1347 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_309 = mul i32 %sext_ln1317_1, i32 %sext_ln198_45"   --->   Operation 1347 'mul' 'r_V_309' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1348 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_310 = mul i32 %sext_ln1317_2, i32 %sext_ln198_46"   --->   Operation 1348 'mul' 'r_V_310' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1349 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_311 = mul i32 %sext_ln1317_3, i32 %sext_ln198_47"   --->   Operation 1349 'mul' 'r_V_311' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1350 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_312 = mul i32 %sext_ln1317, i32 %sext_ln198_48"   --->   Operation 1350 'mul' 'r_V_312' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1351 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_313 = mul i32 %sext_ln1317_1, i32 %sext_ln198_49"   --->   Operation 1351 'mul' 'r_V_313' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1352 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_314 = mul i32 %sext_ln1317_2, i32 %sext_ln198_50"   --->   Operation 1352 'mul' 'r_V_314' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1353 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_315 = mul i32 %sext_ln1317_3, i32 %sext_ln198_51"   --->   Operation 1353 'mul' 'r_V_315' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1354 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_316 = mul i32 %sext_ln1317, i32 %sext_ln198_52"   --->   Operation 1354 'mul' 'r_V_316' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1355 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_317 = mul i32 %sext_ln1317_1, i32 %sext_ln198_53"   --->   Operation 1355 'mul' 'r_V_317' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1356 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_318 = mul i32 %sext_ln1317_2, i32 %sext_ln198_54"   --->   Operation 1356 'mul' 'r_V_318' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1357 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_319 = mul i32 %sext_ln1317_3, i32 %sext_ln198_55"   --->   Operation 1357 'mul' 'r_V_319' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1358 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_320 = mul i32 %sext_ln1317, i32 %sext_ln198_56"   --->   Operation 1358 'mul' 'r_V_320' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1359 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_321 = mul i32 %sext_ln1317_1, i32 %sext_ln198_57"   --->   Operation 1359 'mul' 'r_V_321' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1360 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_322 = mul i32 %sext_ln1317_2, i32 %sext_ln198_58"   --->   Operation 1360 'mul' 'r_V_322' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1361 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_323 = mul i32 %sext_ln1317_3, i32 %sext_ln198_59"   --->   Operation 1361 'mul' 'r_V_323' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1362 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_324 = mul i32 %sext_ln1317, i32 %sext_ln198_60"   --->   Operation 1362 'mul' 'r_V_324' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1363 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_325 = mul i32 %sext_ln1317_1, i32 %sext_ln198_61"   --->   Operation 1363 'mul' 'r_V_325' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1364 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_326 = mul i32 %sext_ln1317_2, i32 %sext_ln198_62"   --->   Operation 1364 'mul' 'r_V_326' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1365 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_327 = mul i32 %sext_ln1317_3, i32 %sext_ln198_63"   --->   Operation 1365 'mul' 'r_V_327' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1366 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_328 = mul i32 %sext_ln1317, i32 %sext_ln198_64"   --->   Operation 1366 'mul' 'r_V_328' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1367 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_329 = mul i32 %sext_ln1317_1, i32 %sext_ln198_65"   --->   Operation 1367 'mul' 'r_V_329' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1368 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_330 = mul i32 %sext_ln1317_2, i32 %sext_ln198_66"   --->   Operation 1368 'mul' 'r_V_330' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1369 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_331 = mul i32 %sext_ln1317_3, i32 %sext_ln198_67"   --->   Operation 1369 'mul' 'r_V_331' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1370 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_332 = mul i32 %sext_ln1317, i32 %sext_ln198_68"   --->   Operation 1370 'mul' 'r_V_332' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1371 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_333 = mul i32 %sext_ln1317_1, i32 %sext_ln198_69"   --->   Operation 1371 'mul' 'r_V_333' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1372 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_334 = mul i32 %sext_ln1317_2, i32 %sext_ln198_70"   --->   Operation 1372 'mul' 'r_V_334' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1373 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_335 = mul i32 %sext_ln1317_3, i32 %sext_ln198_71"   --->   Operation 1373 'mul' 'r_V_335' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1374 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_336 = mul i32 %sext_ln1317, i32 %sext_ln198_72"   --->   Operation 1374 'mul' 'r_V_336' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1375 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_337 = mul i32 %sext_ln1317_1, i32 %sext_ln198_73"   --->   Operation 1375 'mul' 'r_V_337' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1376 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_338 = mul i32 %sext_ln1317_2, i32 %sext_ln198_74"   --->   Operation 1376 'mul' 'r_V_338' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1377 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_339 = mul i32 %sext_ln1317_3, i32 %sext_ln198_75"   --->   Operation 1377 'mul' 'r_V_339' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1378 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_340 = mul i32 %sext_ln1317, i32 %sext_ln198_76"   --->   Operation 1378 'mul' 'r_V_340' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1379 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_341 = mul i32 %sext_ln1317_1, i32 %sext_ln198_77"   --->   Operation 1379 'mul' 'r_V_341' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1380 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_342 = mul i32 %sext_ln1317_2, i32 %sext_ln198_78"   --->   Operation 1380 'mul' 'r_V_342' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1381 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_343 = mul i32 %sext_ln1317_3, i32 %sext_ln198_79"   --->   Operation 1381 'mul' 'r_V_343' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1382 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_344 = mul i32 %sext_ln1317, i32 %sext_ln198_80"   --->   Operation 1382 'mul' 'r_V_344' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1383 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_345 = mul i32 %sext_ln1317_1, i32 %sext_ln198_81"   --->   Operation 1383 'mul' 'r_V_345' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1384 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_346 = mul i32 %sext_ln1317_2, i32 %sext_ln198_82"   --->   Operation 1384 'mul' 'r_V_346' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1385 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_347 = mul i32 %sext_ln1317_3, i32 %sext_ln198_83"   --->   Operation 1385 'mul' 'r_V_347' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1386 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_348 = mul i32 %sext_ln1317, i32 %sext_ln198_84"   --->   Operation 1386 'mul' 'r_V_348' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1387 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_349 = mul i32 %sext_ln1317_1, i32 %sext_ln198_85"   --->   Operation 1387 'mul' 'r_V_349' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1388 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_350 = mul i32 %sext_ln1317_2, i32 %sext_ln198_86"   --->   Operation 1388 'mul' 'r_V_350' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1389 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_351 = mul i32 %sext_ln1317_3, i32 %sext_ln198_87"   --->   Operation 1389 'mul' 'r_V_351' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1390 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_352 = mul i32 %sext_ln1317, i32 %sext_ln198_88"   --->   Operation 1390 'mul' 'r_V_352' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1391 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_353 = mul i32 %sext_ln1317_1, i32 %sext_ln198_89"   --->   Operation 1391 'mul' 'r_V_353' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1392 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_354 = mul i32 %sext_ln1317_2, i32 %sext_ln198_90"   --->   Operation 1392 'mul' 'r_V_354' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1393 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_355 = mul i32 %sext_ln1317_3, i32 %sext_ln198_91"   --->   Operation 1393 'mul' 'r_V_355' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1394 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_356 = mul i32 %sext_ln1317, i32 %sext_ln198_92"   --->   Operation 1394 'mul' 'r_V_356' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1395 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_357 = mul i32 %sext_ln1317_1, i32 %sext_ln198_93"   --->   Operation 1395 'mul' 'r_V_357' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1396 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_358 = mul i32 %sext_ln1317_2, i32 %sext_ln198_94"   --->   Operation 1396 'mul' 'r_V_358' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1397 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_359 = mul i32 %sext_ln1317_3, i32 %sext_ln198_95"   --->   Operation 1397 'mul' 'r_V_359' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1398 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_360 = mul i32 %sext_ln1317, i32 %sext_ln198_96"   --->   Operation 1398 'mul' 'r_V_360' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1399 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_361 = mul i32 %sext_ln1317_1, i32 %sext_ln198_97"   --->   Operation 1399 'mul' 'r_V_361' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1400 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_362 = mul i32 %sext_ln1317_2, i32 %sext_ln198_98"   --->   Operation 1400 'mul' 'r_V_362' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1401 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_363 = mul i32 %sext_ln1317_3, i32 %sext_ln198_99"   --->   Operation 1401 'mul' 'r_V_363' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1402 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_364 = mul i32 %sext_ln1317, i32 %sext_ln198_100"   --->   Operation 1402 'mul' 'r_V_364' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1403 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_365 = mul i32 %sext_ln1317_1, i32 %sext_ln198_101"   --->   Operation 1403 'mul' 'r_V_365' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1404 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_366 = mul i32 %sext_ln1317_2, i32 %sext_ln198_102"   --->   Operation 1404 'mul' 'r_V_366' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1405 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_367 = mul i32 %sext_ln1317_3, i32 %sext_ln198_103"   --->   Operation 1405 'mul' 'r_V_367' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1406 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_368 = mul i32 %sext_ln1317, i32 %sext_ln198_104"   --->   Operation 1406 'mul' 'r_V_368' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1407 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_369 = mul i32 %sext_ln1317_1, i32 %sext_ln198_105"   --->   Operation 1407 'mul' 'r_V_369' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1408 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_370 = mul i32 %sext_ln1317_2, i32 %sext_ln198_106"   --->   Operation 1408 'mul' 'r_V_370' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1409 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_371 = mul i32 %sext_ln1317_3, i32 %sext_ln198_107"   --->   Operation 1409 'mul' 'r_V_371' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1410 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_372 = mul i32 %sext_ln1317, i32 %sext_ln198_108"   --->   Operation 1410 'mul' 'r_V_372' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1411 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_373 = mul i32 %sext_ln1317_1, i32 %sext_ln198_109"   --->   Operation 1411 'mul' 'r_V_373' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1412 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_374 = mul i32 %sext_ln1317_2, i32 %sext_ln198_110"   --->   Operation 1412 'mul' 'r_V_374' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1413 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_375 = mul i32 %sext_ln1317_3, i32 %sext_ln198_111"   --->   Operation 1413 'mul' 'r_V_375' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1414 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_376 = mul i32 %sext_ln1317, i32 %sext_ln198_112"   --->   Operation 1414 'mul' 'r_V_376' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1415 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_377 = mul i32 %sext_ln1317_1, i32 %sext_ln198_113"   --->   Operation 1415 'mul' 'r_V_377' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1416 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_378 = mul i32 %sext_ln1317_2, i32 %sext_ln198_114"   --->   Operation 1416 'mul' 'r_V_378' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1417 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_379 = mul i32 %sext_ln1317_3, i32 %sext_ln198_115"   --->   Operation 1417 'mul' 'r_V_379' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1418 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_380 = mul i32 %sext_ln1317, i32 %sext_ln198_116"   --->   Operation 1418 'mul' 'r_V_380' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1419 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_381 = mul i32 %sext_ln1317_1, i32 %sext_ln198_117"   --->   Operation 1419 'mul' 'r_V_381' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1420 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_382 = mul i32 %sext_ln1317_2, i32 %sext_ln198_118"   --->   Operation 1420 'mul' 'r_V_382' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1421 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_383 = mul i32 %sext_ln1317_3, i32 %sext_ln198_119"   --->   Operation 1421 'mul' 'r_V_383' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1422 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_384 = mul i32 %sext_ln1317, i32 %sext_ln198_120"   --->   Operation 1422 'mul' 'r_V_384' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1423 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_385 = mul i32 %sext_ln1317_1, i32 %sext_ln198_121"   --->   Operation 1423 'mul' 'r_V_385' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1424 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_386 = mul i32 %sext_ln1317_2, i32 %sext_ln198_122"   --->   Operation 1424 'mul' 'r_V_386' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1425 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_387 = mul i32 %sext_ln1317_3, i32 %sext_ln198_123"   --->   Operation 1425 'mul' 'r_V_387' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1426 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_388 = mul i32 %sext_ln1317, i32 %sext_ln198_124"   --->   Operation 1426 'mul' 'r_V_388' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1427 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_389 = mul i32 %sext_ln1317_1, i32 %sext_ln198_125"   --->   Operation 1427 'mul' 'r_V_389' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1428 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_390 = mul i32 %sext_ln1317_2, i32 %sext_ln198_126"   --->   Operation 1428 'mul' 'r_V_390' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1429 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_391 = mul i32 %sext_ln1317_3, i32 %sext_ln198_127"   --->   Operation 1429 'mul' 'r_V_391' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1430 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_392 = mul i32 %sext_ln1317_4, i32 %sext_ln198"   --->   Operation 1430 'mul' 'r_V_392' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1431 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_393 = mul i32 %sext_ln1317_5, i32 %sext_ln198_1"   --->   Operation 1431 'mul' 'r_V_393' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1432 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_394 = mul i32 %sext_ln1317_6, i32 %sext_ln198_2"   --->   Operation 1432 'mul' 'r_V_394' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1433 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_395 = mul i32 %sext_ln1317_7, i32 %sext_ln198_3"   --->   Operation 1433 'mul' 'r_V_395' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1434 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_396 = mul i32 %sext_ln1317_4, i32 %sext_ln198_4"   --->   Operation 1434 'mul' 'r_V_396' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1435 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_397 = mul i32 %sext_ln1317_5, i32 %sext_ln198_5"   --->   Operation 1435 'mul' 'r_V_397' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1436 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_398 = mul i32 %sext_ln1317_6, i32 %sext_ln198_6"   --->   Operation 1436 'mul' 'r_V_398' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1437 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_399 = mul i32 %sext_ln1317_7, i32 %sext_ln198_7"   --->   Operation 1437 'mul' 'r_V_399' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1438 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_400 = mul i32 %sext_ln1317_4, i32 %sext_ln198_8"   --->   Operation 1438 'mul' 'r_V_400' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1439 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_401 = mul i32 %sext_ln1317_5, i32 %sext_ln198_9"   --->   Operation 1439 'mul' 'r_V_401' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1440 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_402 = mul i32 %sext_ln1317_6, i32 %sext_ln198_10"   --->   Operation 1440 'mul' 'r_V_402' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1441 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_403 = mul i32 %sext_ln1317_7, i32 %sext_ln198_11"   --->   Operation 1441 'mul' 'r_V_403' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1442 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_404 = mul i32 %sext_ln1317_4, i32 %sext_ln198_12"   --->   Operation 1442 'mul' 'r_V_404' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1443 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_405 = mul i32 %sext_ln1317_5, i32 %sext_ln198_13"   --->   Operation 1443 'mul' 'r_V_405' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1444 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_406 = mul i32 %sext_ln1317_6, i32 %sext_ln198_14"   --->   Operation 1444 'mul' 'r_V_406' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1445 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_407 = mul i32 %sext_ln1317_7, i32 %sext_ln198_15"   --->   Operation 1445 'mul' 'r_V_407' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1446 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_408 = mul i32 %sext_ln1317_4, i32 %sext_ln198_16"   --->   Operation 1446 'mul' 'r_V_408' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1447 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_409 = mul i32 %sext_ln1317_5, i32 %sext_ln198_17"   --->   Operation 1447 'mul' 'r_V_409' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1448 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_410 = mul i32 %sext_ln1317_6, i32 %sext_ln198_18"   --->   Operation 1448 'mul' 'r_V_410' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1449 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_411 = mul i32 %sext_ln1317_7, i32 %sext_ln198_19"   --->   Operation 1449 'mul' 'r_V_411' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1450 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_412 = mul i32 %sext_ln1317_4, i32 %sext_ln198_20"   --->   Operation 1450 'mul' 'r_V_412' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1451 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_413 = mul i32 %sext_ln1317_5, i32 %sext_ln198_21"   --->   Operation 1451 'mul' 'r_V_413' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1452 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_414 = mul i32 %sext_ln1317_6, i32 %sext_ln198_22"   --->   Operation 1452 'mul' 'r_V_414' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1453 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_415 = mul i32 %sext_ln1317_7, i32 %sext_ln198_23"   --->   Operation 1453 'mul' 'r_V_415' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1454 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_416 = mul i32 %sext_ln1317_4, i32 %sext_ln198_24"   --->   Operation 1454 'mul' 'r_V_416' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1455 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_417 = mul i32 %sext_ln1317_5, i32 %sext_ln198_25"   --->   Operation 1455 'mul' 'r_V_417' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1456 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_418 = mul i32 %sext_ln1317_6, i32 %sext_ln198_26"   --->   Operation 1456 'mul' 'r_V_418' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1457 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_419 = mul i32 %sext_ln1317_7, i32 %sext_ln198_27"   --->   Operation 1457 'mul' 'r_V_419' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1458 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_420 = mul i32 %sext_ln1317_4, i32 %sext_ln198_28"   --->   Operation 1458 'mul' 'r_V_420' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1459 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_421 = mul i32 %sext_ln1317_5, i32 %sext_ln198_29"   --->   Operation 1459 'mul' 'r_V_421' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1460 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_422 = mul i32 %sext_ln1317_6, i32 %sext_ln198_30"   --->   Operation 1460 'mul' 'r_V_422' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1461 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_423 = mul i32 %sext_ln1317_7, i32 %sext_ln198_31"   --->   Operation 1461 'mul' 'r_V_423' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1462 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_424 = mul i32 %sext_ln1317_4, i32 %sext_ln198_32"   --->   Operation 1462 'mul' 'r_V_424' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1463 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_425 = mul i32 %sext_ln1317_5, i32 %sext_ln198_33"   --->   Operation 1463 'mul' 'r_V_425' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1464 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_426 = mul i32 %sext_ln1317_6, i32 %sext_ln198_34"   --->   Operation 1464 'mul' 'r_V_426' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1465 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_427 = mul i32 %sext_ln1317_7, i32 %sext_ln198_35"   --->   Operation 1465 'mul' 'r_V_427' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1466 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_428 = mul i32 %sext_ln1317_4, i32 %sext_ln198_36"   --->   Operation 1466 'mul' 'r_V_428' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1467 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_429 = mul i32 %sext_ln1317_5, i32 %sext_ln198_37"   --->   Operation 1467 'mul' 'r_V_429' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1468 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_430 = mul i32 %sext_ln1317_6, i32 %sext_ln198_38"   --->   Operation 1468 'mul' 'r_V_430' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1469 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_431 = mul i32 %sext_ln1317_7, i32 %sext_ln198_39"   --->   Operation 1469 'mul' 'r_V_431' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1470 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_432 = mul i32 %sext_ln1317_4, i32 %sext_ln198_40"   --->   Operation 1470 'mul' 'r_V_432' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1471 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_433 = mul i32 %sext_ln1317_5, i32 %sext_ln198_41"   --->   Operation 1471 'mul' 'r_V_433' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1472 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_434 = mul i32 %sext_ln1317_6, i32 %sext_ln198_42"   --->   Operation 1472 'mul' 'r_V_434' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1473 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_435 = mul i32 %sext_ln1317_7, i32 %sext_ln198_43"   --->   Operation 1473 'mul' 'r_V_435' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1474 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_436 = mul i32 %sext_ln1317_4, i32 %sext_ln198_44"   --->   Operation 1474 'mul' 'r_V_436' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1475 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_437 = mul i32 %sext_ln1317_5, i32 %sext_ln198_45"   --->   Operation 1475 'mul' 'r_V_437' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1476 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_438 = mul i32 %sext_ln1317_6, i32 %sext_ln198_46"   --->   Operation 1476 'mul' 'r_V_438' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1477 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_439 = mul i32 %sext_ln1317_7, i32 %sext_ln198_47"   --->   Operation 1477 'mul' 'r_V_439' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1478 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_440 = mul i32 %sext_ln1317_4, i32 %sext_ln198_48"   --->   Operation 1478 'mul' 'r_V_440' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1479 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_441 = mul i32 %sext_ln1317_5, i32 %sext_ln198_49"   --->   Operation 1479 'mul' 'r_V_441' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1480 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_442 = mul i32 %sext_ln1317_6, i32 %sext_ln198_50"   --->   Operation 1480 'mul' 'r_V_442' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1481 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_443 = mul i32 %sext_ln1317_7, i32 %sext_ln198_51"   --->   Operation 1481 'mul' 'r_V_443' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1482 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_444 = mul i32 %sext_ln1317_4, i32 %sext_ln198_52"   --->   Operation 1482 'mul' 'r_V_444' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1483 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_445 = mul i32 %sext_ln1317_5, i32 %sext_ln198_53"   --->   Operation 1483 'mul' 'r_V_445' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1484 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_446 = mul i32 %sext_ln1317_6, i32 %sext_ln198_54"   --->   Operation 1484 'mul' 'r_V_446' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1485 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_447 = mul i32 %sext_ln1317_7, i32 %sext_ln198_55"   --->   Operation 1485 'mul' 'r_V_447' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1486 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_448 = mul i32 %sext_ln1317_4, i32 %sext_ln198_56"   --->   Operation 1486 'mul' 'r_V_448' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1487 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_449 = mul i32 %sext_ln1317_5, i32 %sext_ln198_57"   --->   Operation 1487 'mul' 'r_V_449' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1488 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_450 = mul i32 %sext_ln1317_6, i32 %sext_ln198_58"   --->   Operation 1488 'mul' 'r_V_450' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1489 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_451 = mul i32 %sext_ln1317_7, i32 %sext_ln198_59"   --->   Operation 1489 'mul' 'r_V_451' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1490 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_452 = mul i32 %sext_ln1317_4, i32 %sext_ln198_60"   --->   Operation 1490 'mul' 'r_V_452' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1491 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_453 = mul i32 %sext_ln1317_5, i32 %sext_ln198_61"   --->   Operation 1491 'mul' 'r_V_453' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1492 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_454 = mul i32 %sext_ln1317_6, i32 %sext_ln198_62"   --->   Operation 1492 'mul' 'r_V_454' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1493 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_455 = mul i32 %sext_ln1317_7, i32 %sext_ln198_63"   --->   Operation 1493 'mul' 'r_V_455' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1494 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_456 = mul i32 %sext_ln1317_4, i32 %sext_ln198_64"   --->   Operation 1494 'mul' 'r_V_456' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1495 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_457 = mul i32 %sext_ln1317_5, i32 %sext_ln198_65"   --->   Operation 1495 'mul' 'r_V_457' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1496 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_458 = mul i32 %sext_ln1317_6, i32 %sext_ln198_66"   --->   Operation 1496 'mul' 'r_V_458' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1497 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_459 = mul i32 %sext_ln1317_7, i32 %sext_ln198_67"   --->   Operation 1497 'mul' 'r_V_459' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1498 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_460 = mul i32 %sext_ln1317_4, i32 %sext_ln198_68"   --->   Operation 1498 'mul' 'r_V_460' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1499 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_461 = mul i32 %sext_ln1317_5, i32 %sext_ln198_69"   --->   Operation 1499 'mul' 'r_V_461' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1500 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_462 = mul i32 %sext_ln1317_6, i32 %sext_ln198_70"   --->   Operation 1500 'mul' 'r_V_462' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1501 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_463 = mul i32 %sext_ln1317_7, i32 %sext_ln198_71"   --->   Operation 1501 'mul' 'r_V_463' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1502 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_464 = mul i32 %sext_ln1317_4, i32 %sext_ln198_72"   --->   Operation 1502 'mul' 'r_V_464' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1503 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_465 = mul i32 %sext_ln1317_5, i32 %sext_ln198_73"   --->   Operation 1503 'mul' 'r_V_465' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1504 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_466 = mul i32 %sext_ln1317_6, i32 %sext_ln198_74"   --->   Operation 1504 'mul' 'r_V_466' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1505 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_467 = mul i32 %sext_ln1317_7, i32 %sext_ln198_75"   --->   Operation 1505 'mul' 'r_V_467' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1506 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_468 = mul i32 %sext_ln1317_4, i32 %sext_ln198_76"   --->   Operation 1506 'mul' 'r_V_468' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1507 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_469 = mul i32 %sext_ln1317_5, i32 %sext_ln198_77"   --->   Operation 1507 'mul' 'r_V_469' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1508 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_470 = mul i32 %sext_ln1317_6, i32 %sext_ln198_78"   --->   Operation 1508 'mul' 'r_V_470' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1509 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_471 = mul i32 %sext_ln1317_7, i32 %sext_ln198_79"   --->   Operation 1509 'mul' 'r_V_471' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1510 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_472 = mul i32 %sext_ln1317_4, i32 %sext_ln198_80"   --->   Operation 1510 'mul' 'r_V_472' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1511 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_473 = mul i32 %sext_ln1317_5, i32 %sext_ln198_81"   --->   Operation 1511 'mul' 'r_V_473' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1512 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_474 = mul i32 %sext_ln1317_6, i32 %sext_ln198_82"   --->   Operation 1512 'mul' 'r_V_474' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1513 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_475 = mul i32 %sext_ln1317_7, i32 %sext_ln198_83"   --->   Operation 1513 'mul' 'r_V_475' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1514 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_476 = mul i32 %sext_ln1317_4, i32 %sext_ln198_84"   --->   Operation 1514 'mul' 'r_V_476' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1515 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_477 = mul i32 %sext_ln1317_5, i32 %sext_ln198_85"   --->   Operation 1515 'mul' 'r_V_477' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1516 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_478 = mul i32 %sext_ln1317_6, i32 %sext_ln198_86"   --->   Operation 1516 'mul' 'r_V_478' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1517 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_479 = mul i32 %sext_ln1317_7, i32 %sext_ln198_87"   --->   Operation 1517 'mul' 'r_V_479' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1518 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_480 = mul i32 %sext_ln1317_4, i32 %sext_ln198_88"   --->   Operation 1518 'mul' 'r_V_480' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1519 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_481 = mul i32 %sext_ln1317_5, i32 %sext_ln198_89"   --->   Operation 1519 'mul' 'r_V_481' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1520 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_482 = mul i32 %sext_ln1317_6, i32 %sext_ln198_90"   --->   Operation 1520 'mul' 'r_V_482' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1521 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_483 = mul i32 %sext_ln1317_7, i32 %sext_ln198_91"   --->   Operation 1521 'mul' 'r_V_483' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1522 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_484 = mul i32 %sext_ln1317_4, i32 %sext_ln198_92"   --->   Operation 1522 'mul' 'r_V_484' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1523 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_485 = mul i32 %sext_ln1317_5, i32 %sext_ln198_93"   --->   Operation 1523 'mul' 'r_V_485' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1524 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_486 = mul i32 %sext_ln1317_6, i32 %sext_ln198_94"   --->   Operation 1524 'mul' 'r_V_486' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1525 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_487 = mul i32 %sext_ln1317_7, i32 %sext_ln198_95"   --->   Operation 1525 'mul' 'r_V_487' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1526 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_488 = mul i32 %sext_ln1317_4, i32 %sext_ln198_96"   --->   Operation 1526 'mul' 'r_V_488' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1527 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_489 = mul i32 %sext_ln1317_5, i32 %sext_ln198_97"   --->   Operation 1527 'mul' 'r_V_489' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1528 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_490 = mul i32 %sext_ln1317_6, i32 %sext_ln198_98"   --->   Operation 1528 'mul' 'r_V_490' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1529 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_491 = mul i32 %sext_ln1317_7, i32 %sext_ln198_99"   --->   Operation 1529 'mul' 'r_V_491' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1530 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_492 = mul i32 %sext_ln1317_4, i32 %sext_ln198_100"   --->   Operation 1530 'mul' 'r_V_492' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1531 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_493 = mul i32 %sext_ln1317_5, i32 %sext_ln198_101"   --->   Operation 1531 'mul' 'r_V_493' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1532 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_494 = mul i32 %sext_ln1317_6, i32 %sext_ln198_102"   --->   Operation 1532 'mul' 'r_V_494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1533 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_495 = mul i32 %sext_ln1317_7, i32 %sext_ln198_103"   --->   Operation 1533 'mul' 'r_V_495' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1534 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_496 = mul i32 %sext_ln1317_4, i32 %sext_ln198_104"   --->   Operation 1534 'mul' 'r_V_496' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1535 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_497 = mul i32 %sext_ln1317_5, i32 %sext_ln198_105"   --->   Operation 1535 'mul' 'r_V_497' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1536 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_498 = mul i32 %sext_ln1317_6, i32 %sext_ln198_106"   --->   Operation 1536 'mul' 'r_V_498' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1537 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_499 = mul i32 %sext_ln1317_7, i32 %sext_ln198_107"   --->   Operation 1537 'mul' 'r_V_499' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1538 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_500 = mul i32 %sext_ln1317_4, i32 %sext_ln198_108"   --->   Operation 1538 'mul' 'r_V_500' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1539 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_501 = mul i32 %sext_ln1317_5, i32 %sext_ln198_109"   --->   Operation 1539 'mul' 'r_V_501' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1540 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_502 = mul i32 %sext_ln1317_6, i32 %sext_ln198_110"   --->   Operation 1540 'mul' 'r_V_502' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1541 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_503 = mul i32 %sext_ln1317_7, i32 %sext_ln198_111"   --->   Operation 1541 'mul' 'r_V_503' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1542 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_504 = mul i32 %sext_ln1317_4, i32 %sext_ln198_112"   --->   Operation 1542 'mul' 'r_V_504' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1543 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_505 = mul i32 %sext_ln1317_5, i32 %sext_ln198_113"   --->   Operation 1543 'mul' 'r_V_505' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1544 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_506 = mul i32 %sext_ln1317_6, i32 %sext_ln198_114"   --->   Operation 1544 'mul' 'r_V_506' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1545 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_507 = mul i32 %sext_ln1317_7, i32 %sext_ln198_115"   --->   Operation 1545 'mul' 'r_V_507' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1546 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_508 = mul i32 %sext_ln1317_4, i32 %sext_ln198_116"   --->   Operation 1546 'mul' 'r_V_508' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1547 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_509 = mul i32 %sext_ln1317_5, i32 %sext_ln198_117"   --->   Operation 1547 'mul' 'r_V_509' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1548 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_510 = mul i32 %sext_ln1317_6, i32 %sext_ln198_118"   --->   Operation 1548 'mul' 'r_V_510' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1549 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_511 = mul i32 %sext_ln1317_7, i32 %sext_ln198_119"   --->   Operation 1549 'mul' 'r_V_511' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1550 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_512 = mul i32 %sext_ln1317_4, i32 %sext_ln198_120"   --->   Operation 1550 'mul' 'r_V_512' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1551 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_513 = mul i32 %sext_ln1317_5, i32 %sext_ln198_121"   --->   Operation 1551 'mul' 'r_V_513' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1552 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_514 = mul i32 %sext_ln1317_6, i32 %sext_ln198_122"   --->   Operation 1552 'mul' 'r_V_514' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1553 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_515 = mul i32 %sext_ln1317_7, i32 %sext_ln198_123"   --->   Operation 1553 'mul' 'r_V_515' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1554 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_516 = mul i32 %sext_ln1317_4, i32 %sext_ln198_124"   --->   Operation 1554 'mul' 'r_V_516' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1555 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_517 = mul i32 %sext_ln1317_5, i32 %sext_ln198_125"   --->   Operation 1555 'mul' 'r_V_517' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1556 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_518 = mul i32 %sext_ln1317_6, i32 %sext_ln198_126"   --->   Operation 1556 'mul' 'r_V_518' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1557 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_519 = mul i32 %sext_ln1317_7, i32 %sext_ln198_127"   --->   Operation 1557 'mul' 'r_V_519' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 1558 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_265 = mul i32 %sext_ln1317, i32 %sext_ln198"   --->   Operation 1558 'mul' 'r_V_265' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1559 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_266 = mul i32 %sext_ln1317_1, i32 %sext_ln198_1"   --->   Operation 1559 'mul' 'r_V_266' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1560 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1317_2, i32 %sext_ln198_2"   --->   Operation 1560 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1561 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_267 = mul i32 %sext_ln1317_3, i32 %sext_ln198_3"   --->   Operation 1561 'mul' 'r_V_267' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1562 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_268 = mul i32 %sext_ln1317, i32 %sext_ln198_4"   --->   Operation 1562 'mul' 'r_V_268' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1563 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_269 = mul i32 %sext_ln1317_1, i32 %sext_ln198_5"   --->   Operation 1563 'mul' 'r_V_269' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1564 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_270 = mul i32 %sext_ln1317_2, i32 %sext_ln198_6"   --->   Operation 1564 'mul' 'r_V_270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1565 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_271 = mul i32 %sext_ln1317_3, i32 %sext_ln198_7"   --->   Operation 1565 'mul' 'r_V_271' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1566 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_272 = mul i32 %sext_ln1317, i32 %sext_ln198_8"   --->   Operation 1566 'mul' 'r_V_272' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1567 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_273 = mul i32 %sext_ln1317_1, i32 %sext_ln198_9"   --->   Operation 1567 'mul' 'r_V_273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1568 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_274 = mul i32 %sext_ln1317_2, i32 %sext_ln198_10"   --->   Operation 1568 'mul' 'r_V_274' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1569 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_275 = mul i32 %sext_ln1317_3, i32 %sext_ln198_11"   --->   Operation 1569 'mul' 'r_V_275' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1570 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_276 = mul i32 %sext_ln1317, i32 %sext_ln198_12"   --->   Operation 1570 'mul' 'r_V_276' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1571 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_277 = mul i32 %sext_ln1317_1, i32 %sext_ln198_13"   --->   Operation 1571 'mul' 'r_V_277' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1572 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_278 = mul i32 %sext_ln1317_2, i32 %sext_ln198_14"   --->   Operation 1572 'mul' 'r_V_278' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1573 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_279 = mul i32 %sext_ln1317_3, i32 %sext_ln198_15"   --->   Operation 1573 'mul' 'r_V_279' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1574 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_280 = mul i32 %sext_ln1317, i32 %sext_ln198_16"   --->   Operation 1574 'mul' 'r_V_280' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1575 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_281 = mul i32 %sext_ln1317_1, i32 %sext_ln198_17"   --->   Operation 1575 'mul' 'r_V_281' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1576 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_282 = mul i32 %sext_ln1317_2, i32 %sext_ln198_18"   --->   Operation 1576 'mul' 'r_V_282' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1577 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_283 = mul i32 %sext_ln1317_3, i32 %sext_ln198_19"   --->   Operation 1577 'mul' 'r_V_283' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1578 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_284 = mul i32 %sext_ln1317, i32 %sext_ln198_20"   --->   Operation 1578 'mul' 'r_V_284' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1579 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_285 = mul i32 %sext_ln1317_1, i32 %sext_ln198_21"   --->   Operation 1579 'mul' 'r_V_285' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1580 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_286 = mul i32 %sext_ln1317_2, i32 %sext_ln198_22"   --->   Operation 1580 'mul' 'r_V_286' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1581 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_287 = mul i32 %sext_ln1317_3, i32 %sext_ln198_23"   --->   Operation 1581 'mul' 'r_V_287' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1582 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_288 = mul i32 %sext_ln1317, i32 %sext_ln198_24"   --->   Operation 1582 'mul' 'r_V_288' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1583 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_289 = mul i32 %sext_ln1317_1, i32 %sext_ln198_25"   --->   Operation 1583 'mul' 'r_V_289' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1584 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_290 = mul i32 %sext_ln1317_2, i32 %sext_ln198_26"   --->   Operation 1584 'mul' 'r_V_290' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1585 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_291 = mul i32 %sext_ln1317_3, i32 %sext_ln198_27"   --->   Operation 1585 'mul' 'r_V_291' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1586 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_292 = mul i32 %sext_ln1317, i32 %sext_ln198_28"   --->   Operation 1586 'mul' 'r_V_292' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1587 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_293 = mul i32 %sext_ln1317_1, i32 %sext_ln198_29"   --->   Operation 1587 'mul' 'r_V_293' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1588 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_294 = mul i32 %sext_ln1317_2, i32 %sext_ln198_30"   --->   Operation 1588 'mul' 'r_V_294' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1589 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_295 = mul i32 %sext_ln1317_3, i32 %sext_ln198_31"   --->   Operation 1589 'mul' 'r_V_295' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1590 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_296 = mul i32 %sext_ln1317, i32 %sext_ln198_32"   --->   Operation 1590 'mul' 'r_V_296' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1591 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_297 = mul i32 %sext_ln1317_1, i32 %sext_ln198_33"   --->   Operation 1591 'mul' 'r_V_297' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1592 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_298 = mul i32 %sext_ln1317_2, i32 %sext_ln198_34"   --->   Operation 1592 'mul' 'r_V_298' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1593 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_299 = mul i32 %sext_ln1317_3, i32 %sext_ln198_35"   --->   Operation 1593 'mul' 'r_V_299' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1594 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_300 = mul i32 %sext_ln1317, i32 %sext_ln198_36"   --->   Operation 1594 'mul' 'r_V_300' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1595 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_301 = mul i32 %sext_ln1317_1, i32 %sext_ln198_37"   --->   Operation 1595 'mul' 'r_V_301' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1596 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_302 = mul i32 %sext_ln1317_2, i32 %sext_ln198_38"   --->   Operation 1596 'mul' 'r_V_302' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1597 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_303 = mul i32 %sext_ln1317_3, i32 %sext_ln198_39"   --->   Operation 1597 'mul' 'r_V_303' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1598 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_304 = mul i32 %sext_ln1317, i32 %sext_ln198_40"   --->   Operation 1598 'mul' 'r_V_304' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1599 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_305 = mul i32 %sext_ln1317_1, i32 %sext_ln198_41"   --->   Operation 1599 'mul' 'r_V_305' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1600 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_306 = mul i32 %sext_ln1317_2, i32 %sext_ln198_42"   --->   Operation 1600 'mul' 'r_V_306' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1601 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_307 = mul i32 %sext_ln1317_3, i32 %sext_ln198_43"   --->   Operation 1601 'mul' 'r_V_307' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1602 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_308 = mul i32 %sext_ln1317, i32 %sext_ln198_44"   --->   Operation 1602 'mul' 'r_V_308' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1603 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_309 = mul i32 %sext_ln1317_1, i32 %sext_ln198_45"   --->   Operation 1603 'mul' 'r_V_309' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1604 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_310 = mul i32 %sext_ln1317_2, i32 %sext_ln198_46"   --->   Operation 1604 'mul' 'r_V_310' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1605 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_311 = mul i32 %sext_ln1317_3, i32 %sext_ln198_47"   --->   Operation 1605 'mul' 'r_V_311' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1606 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_312 = mul i32 %sext_ln1317, i32 %sext_ln198_48"   --->   Operation 1606 'mul' 'r_V_312' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1607 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_313 = mul i32 %sext_ln1317_1, i32 %sext_ln198_49"   --->   Operation 1607 'mul' 'r_V_313' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1608 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_314 = mul i32 %sext_ln1317_2, i32 %sext_ln198_50"   --->   Operation 1608 'mul' 'r_V_314' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1609 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_315 = mul i32 %sext_ln1317_3, i32 %sext_ln198_51"   --->   Operation 1609 'mul' 'r_V_315' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1610 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_316 = mul i32 %sext_ln1317, i32 %sext_ln198_52"   --->   Operation 1610 'mul' 'r_V_316' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1611 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_317 = mul i32 %sext_ln1317_1, i32 %sext_ln198_53"   --->   Operation 1611 'mul' 'r_V_317' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1612 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_318 = mul i32 %sext_ln1317_2, i32 %sext_ln198_54"   --->   Operation 1612 'mul' 'r_V_318' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1613 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_319 = mul i32 %sext_ln1317_3, i32 %sext_ln198_55"   --->   Operation 1613 'mul' 'r_V_319' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1614 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_320 = mul i32 %sext_ln1317, i32 %sext_ln198_56"   --->   Operation 1614 'mul' 'r_V_320' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1615 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_321 = mul i32 %sext_ln1317_1, i32 %sext_ln198_57"   --->   Operation 1615 'mul' 'r_V_321' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1616 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_322 = mul i32 %sext_ln1317_2, i32 %sext_ln198_58"   --->   Operation 1616 'mul' 'r_V_322' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1617 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_323 = mul i32 %sext_ln1317_3, i32 %sext_ln198_59"   --->   Operation 1617 'mul' 'r_V_323' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1618 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_324 = mul i32 %sext_ln1317, i32 %sext_ln198_60"   --->   Operation 1618 'mul' 'r_V_324' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1619 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_325 = mul i32 %sext_ln1317_1, i32 %sext_ln198_61"   --->   Operation 1619 'mul' 'r_V_325' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1620 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_326 = mul i32 %sext_ln1317_2, i32 %sext_ln198_62"   --->   Operation 1620 'mul' 'r_V_326' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1621 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_327 = mul i32 %sext_ln1317_3, i32 %sext_ln198_63"   --->   Operation 1621 'mul' 'r_V_327' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1622 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_328 = mul i32 %sext_ln1317, i32 %sext_ln198_64"   --->   Operation 1622 'mul' 'r_V_328' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1623 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_329 = mul i32 %sext_ln1317_1, i32 %sext_ln198_65"   --->   Operation 1623 'mul' 'r_V_329' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1624 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_330 = mul i32 %sext_ln1317_2, i32 %sext_ln198_66"   --->   Operation 1624 'mul' 'r_V_330' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1625 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_331 = mul i32 %sext_ln1317_3, i32 %sext_ln198_67"   --->   Operation 1625 'mul' 'r_V_331' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1626 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_332 = mul i32 %sext_ln1317, i32 %sext_ln198_68"   --->   Operation 1626 'mul' 'r_V_332' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1627 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_333 = mul i32 %sext_ln1317_1, i32 %sext_ln198_69"   --->   Operation 1627 'mul' 'r_V_333' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1628 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_334 = mul i32 %sext_ln1317_2, i32 %sext_ln198_70"   --->   Operation 1628 'mul' 'r_V_334' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1629 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_335 = mul i32 %sext_ln1317_3, i32 %sext_ln198_71"   --->   Operation 1629 'mul' 'r_V_335' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1630 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_336 = mul i32 %sext_ln1317, i32 %sext_ln198_72"   --->   Operation 1630 'mul' 'r_V_336' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1631 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_337 = mul i32 %sext_ln1317_1, i32 %sext_ln198_73"   --->   Operation 1631 'mul' 'r_V_337' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1632 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_338 = mul i32 %sext_ln1317_2, i32 %sext_ln198_74"   --->   Operation 1632 'mul' 'r_V_338' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1633 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_339 = mul i32 %sext_ln1317_3, i32 %sext_ln198_75"   --->   Operation 1633 'mul' 'r_V_339' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1634 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_340 = mul i32 %sext_ln1317, i32 %sext_ln198_76"   --->   Operation 1634 'mul' 'r_V_340' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1635 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_341 = mul i32 %sext_ln1317_1, i32 %sext_ln198_77"   --->   Operation 1635 'mul' 'r_V_341' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1636 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_342 = mul i32 %sext_ln1317_2, i32 %sext_ln198_78"   --->   Operation 1636 'mul' 'r_V_342' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1637 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_343 = mul i32 %sext_ln1317_3, i32 %sext_ln198_79"   --->   Operation 1637 'mul' 'r_V_343' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1638 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_344 = mul i32 %sext_ln1317, i32 %sext_ln198_80"   --->   Operation 1638 'mul' 'r_V_344' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1639 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_345 = mul i32 %sext_ln1317_1, i32 %sext_ln198_81"   --->   Operation 1639 'mul' 'r_V_345' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1640 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_346 = mul i32 %sext_ln1317_2, i32 %sext_ln198_82"   --->   Operation 1640 'mul' 'r_V_346' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1641 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_347 = mul i32 %sext_ln1317_3, i32 %sext_ln198_83"   --->   Operation 1641 'mul' 'r_V_347' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1642 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_348 = mul i32 %sext_ln1317, i32 %sext_ln198_84"   --->   Operation 1642 'mul' 'r_V_348' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1643 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_349 = mul i32 %sext_ln1317_1, i32 %sext_ln198_85"   --->   Operation 1643 'mul' 'r_V_349' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1644 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_350 = mul i32 %sext_ln1317_2, i32 %sext_ln198_86"   --->   Operation 1644 'mul' 'r_V_350' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1645 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_351 = mul i32 %sext_ln1317_3, i32 %sext_ln198_87"   --->   Operation 1645 'mul' 'r_V_351' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1646 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_352 = mul i32 %sext_ln1317, i32 %sext_ln198_88"   --->   Operation 1646 'mul' 'r_V_352' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1647 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_353 = mul i32 %sext_ln1317_1, i32 %sext_ln198_89"   --->   Operation 1647 'mul' 'r_V_353' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1648 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_354 = mul i32 %sext_ln1317_2, i32 %sext_ln198_90"   --->   Operation 1648 'mul' 'r_V_354' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1649 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_355 = mul i32 %sext_ln1317_3, i32 %sext_ln198_91"   --->   Operation 1649 'mul' 'r_V_355' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1650 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_356 = mul i32 %sext_ln1317, i32 %sext_ln198_92"   --->   Operation 1650 'mul' 'r_V_356' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1651 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_357 = mul i32 %sext_ln1317_1, i32 %sext_ln198_93"   --->   Operation 1651 'mul' 'r_V_357' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1652 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_358 = mul i32 %sext_ln1317_2, i32 %sext_ln198_94"   --->   Operation 1652 'mul' 'r_V_358' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1653 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_359 = mul i32 %sext_ln1317_3, i32 %sext_ln198_95"   --->   Operation 1653 'mul' 'r_V_359' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1654 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_360 = mul i32 %sext_ln1317, i32 %sext_ln198_96"   --->   Operation 1654 'mul' 'r_V_360' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1655 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_361 = mul i32 %sext_ln1317_1, i32 %sext_ln198_97"   --->   Operation 1655 'mul' 'r_V_361' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1656 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_362 = mul i32 %sext_ln1317_2, i32 %sext_ln198_98"   --->   Operation 1656 'mul' 'r_V_362' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1657 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_363 = mul i32 %sext_ln1317_3, i32 %sext_ln198_99"   --->   Operation 1657 'mul' 'r_V_363' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1658 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_364 = mul i32 %sext_ln1317, i32 %sext_ln198_100"   --->   Operation 1658 'mul' 'r_V_364' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1659 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_365 = mul i32 %sext_ln1317_1, i32 %sext_ln198_101"   --->   Operation 1659 'mul' 'r_V_365' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1660 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_366 = mul i32 %sext_ln1317_2, i32 %sext_ln198_102"   --->   Operation 1660 'mul' 'r_V_366' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1661 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_367 = mul i32 %sext_ln1317_3, i32 %sext_ln198_103"   --->   Operation 1661 'mul' 'r_V_367' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1662 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_368 = mul i32 %sext_ln1317, i32 %sext_ln198_104"   --->   Operation 1662 'mul' 'r_V_368' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1663 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_369 = mul i32 %sext_ln1317_1, i32 %sext_ln198_105"   --->   Operation 1663 'mul' 'r_V_369' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1664 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_370 = mul i32 %sext_ln1317_2, i32 %sext_ln198_106"   --->   Operation 1664 'mul' 'r_V_370' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1665 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_371 = mul i32 %sext_ln1317_3, i32 %sext_ln198_107"   --->   Operation 1665 'mul' 'r_V_371' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1666 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_372 = mul i32 %sext_ln1317, i32 %sext_ln198_108"   --->   Operation 1666 'mul' 'r_V_372' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1667 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_373 = mul i32 %sext_ln1317_1, i32 %sext_ln198_109"   --->   Operation 1667 'mul' 'r_V_373' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1668 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_374 = mul i32 %sext_ln1317_2, i32 %sext_ln198_110"   --->   Operation 1668 'mul' 'r_V_374' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1669 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_375 = mul i32 %sext_ln1317_3, i32 %sext_ln198_111"   --->   Operation 1669 'mul' 'r_V_375' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1670 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_376 = mul i32 %sext_ln1317, i32 %sext_ln198_112"   --->   Operation 1670 'mul' 'r_V_376' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1671 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_377 = mul i32 %sext_ln1317_1, i32 %sext_ln198_113"   --->   Operation 1671 'mul' 'r_V_377' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1672 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_378 = mul i32 %sext_ln1317_2, i32 %sext_ln198_114"   --->   Operation 1672 'mul' 'r_V_378' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1673 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_379 = mul i32 %sext_ln1317_3, i32 %sext_ln198_115"   --->   Operation 1673 'mul' 'r_V_379' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1674 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_380 = mul i32 %sext_ln1317, i32 %sext_ln198_116"   --->   Operation 1674 'mul' 'r_V_380' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1675 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_381 = mul i32 %sext_ln1317_1, i32 %sext_ln198_117"   --->   Operation 1675 'mul' 'r_V_381' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1676 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_382 = mul i32 %sext_ln1317_2, i32 %sext_ln198_118"   --->   Operation 1676 'mul' 'r_V_382' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1677 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_383 = mul i32 %sext_ln1317_3, i32 %sext_ln198_119"   --->   Operation 1677 'mul' 'r_V_383' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1678 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_384 = mul i32 %sext_ln1317, i32 %sext_ln198_120"   --->   Operation 1678 'mul' 'r_V_384' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1679 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_385 = mul i32 %sext_ln1317_1, i32 %sext_ln198_121"   --->   Operation 1679 'mul' 'r_V_385' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1680 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_386 = mul i32 %sext_ln1317_2, i32 %sext_ln198_122"   --->   Operation 1680 'mul' 'r_V_386' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1681 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_387 = mul i32 %sext_ln1317_3, i32 %sext_ln198_123"   --->   Operation 1681 'mul' 'r_V_387' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1682 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_388 = mul i32 %sext_ln1317, i32 %sext_ln198_124"   --->   Operation 1682 'mul' 'r_V_388' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1683 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_389 = mul i32 %sext_ln1317_1, i32 %sext_ln198_125"   --->   Operation 1683 'mul' 'r_V_389' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1684 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_390 = mul i32 %sext_ln1317_2, i32 %sext_ln198_126"   --->   Operation 1684 'mul' 'r_V_390' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1685 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_391 = mul i32 %sext_ln1317_3, i32 %sext_ln198_127"   --->   Operation 1685 'mul' 'r_V_391' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1686 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_392 = mul i32 %sext_ln1317_4, i32 %sext_ln198"   --->   Operation 1686 'mul' 'r_V_392' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1687 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_393 = mul i32 %sext_ln1317_5, i32 %sext_ln198_1"   --->   Operation 1687 'mul' 'r_V_393' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1688 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_394 = mul i32 %sext_ln1317_6, i32 %sext_ln198_2"   --->   Operation 1688 'mul' 'r_V_394' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1689 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_395 = mul i32 %sext_ln1317_7, i32 %sext_ln198_3"   --->   Operation 1689 'mul' 'r_V_395' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1690 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_396 = mul i32 %sext_ln1317_4, i32 %sext_ln198_4"   --->   Operation 1690 'mul' 'r_V_396' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1691 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_397 = mul i32 %sext_ln1317_5, i32 %sext_ln198_5"   --->   Operation 1691 'mul' 'r_V_397' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1692 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_398 = mul i32 %sext_ln1317_6, i32 %sext_ln198_6"   --->   Operation 1692 'mul' 'r_V_398' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1693 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_399 = mul i32 %sext_ln1317_7, i32 %sext_ln198_7"   --->   Operation 1693 'mul' 'r_V_399' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1694 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_400 = mul i32 %sext_ln1317_4, i32 %sext_ln198_8"   --->   Operation 1694 'mul' 'r_V_400' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1695 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_401 = mul i32 %sext_ln1317_5, i32 %sext_ln198_9"   --->   Operation 1695 'mul' 'r_V_401' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1696 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_402 = mul i32 %sext_ln1317_6, i32 %sext_ln198_10"   --->   Operation 1696 'mul' 'r_V_402' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1697 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_403 = mul i32 %sext_ln1317_7, i32 %sext_ln198_11"   --->   Operation 1697 'mul' 'r_V_403' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1698 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_404 = mul i32 %sext_ln1317_4, i32 %sext_ln198_12"   --->   Operation 1698 'mul' 'r_V_404' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1699 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_405 = mul i32 %sext_ln1317_5, i32 %sext_ln198_13"   --->   Operation 1699 'mul' 'r_V_405' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1700 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_406 = mul i32 %sext_ln1317_6, i32 %sext_ln198_14"   --->   Operation 1700 'mul' 'r_V_406' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1701 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_407 = mul i32 %sext_ln1317_7, i32 %sext_ln198_15"   --->   Operation 1701 'mul' 'r_V_407' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1702 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_408 = mul i32 %sext_ln1317_4, i32 %sext_ln198_16"   --->   Operation 1702 'mul' 'r_V_408' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1703 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_409 = mul i32 %sext_ln1317_5, i32 %sext_ln198_17"   --->   Operation 1703 'mul' 'r_V_409' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1704 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_410 = mul i32 %sext_ln1317_6, i32 %sext_ln198_18"   --->   Operation 1704 'mul' 'r_V_410' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1705 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_411 = mul i32 %sext_ln1317_7, i32 %sext_ln198_19"   --->   Operation 1705 'mul' 'r_V_411' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1706 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_412 = mul i32 %sext_ln1317_4, i32 %sext_ln198_20"   --->   Operation 1706 'mul' 'r_V_412' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1707 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_413 = mul i32 %sext_ln1317_5, i32 %sext_ln198_21"   --->   Operation 1707 'mul' 'r_V_413' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1708 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_414 = mul i32 %sext_ln1317_6, i32 %sext_ln198_22"   --->   Operation 1708 'mul' 'r_V_414' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1709 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_415 = mul i32 %sext_ln1317_7, i32 %sext_ln198_23"   --->   Operation 1709 'mul' 'r_V_415' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1710 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_416 = mul i32 %sext_ln1317_4, i32 %sext_ln198_24"   --->   Operation 1710 'mul' 'r_V_416' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1711 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_417 = mul i32 %sext_ln1317_5, i32 %sext_ln198_25"   --->   Operation 1711 'mul' 'r_V_417' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1712 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_418 = mul i32 %sext_ln1317_6, i32 %sext_ln198_26"   --->   Operation 1712 'mul' 'r_V_418' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1713 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_419 = mul i32 %sext_ln1317_7, i32 %sext_ln198_27"   --->   Operation 1713 'mul' 'r_V_419' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1714 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_420 = mul i32 %sext_ln1317_4, i32 %sext_ln198_28"   --->   Operation 1714 'mul' 'r_V_420' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1715 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_421 = mul i32 %sext_ln1317_5, i32 %sext_ln198_29"   --->   Operation 1715 'mul' 'r_V_421' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1716 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_422 = mul i32 %sext_ln1317_6, i32 %sext_ln198_30"   --->   Operation 1716 'mul' 'r_V_422' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1717 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_423 = mul i32 %sext_ln1317_7, i32 %sext_ln198_31"   --->   Operation 1717 'mul' 'r_V_423' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1718 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_424 = mul i32 %sext_ln1317_4, i32 %sext_ln198_32"   --->   Operation 1718 'mul' 'r_V_424' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1719 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_425 = mul i32 %sext_ln1317_5, i32 %sext_ln198_33"   --->   Operation 1719 'mul' 'r_V_425' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1720 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_426 = mul i32 %sext_ln1317_6, i32 %sext_ln198_34"   --->   Operation 1720 'mul' 'r_V_426' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1721 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_427 = mul i32 %sext_ln1317_7, i32 %sext_ln198_35"   --->   Operation 1721 'mul' 'r_V_427' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1722 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_428 = mul i32 %sext_ln1317_4, i32 %sext_ln198_36"   --->   Operation 1722 'mul' 'r_V_428' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1723 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_429 = mul i32 %sext_ln1317_5, i32 %sext_ln198_37"   --->   Operation 1723 'mul' 'r_V_429' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1724 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_430 = mul i32 %sext_ln1317_6, i32 %sext_ln198_38"   --->   Operation 1724 'mul' 'r_V_430' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1725 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_431 = mul i32 %sext_ln1317_7, i32 %sext_ln198_39"   --->   Operation 1725 'mul' 'r_V_431' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1726 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_432 = mul i32 %sext_ln1317_4, i32 %sext_ln198_40"   --->   Operation 1726 'mul' 'r_V_432' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1727 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_433 = mul i32 %sext_ln1317_5, i32 %sext_ln198_41"   --->   Operation 1727 'mul' 'r_V_433' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1728 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_434 = mul i32 %sext_ln1317_6, i32 %sext_ln198_42"   --->   Operation 1728 'mul' 'r_V_434' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1729 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_435 = mul i32 %sext_ln1317_7, i32 %sext_ln198_43"   --->   Operation 1729 'mul' 'r_V_435' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1730 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_436 = mul i32 %sext_ln1317_4, i32 %sext_ln198_44"   --->   Operation 1730 'mul' 'r_V_436' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1731 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_437 = mul i32 %sext_ln1317_5, i32 %sext_ln198_45"   --->   Operation 1731 'mul' 'r_V_437' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1732 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_438 = mul i32 %sext_ln1317_6, i32 %sext_ln198_46"   --->   Operation 1732 'mul' 'r_V_438' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1733 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_439 = mul i32 %sext_ln1317_7, i32 %sext_ln198_47"   --->   Operation 1733 'mul' 'r_V_439' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1734 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_440 = mul i32 %sext_ln1317_4, i32 %sext_ln198_48"   --->   Operation 1734 'mul' 'r_V_440' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1735 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_441 = mul i32 %sext_ln1317_5, i32 %sext_ln198_49"   --->   Operation 1735 'mul' 'r_V_441' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1736 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_442 = mul i32 %sext_ln1317_6, i32 %sext_ln198_50"   --->   Operation 1736 'mul' 'r_V_442' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1737 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_443 = mul i32 %sext_ln1317_7, i32 %sext_ln198_51"   --->   Operation 1737 'mul' 'r_V_443' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1738 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_444 = mul i32 %sext_ln1317_4, i32 %sext_ln198_52"   --->   Operation 1738 'mul' 'r_V_444' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1739 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_445 = mul i32 %sext_ln1317_5, i32 %sext_ln198_53"   --->   Operation 1739 'mul' 'r_V_445' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1740 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_446 = mul i32 %sext_ln1317_6, i32 %sext_ln198_54"   --->   Operation 1740 'mul' 'r_V_446' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1741 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_447 = mul i32 %sext_ln1317_7, i32 %sext_ln198_55"   --->   Operation 1741 'mul' 'r_V_447' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1742 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_448 = mul i32 %sext_ln1317_4, i32 %sext_ln198_56"   --->   Operation 1742 'mul' 'r_V_448' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1743 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_449 = mul i32 %sext_ln1317_5, i32 %sext_ln198_57"   --->   Operation 1743 'mul' 'r_V_449' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1744 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_450 = mul i32 %sext_ln1317_6, i32 %sext_ln198_58"   --->   Operation 1744 'mul' 'r_V_450' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1745 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_451 = mul i32 %sext_ln1317_7, i32 %sext_ln198_59"   --->   Operation 1745 'mul' 'r_V_451' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1746 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_452 = mul i32 %sext_ln1317_4, i32 %sext_ln198_60"   --->   Operation 1746 'mul' 'r_V_452' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1747 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_453 = mul i32 %sext_ln1317_5, i32 %sext_ln198_61"   --->   Operation 1747 'mul' 'r_V_453' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1748 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_454 = mul i32 %sext_ln1317_6, i32 %sext_ln198_62"   --->   Operation 1748 'mul' 'r_V_454' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1749 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_455 = mul i32 %sext_ln1317_7, i32 %sext_ln198_63"   --->   Operation 1749 'mul' 'r_V_455' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1750 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_456 = mul i32 %sext_ln1317_4, i32 %sext_ln198_64"   --->   Operation 1750 'mul' 'r_V_456' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1751 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_457 = mul i32 %sext_ln1317_5, i32 %sext_ln198_65"   --->   Operation 1751 'mul' 'r_V_457' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1752 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_458 = mul i32 %sext_ln1317_6, i32 %sext_ln198_66"   --->   Operation 1752 'mul' 'r_V_458' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1753 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_459 = mul i32 %sext_ln1317_7, i32 %sext_ln198_67"   --->   Operation 1753 'mul' 'r_V_459' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1754 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_460 = mul i32 %sext_ln1317_4, i32 %sext_ln198_68"   --->   Operation 1754 'mul' 'r_V_460' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1755 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_461 = mul i32 %sext_ln1317_5, i32 %sext_ln198_69"   --->   Operation 1755 'mul' 'r_V_461' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1756 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_462 = mul i32 %sext_ln1317_6, i32 %sext_ln198_70"   --->   Operation 1756 'mul' 'r_V_462' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1757 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_463 = mul i32 %sext_ln1317_7, i32 %sext_ln198_71"   --->   Operation 1757 'mul' 'r_V_463' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1758 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_464 = mul i32 %sext_ln1317_4, i32 %sext_ln198_72"   --->   Operation 1758 'mul' 'r_V_464' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1759 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_465 = mul i32 %sext_ln1317_5, i32 %sext_ln198_73"   --->   Operation 1759 'mul' 'r_V_465' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1760 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_466 = mul i32 %sext_ln1317_6, i32 %sext_ln198_74"   --->   Operation 1760 'mul' 'r_V_466' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1761 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_467 = mul i32 %sext_ln1317_7, i32 %sext_ln198_75"   --->   Operation 1761 'mul' 'r_V_467' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1762 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_468 = mul i32 %sext_ln1317_4, i32 %sext_ln198_76"   --->   Operation 1762 'mul' 'r_V_468' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1763 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_469 = mul i32 %sext_ln1317_5, i32 %sext_ln198_77"   --->   Operation 1763 'mul' 'r_V_469' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1764 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_470 = mul i32 %sext_ln1317_6, i32 %sext_ln198_78"   --->   Operation 1764 'mul' 'r_V_470' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1765 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_471 = mul i32 %sext_ln1317_7, i32 %sext_ln198_79"   --->   Operation 1765 'mul' 'r_V_471' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1766 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_472 = mul i32 %sext_ln1317_4, i32 %sext_ln198_80"   --->   Operation 1766 'mul' 'r_V_472' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1767 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_473 = mul i32 %sext_ln1317_5, i32 %sext_ln198_81"   --->   Operation 1767 'mul' 'r_V_473' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1768 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_474 = mul i32 %sext_ln1317_6, i32 %sext_ln198_82"   --->   Operation 1768 'mul' 'r_V_474' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1769 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_475 = mul i32 %sext_ln1317_7, i32 %sext_ln198_83"   --->   Operation 1769 'mul' 'r_V_475' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1770 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_476 = mul i32 %sext_ln1317_4, i32 %sext_ln198_84"   --->   Operation 1770 'mul' 'r_V_476' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1771 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_477 = mul i32 %sext_ln1317_5, i32 %sext_ln198_85"   --->   Operation 1771 'mul' 'r_V_477' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1772 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_478 = mul i32 %sext_ln1317_6, i32 %sext_ln198_86"   --->   Operation 1772 'mul' 'r_V_478' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1773 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_479 = mul i32 %sext_ln1317_7, i32 %sext_ln198_87"   --->   Operation 1773 'mul' 'r_V_479' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1774 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_480 = mul i32 %sext_ln1317_4, i32 %sext_ln198_88"   --->   Operation 1774 'mul' 'r_V_480' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1775 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_481 = mul i32 %sext_ln1317_5, i32 %sext_ln198_89"   --->   Operation 1775 'mul' 'r_V_481' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1776 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_482 = mul i32 %sext_ln1317_6, i32 %sext_ln198_90"   --->   Operation 1776 'mul' 'r_V_482' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1777 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_483 = mul i32 %sext_ln1317_7, i32 %sext_ln198_91"   --->   Operation 1777 'mul' 'r_V_483' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1778 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_484 = mul i32 %sext_ln1317_4, i32 %sext_ln198_92"   --->   Operation 1778 'mul' 'r_V_484' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1779 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_485 = mul i32 %sext_ln1317_5, i32 %sext_ln198_93"   --->   Operation 1779 'mul' 'r_V_485' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1780 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_486 = mul i32 %sext_ln1317_6, i32 %sext_ln198_94"   --->   Operation 1780 'mul' 'r_V_486' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1781 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_487 = mul i32 %sext_ln1317_7, i32 %sext_ln198_95"   --->   Operation 1781 'mul' 'r_V_487' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1782 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_488 = mul i32 %sext_ln1317_4, i32 %sext_ln198_96"   --->   Operation 1782 'mul' 'r_V_488' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1783 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_489 = mul i32 %sext_ln1317_5, i32 %sext_ln198_97"   --->   Operation 1783 'mul' 'r_V_489' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1784 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_490 = mul i32 %sext_ln1317_6, i32 %sext_ln198_98"   --->   Operation 1784 'mul' 'r_V_490' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1785 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_491 = mul i32 %sext_ln1317_7, i32 %sext_ln198_99"   --->   Operation 1785 'mul' 'r_V_491' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1786 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_492 = mul i32 %sext_ln1317_4, i32 %sext_ln198_100"   --->   Operation 1786 'mul' 'r_V_492' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1787 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_493 = mul i32 %sext_ln1317_5, i32 %sext_ln198_101"   --->   Operation 1787 'mul' 'r_V_493' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1788 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_494 = mul i32 %sext_ln1317_6, i32 %sext_ln198_102"   --->   Operation 1788 'mul' 'r_V_494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1789 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_495 = mul i32 %sext_ln1317_7, i32 %sext_ln198_103"   --->   Operation 1789 'mul' 'r_V_495' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1790 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_496 = mul i32 %sext_ln1317_4, i32 %sext_ln198_104"   --->   Operation 1790 'mul' 'r_V_496' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1791 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_497 = mul i32 %sext_ln1317_5, i32 %sext_ln198_105"   --->   Operation 1791 'mul' 'r_V_497' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1792 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_498 = mul i32 %sext_ln1317_6, i32 %sext_ln198_106"   --->   Operation 1792 'mul' 'r_V_498' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1793 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_499 = mul i32 %sext_ln1317_7, i32 %sext_ln198_107"   --->   Operation 1793 'mul' 'r_V_499' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1794 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_500 = mul i32 %sext_ln1317_4, i32 %sext_ln198_108"   --->   Operation 1794 'mul' 'r_V_500' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1795 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_501 = mul i32 %sext_ln1317_5, i32 %sext_ln198_109"   --->   Operation 1795 'mul' 'r_V_501' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1796 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_502 = mul i32 %sext_ln1317_6, i32 %sext_ln198_110"   --->   Operation 1796 'mul' 'r_V_502' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1797 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_503 = mul i32 %sext_ln1317_7, i32 %sext_ln198_111"   --->   Operation 1797 'mul' 'r_V_503' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1798 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_504 = mul i32 %sext_ln1317_4, i32 %sext_ln198_112"   --->   Operation 1798 'mul' 'r_V_504' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1799 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_505 = mul i32 %sext_ln1317_5, i32 %sext_ln198_113"   --->   Operation 1799 'mul' 'r_V_505' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1800 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_506 = mul i32 %sext_ln1317_6, i32 %sext_ln198_114"   --->   Operation 1800 'mul' 'r_V_506' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1801 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_507 = mul i32 %sext_ln1317_7, i32 %sext_ln198_115"   --->   Operation 1801 'mul' 'r_V_507' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1802 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_508 = mul i32 %sext_ln1317_4, i32 %sext_ln198_116"   --->   Operation 1802 'mul' 'r_V_508' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1803 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_509 = mul i32 %sext_ln1317_5, i32 %sext_ln198_117"   --->   Operation 1803 'mul' 'r_V_509' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1804 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_510 = mul i32 %sext_ln1317_6, i32 %sext_ln198_118"   --->   Operation 1804 'mul' 'r_V_510' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1805 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_511 = mul i32 %sext_ln1317_7, i32 %sext_ln198_119"   --->   Operation 1805 'mul' 'r_V_511' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1806 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_512 = mul i32 %sext_ln1317_4, i32 %sext_ln198_120"   --->   Operation 1806 'mul' 'r_V_512' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1807 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_513 = mul i32 %sext_ln1317_5, i32 %sext_ln198_121"   --->   Operation 1807 'mul' 'r_V_513' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1808 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_514 = mul i32 %sext_ln1317_6, i32 %sext_ln198_122"   --->   Operation 1808 'mul' 'r_V_514' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1809 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_515 = mul i32 %sext_ln1317_7, i32 %sext_ln198_123"   --->   Operation 1809 'mul' 'r_V_515' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1810 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_516 = mul i32 %sext_ln1317_4, i32 %sext_ln198_124"   --->   Operation 1810 'mul' 'r_V_516' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1811 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_517 = mul i32 %sext_ln1317_5, i32 %sext_ln198_125"   --->   Operation 1811 'mul' 'r_V_517' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1812 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_518 = mul i32 %sext_ln1317_6, i32 %sext_ln198_126"   --->   Operation 1812 'mul' 'r_V_518' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1813 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_519 = mul i32 %sext_ln1317_7, i32 %sext_ln198_127"   --->   Operation 1813 'mul' 'r_V_519' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 1814 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_265 = mul i32 %sext_ln1317, i32 %sext_ln198"   --->   Operation 1814 'mul' 'r_V_265' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1815 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_265, i32 31"   --->   Operation 1815 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1816 [1/1] (0.00ns)   --->   "%tp_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_265, i32 10, i32 25"   --->   Operation 1816 'partselect' 'tp_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1817 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_265, i32 25"   --->   Operation 1817 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_265, i32 9"   --->   Operation 1818 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i1 %tmp_86"   --->   Operation 1819 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1820 [1/1] (0.85ns)   --->   "%tp_V_1 = add i16 %zext_ln423, i16 %tp_V"   --->   Operation 1820 'add' 'tp_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1821 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_1, i32 15"   --->   Operation 1821 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1822 [1/1] (0.28ns)   --->   "%xor_ln942 = xor i1 %p_Result_11, i1 1"   --->   Operation 1822 'xor' 'xor_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1823 [1/1] (0.28ns)   --->   "%carry_1 = and i1 %p_Result_10, i1 %xor_ln942"   --->   Operation 1823 'and' 'carry_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp88 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_265, i32 27, i32 31"   --->   Operation 1824 'partselect' 'tmp88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1825 [1/1] (0.75ns)   --->   "%Range2_all_ones = icmp_eq  i5 %tmp88, i5 31"   --->   Operation 1825 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_265, i32 26, i32 31"   --->   Operation 1826 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1827 [1/1] (0.78ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_39, i6 63"   --->   Operation 1827 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1828 [1/1] (0.78ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_39, i6 0"   --->   Operation 1828 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 1829 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_265, i32 26"   --->   Operation 1830 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln936 = xor i1 %tmp_89, i1 1"   --->   Operation 1831 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936"   --->   Operation 1832 'and' 'and_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones"   --->   Operation 1833 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%and_ln937 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 1834 'and' 'and_ln937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln941 = xor i1 %deleted_zeros, i1 1"   --->   Operation 1835 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln941 = or i1 %p_Result_11, i1 %xor_ln941"   --->   Operation 1836 'or' 'or_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln941_1 = xor i1 %p_Result_s, i1 1"   --->   Operation 1837 'xor' 'xor_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1838 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln941, i1 %xor_ln941_1"   --->   Operation 1838 'and' 'overflow' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln942_1 = xor i1 %deleted_ones, i1 1"   --->   Operation 1839 'xor' 'xor_ln942_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1840 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1"   --->   Operation 1840 'or' 'or_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%xor_ln942_512 = xor i1 %and_ln937, i1 %or_ln942"   --->   Operation 1841 'xor' 'xor_ln942_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%underflow = and i1 %xor_ln942_512, i1 %p_Result_s"   --->   Operation 1842 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node tp_V_2)   --->   "%select_ln392_1 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 1843 'select' 'select_ln392_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1844 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392 = or i1 %overflow, i1 %underflow"   --->   Operation 1844 'or' 'or_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1845 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_2 = select i1 %or_ln392, i16 %select_ln392_1, i16 %tp_V_1"   --->   Operation 1845 'select' 'tp_V_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1846 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_266 = mul i32 %sext_ln1317_1, i32 %sext_ln198_1"   --->   Operation 1846 'mul' 'r_V_266' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1847 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_266, i32 31"   --->   Operation 1847 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1848 [1/1] (0.00ns)   --->   "%tp_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_266, i32 10, i32 25"   --->   Operation 1848 'partselect' 'tp_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1849 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_266, i32 25"   --->   Operation 1849 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_266, i32 9"   --->   Operation 1850 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i1 %tmp_92"   --->   Operation 1851 'zext' 'zext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1852 [1/1] (0.85ns)   --->   "%tp_V_4 = add i16 %zext_ln423_1, i16 %tp_V_3"   --->   Operation 1852 'add' 'tp_V_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1853 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_4, i32 15"   --->   Operation 1853 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1854 [1/1] (0.28ns)   --->   "%xor_ln942_2 = xor i1 %p_Result_14, i1 1"   --->   Operation 1854 'xor' 'xor_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1855 [1/1] (0.28ns)   --->   "%carry_3 = and i1 %p_Result_13, i1 %xor_ln942_2"   --->   Operation 1855 'and' 'carry_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_266, i32 27, i32 31"   --->   Operation 1856 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1857 [1/1] (0.75ns)   --->   "%Range2_all_ones_1 = icmp_eq  i5 %tmp_40, i5 31"   --->   Operation 1857 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_266, i32 26, i32 31"   --->   Operation 1858 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1859 [1/1] (0.78ns)   --->   "%Range1_all_ones_1 = icmp_eq  i6 %tmp_41, i6 63"   --->   Operation 1859 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1860 [1/1] (0.78ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i6 %tmp_41, i6 0"   --->   Operation 1860 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1"   --->   Operation 1861 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_266, i32 26"   --->   Operation 1862 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln936_1 = xor i1 %tmp_94, i1 1"   --->   Operation 1863 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1"   --->   Operation 1864 'and' 'and_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%deleted_ones_1 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_1"   --->   Operation 1865 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_1"   --->   Operation 1866 'and' 'and_ln937_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln941_2 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 1867 'xor' 'xor_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln941_1 = or i1 %p_Result_14, i1 %xor_ln941_2"   --->   Operation 1868 'or' 'or_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln941_3 = xor i1 %p_Result_12, i1 1"   --->   Operation 1869 'xor' 'xor_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1870 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln941_1, i1 %xor_ln941_3"   --->   Operation 1870 'and' 'overflow_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln942_3 = xor i1 %deleted_ones_1, i1 1"   --->   Operation 1871 'xor' 'xor_ln942_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1872 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3"   --->   Operation 1872 'or' 'or_ln942_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%xor_ln942_513 = xor i1 %and_ln937_1, i1 %or_ln942_1"   --->   Operation 1873 'xor' 'xor_ln942_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%underflow_1 = and i1 %xor_ln942_513, i1 %p_Result_12"   --->   Operation 1874 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node tp_V_5)   --->   "%select_ln392 = select i1 %overflow_1, i16 32767, i16 32768"   --->   Operation 1875 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1876 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_1 = or i1 %overflow_1, i1 %underflow_1"   --->   Operation 1876 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1877 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_5 = select i1 %or_ln392_1, i16 %select_ln392, i16 %tp_V_4"   --->   Operation 1877 'select' 'tp_V_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1878 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i32 %sext_ln1317_2, i32 %sext_ln198_2"   --->   Operation 1878 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1879 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 31"   --->   Operation 1879 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1880 [1/1] (0.00ns)   --->   "%tp_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V, i32 10, i32 25"   --->   Operation 1880 'partselect' 'tp_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1881 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 25"   --->   Operation 1881 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 9"   --->   Operation 1882 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln423_2 = zext i1 %tmp_99"   --->   Operation 1883 'zext' 'zext_ln423_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1884 [1/1] (0.85ns)   --->   "%tp_V_7 = add i16 %zext_ln423_2, i16 %tp_V_6"   --->   Operation 1884 'add' 'tp_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1885 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_7, i32 15"   --->   Operation 1885 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1886 [1/1] (0.28ns)   --->   "%xor_ln942_4 = xor i1 %p_Result_19, i1 1"   --->   Operation 1886 'xor' 'xor_ln942_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1887 [1/1] (0.28ns)   --->   "%carry_5 = and i1 %p_Result_18, i1 %xor_ln942_4"   --->   Operation 1887 'and' 'carry_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V, i32 27, i32 31"   --->   Operation 1888 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1889 [1/1] (0.75ns)   --->   "%Range2_all_ones_2 = icmp_eq  i5 %tmp_42, i5 31"   --->   Operation 1889 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V, i32 26, i32 31"   --->   Operation 1890 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1891 [1/1] (0.78ns)   --->   "%Range1_all_ones_3 = icmp_eq  i6 %tmp_43, i6 63"   --->   Operation 1891 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1892 [1/1] (0.78ns)   --->   "%Range1_all_zeros_2 = icmp_eq  i6 %tmp_43, i6 0"   --->   Operation 1892 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2"   --->   Operation 1893 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 26"   --->   Operation 1894 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%xor_ln936_2 = xor i1 %tmp_101, i1 1"   --->   Operation 1895 'xor' 'xor_ln936_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%and_ln936_2 = and i1 %Range2_all_ones_2, i1 %xor_ln936_2"   --->   Operation 1896 'and' 'and_ln936_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%deleted_ones_3 = select i1 %carry_5, i1 %and_ln936_2, i1 %Range1_all_ones_3"   --->   Operation 1897 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_2)   --->   "%and_ln937_2 = and i1 %carry_5, i1 %Range1_all_ones_3"   --->   Operation 1898 'and' 'and_ln937_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_5 = xor i1 %deleted_zeros_2, i1 1"   --->   Operation 1899 'xor' 'xor_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln941_2 = or i1 %p_Result_19, i1 %xor_ln941_5"   --->   Operation 1900 'or' 'or_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_6 = xor i1 %p_Result_17, i1 1"   --->   Operation 1901 'xor' 'xor_ln941_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1902 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln941_2, i1 %xor_ln941_6"   --->   Operation 1902 'and' 'overflow_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_2)   --->   "%xor_ln942_5 = xor i1 %deleted_ones_3, i1 1"   --->   Operation 1903 'xor' 'xor_ln942_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1904 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_2 = or i1 %xor_ln942_4, i1 %xor_ln942_5"   --->   Operation 1904 'or' 'or_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_2)   --->   "%xor_ln942_514 = xor i1 %and_ln937_2, i1 %or_ln942_2"   --->   Operation 1905 'xor' 'xor_ln942_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_2)   --->   "%underflow_2 = and i1 %xor_ln942_514, i1 %p_Result_17"   --->   Operation 1906 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node tp_V_8)   --->   "%select_ln392_5 = select i1 %overflow_3, i16 32767, i16 32768"   --->   Operation 1907 'select' 'select_ln392_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1908 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_2 = or i1 %overflow_3, i1 %underflow_2"   --->   Operation 1908 'or' 'or_ln392_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1909 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_8 = select i1 %or_ln392_2, i16 %select_ln392_5, i16 %tp_V_7"   --->   Operation 1909 'select' 'tp_V_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1910 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_267 = mul i32 %sext_ln1317_3, i32 %sext_ln198_3"   --->   Operation 1910 'mul' 'r_V_267' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1911 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_267, i32 31"   --->   Operation 1911 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1912 [1/1] (0.00ns)   --->   "%tp_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_267, i32 10, i32 25"   --->   Operation 1912 'partselect' 'tp_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1913 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_267, i32 25"   --->   Operation 1913 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_267, i32 9"   --->   Operation 1914 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln423_3 = zext i1 %tmp_106"   --->   Operation 1915 'zext' 'zext_ln423_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1916 [1/1] (0.85ns)   --->   "%tp_V_10 = add i16 %zext_ln423_3, i16 %tp_V_9"   --->   Operation 1916 'add' 'tp_V_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1917 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_10, i32 15"   --->   Operation 1917 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1918 [1/1] (0.28ns)   --->   "%xor_ln942_6 = xor i1 %p_Result_24, i1 1"   --->   Operation 1918 'xor' 'xor_ln942_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1919 [1/1] (0.28ns)   --->   "%carry_7 = and i1 %p_Result_23, i1 %xor_ln942_6"   --->   Operation 1919 'and' 'carry_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_267, i32 27, i32 31"   --->   Operation 1920 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1921 [1/1] (0.75ns)   --->   "%Range2_all_ones_3 = icmp_eq  i5 %tmp_44, i5 31"   --->   Operation 1921 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_267, i32 26, i32 31"   --->   Operation 1922 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1923 [1/1] (0.78ns)   --->   "%Range1_all_ones_5 = icmp_eq  i6 %tmp_45, i6 63"   --->   Operation 1923 'icmp' 'Range1_all_ones_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1924 [1/1] (0.78ns)   --->   "%Range1_all_zeros_3 = icmp_eq  i6 %tmp_45, i6 0"   --->   Operation 1924 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_3"   --->   Operation 1925 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_267, i32 26"   --->   Operation 1926 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%xor_ln936_3 = xor i1 %tmp_108, i1 1"   --->   Operation 1927 'xor' 'xor_ln936_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%and_ln936_3 = and i1 %Range2_all_ones_3, i1 %xor_ln936_3"   --->   Operation 1928 'and' 'and_ln936_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%deleted_ones_5 = select i1 %carry_7, i1 %and_ln936_3, i1 %Range1_all_ones_5"   --->   Operation 1929 'select' 'deleted_ones_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_3)   --->   "%and_ln937_3 = and i1 %carry_7, i1 %Range1_all_ones_5"   --->   Operation 1930 'and' 'and_ln937_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln941_8 = xor i1 %deleted_zeros_3, i1 1"   --->   Operation 1931 'xor' 'xor_ln941_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln941_3 = or i1 %p_Result_24, i1 %xor_ln941_8"   --->   Operation 1932 'or' 'or_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln941_9 = xor i1 %p_Result_22, i1 1"   --->   Operation 1933 'xor' 'xor_ln941_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1934 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln941_3, i1 %xor_ln941_9"   --->   Operation 1934 'and' 'overflow_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_3)   --->   "%xor_ln942_7 = xor i1 %deleted_ones_5, i1 1"   --->   Operation 1935 'xor' 'xor_ln942_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1936 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_3 = or i1 %xor_ln942_6, i1 %xor_ln942_7"   --->   Operation 1936 'or' 'or_ln942_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_3)   --->   "%xor_ln942_515 = xor i1 %and_ln937_3, i1 %or_ln942_3"   --->   Operation 1937 'xor' 'xor_ln942_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_3)   --->   "%underflow_3 = and i1 %xor_ln942_515, i1 %p_Result_22"   --->   Operation 1938 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node tp_V_11)   --->   "%select_ln392_8 = select i1 %overflow_5, i16 32767, i16 32768"   --->   Operation 1939 'select' 'select_ln392_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1940 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_3 = or i1 %overflow_5, i1 %underflow_3"   --->   Operation 1940 'or' 'or_ln392_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1941 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_11 = select i1 %or_ln392_3, i16 %select_ln392_8, i16 %tp_V_10"   --->   Operation 1941 'select' 'tp_V_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1942 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_268 = mul i32 %sext_ln1317, i32 %sext_ln198_4"   --->   Operation 1942 'mul' 'r_V_268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1943 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_268, i32 31"   --->   Operation 1943 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1944 [1/1] (0.00ns)   --->   "%tp_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_268, i32 10, i32 25"   --->   Operation 1944 'partselect' 'tp_V_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1945 [1/1] (0.00ns)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_268, i32 25"   --->   Operation 1945 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_268, i32 9"   --->   Operation 1946 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln423_4 = zext i1 %tmp_115"   --->   Operation 1947 'zext' 'zext_ln423_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1948 [1/1] (0.85ns)   --->   "%tp_V_13 = add i16 %zext_ln423_4, i16 %tp_V_12"   --->   Operation 1948 'add' 'tp_V_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1949 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_13, i32 15"   --->   Operation 1949 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1950 [1/1] (0.28ns)   --->   "%xor_ln942_8 = xor i1 %p_Result_31, i1 1"   --->   Operation 1950 'xor' 'xor_ln942_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1951 [1/1] (0.28ns)   --->   "%carry_9 = and i1 %p_Result_30, i1 %xor_ln942_8"   --->   Operation 1951 'and' 'carry_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_268, i32 27, i32 31"   --->   Operation 1952 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1953 [1/1] (0.75ns)   --->   "%Range2_all_ones_4 = icmp_eq  i5 %tmp_46, i5 31"   --->   Operation 1953 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_268, i32 26, i32 31"   --->   Operation 1954 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1955 [1/1] (0.78ns)   --->   "%Range1_all_ones_8 = icmp_eq  i6 %tmp_47, i6 63"   --->   Operation 1955 'icmp' 'Range1_all_ones_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1956 [1/1] (0.78ns)   --->   "%Range1_all_zeros_4 = icmp_eq  i6 %tmp_47, i6 0"   --->   Operation 1956 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_4"   --->   Operation 1957 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_268, i32 26"   --->   Operation 1958 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%xor_ln936_4 = xor i1 %tmp_117, i1 1"   --->   Operation 1959 'xor' 'xor_ln936_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%and_ln936_4 = and i1 %Range2_all_ones_4, i1 %xor_ln936_4"   --->   Operation 1960 'and' 'and_ln936_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%deleted_ones_8 = select i1 %carry_9, i1 %and_ln936_4, i1 %Range1_all_ones_8"   --->   Operation 1961 'select' 'deleted_ones_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_4)   --->   "%and_ln937_4 = and i1 %carry_9, i1 %Range1_all_ones_8"   --->   Operation 1962 'and' 'and_ln937_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln941_12 = xor i1 %deleted_zeros_4, i1 1"   --->   Operation 1963 'xor' 'xor_ln941_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln941_4 = or i1 %p_Result_31, i1 %xor_ln941_12"   --->   Operation 1964 'or' 'or_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln941_13 = xor i1 %p_Result_29, i1 1"   --->   Operation 1965 'xor' 'xor_ln941_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1966 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln941_4, i1 %xor_ln941_13"   --->   Operation 1966 'and' 'overflow_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_4)   --->   "%xor_ln942_9 = xor i1 %deleted_ones_8, i1 1"   --->   Operation 1967 'xor' 'xor_ln942_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1968 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_4 = or i1 %xor_ln942_8, i1 %xor_ln942_9"   --->   Operation 1968 'or' 'or_ln942_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_4)   --->   "%xor_ln942_516 = xor i1 %and_ln937_4, i1 %or_ln942_4"   --->   Operation 1969 'xor' 'xor_ln942_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_4)   --->   "%underflow_4 = and i1 %xor_ln942_516, i1 %p_Result_29"   --->   Operation 1970 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node tp_V_14)   --->   "%select_ln392_12 = select i1 %overflow_8, i16 32767, i16 32768"   --->   Operation 1971 'select' 'select_ln392_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1972 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_4 = or i1 %overflow_8, i1 %underflow_4"   --->   Operation 1972 'or' 'or_ln392_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1973 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_14 = select i1 %or_ln392_4, i16 %select_ln392_12, i16 %tp_V_13"   --->   Operation 1973 'select' 'tp_V_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1974 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_269 = mul i32 %sext_ln1317_1, i32 %sext_ln198_5"   --->   Operation 1974 'mul' 'r_V_269' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1975 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_269, i32 31"   --->   Operation 1975 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1976 [1/1] (0.00ns)   --->   "%tp_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_269, i32 10, i32 25"   --->   Operation 1976 'partselect' 'tp_V_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1977 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_269, i32 25"   --->   Operation 1977 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_269, i32 9"   --->   Operation 1978 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln423_5 = zext i1 %tmp_120"   --->   Operation 1979 'zext' 'zext_ln423_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1980 [1/1] (0.85ns)   --->   "%tp_V_16 = add i16 %zext_ln423_5, i16 %tp_V_15"   --->   Operation 1980 'add' 'tp_V_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1981 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_16, i32 15"   --->   Operation 1981 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1982 [1/1] (0.28ns)   --->   "%xor_ln942_10 = xor i1 %p_Result_34, i1 1"   --->   Operation 1982 'xor' 'xor_ln942_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1983 [1/1] (0.28ns)   --->   "%carry_11 = and i1 %p_Result_33, i1 %xor_ln942_10"   --->   Operation 1983 'and' 'carry_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_269, i32 27, i32 31"   --->   Operation 1984 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1985 [1/1] (0.75ns)   --->   "%Range2_all_ones_5 = icmp_eq  i5 %tmp_48, i5 31"   --->   Operation 1985 'icmp' 'Range2_all_ones_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_269, i32 26, i32 31"   --->   Operation 1986 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1987 [1/1] (0.78ns)   --->   "%Range1_all_ones_9 = icmp_eq  i6 %tmp_49, i6 63"   --->   Operation 1987 'icmp' 'Range1_all_ones_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1988 [1/1] (0.78ns)   --->   "%Range1_all_zeros_5 = icmp_eq  i6 %tmp_49, i6 0"   --->   Operation 1988 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_5"   --->   Operation 1989 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_269, i32 26"   --->   Operation 1990 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%xor_ln936_5 = xor i1 %tmp_122, i1 1"   --->   Operation 1991 'xor' 'xor_ln936_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%and_ln936_5 = and i1 %Range2_all_ones_5, i1 %xor_ln936_5"   --->   Operation 1992 'and' 'and_ln936_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%deleted_ones_9 = select i1 %carry_11, i1 %and_ln936_5, i1 %Range1_all_ones_9"   --->   Operation 1993 'select' 'deleted_ones_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_5)   --->   "%and_ln937_5 = and i1 %carry_11, i1 %Range1_all_ones_9"   --->   Operation 1994 'and' 'and_ln937_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln941_14 = xor i1 %deleted_zeros_5, i1 1"   --->   Operation 1995 'xor' 'xor_ln941_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%or_ln941_5 = or i1 %p_Result_34, i1 %xor_ln941_14"   --->   Operation 1996 'or' 'or_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln941_15 = xor i1 %p_Result_32, i1 1"   --->   Operation 1997 'xor' 'xor_ln941_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1998 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_9 = and i1 %or_ln941_5, i1 %xor_ln941_15"   --->   Operation 1998 'and' 'overflow_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_5)   --->   "%xor_ln942_11 = xor i1 %deleted_ones_9, i1 1"   --->   Operation 1999 'xor' 'xor_ln942_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2000 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_5 = or i1 %xor_ln942_10, i1 %xor_ln942_11"   --->   Operation 2000 'or' 'or_ln942_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_5)   --->   "%xor_ln942_517 = xor i1 %and_ln937_5, i1 %or_ln942_5"   --->   Operation 2001 'xor' 'xor_ln942_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_5)   --->   "%underflow_5 = and i1 %xor_ln942_517, i1 %p_Result_32"   --->   Operation 2002 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node tp_V_17)   --->   "%select_ln392_14 = select i1 %overflow_9, i16 32767, i16 32768"   --->   Operation 2003 'select' 'select_ln392_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2004 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_5 = or i1 %overflow_9, i1 %underflow_5"   --->   Operation 2004 'or' 'or_ln392_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2005 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_17 = select i1 %or_ln392_5, i16 %select_ln392_14, i16 %tp_V_16"   --->   Operation 2005 'select' 'tp_V_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2006 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_270 = mul i32 %sext_ln1317_2, i32 %sext_ln198_6"   --->   Operation 2006 'mul' 'r_V_270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2007 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_270, i32 31"   --->   Operation 2007 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2008 [1/1] (0.00ns)   --->   "%tp_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_270, i32 10, i32 25"   --->   Operation 2008 'partselect' 'tp_V_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2009 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_270, i32 25"   --->   Operation 2009 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_270, i32 9"   --->   Operation 2010 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln423_6 = zext i1 %tmp_127"   --->   Operation 2011 'zext' 'zext_ln423_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2012 [1/1] (0.85ns)   --->   "%tp_V_19 = add i16 %zext_ln423_6, i16 %tp_V_18"   --->   Operation 2012 'add' 'tp_V_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2013 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_19, i32 15"   --->   Operation 2013 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2014 [1/1] (0.28ns)   --->   "%xor_ln942_12 = xor i1 %p_Result_39, i1 1"   --->   Operation 2014 'xor' 'xor_ln942_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2015 [1/1] (0.28ns)   --->   "%carry_13 = and i1 %p_Result_38, i1 %xor_ln942_12"   --->   Operation 2015 'and' 'carry_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_270, i32 27, i32 31"   --->   Operation 2016 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2017 [1/1] (0.75ns)   --->   "%Range2_all_ones_6 = icmp_eq  i5 %tmp_50, i5 31"   --->   Operation 2017 'icmp' 'Range2_all_ones_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_270, i32 26, i32 31"   --->   Operation 2018 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2019 [1/1] (0.78ns)   --->   "%Range1_all_ones_11 = icmp_eq  i6 %tmp_51, i6 63"   --->   Operation 2019 'icmp' 'Range1_all_ones_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2020 [1/1] (0.78ns)   --->   "%Range1_all_zeros_6 = icmp_eq  i6 %tmp_51, i6 0"   --->   Operation 2020 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_6"   --->   Operation 2021 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_270, i32 26"   --->   Operation 2022 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%xor_ln936_6 = xor i1 %tmp_129, i1 1"   --->   Operation 2023 'xor' 'xor_ln936_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%and_ln936_6 = and i1 %Range2_all_ones_6, i1 %xor_ln936_6"   --->   Operation 2024 'and' 'and_ln936_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%deleted_ones_11 = select i1 %carry_13, i1 %and_ln936_6, i1 %Range1_all_ones_11"   --->   Operation 2025 'select' 'deleted_ones_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_6)   --->   "%and_ln937_6 = and i1 %carry_13, i1 %Range1_all_ones_11"   --->   Operation 2026 'and' 'and_ln937_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln941_17 = xor i1 %deleted_zeros_6, i1 1"   --->   Operation 2027 'xor' 'xor_ln941_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%or_ln941_6 = or i1 %p_Result_39, i1 %xor_ln941_17"   --->   Operation 2028 'or' 'or_ln941_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln941_18 = xor i1 %p_Result_37, i1 1"   --->   Operation 2029 'xor' 'xor_ln941_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2030 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_11 = and i1 %or_ln941_6, i1 %xor_ln941_18"   --->   Operation 2030 'and' 'overflow_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_6)   --->   "%xor_ln942_13 = xor i1 %deleted_ones_11, i1 1"   --->   Operation 2031 'xor' 'xor_ln942_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2032 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_6 = or i1 %xor_ln942_12, i1 %xor_ln942_13"   --->   Operation 2032 'or' 'or_ln942_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_6)   --->   "%xor_ln942_518 = xor i1 %and_ln937_6, i1 %or_ln942_6"   --->   Operation 2033 'xor' 'xor_ln942_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_6)   --->   "%underflow_6 = and i1 %xor_ln942_518, i1 %p_Result_37"   --->   Operation 2034 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node tp_V_20)   --->   "%select_ln392_17 = select i1 %overflow_11, i16 32767, i16 32768"   --->   Operation 2035 'select' 'select_ln392_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2036 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_6 = or i1 %overflow_11, i1 %underflow_6"   --->   Operation 2036 'or' 'or_ln392_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2037 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_20 = select i1 %or_ln392_6, i16 %select_ln392_17, i16 %tp_V_19"   --->   Operation 2037 'select' 'tp_V_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2038 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_271 = mul i32 %sext_ln1317_3, i32 %sext_ln198_7"   --->   Operation 2038 'mul' 'r_V_271' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2039 [1/1] (0.00ns)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_271, i32 31"   --->   Operation 2039 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2040 [1/1] (0.00ns)   --->   "%tp_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_271, i32 10, i32 25"   --->   Operation 2040 'partselect' 'tp_V_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2041 [1/1] (0.00ns)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_271, i32 25"   --->   Operation 2041 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_271, i32 9"   --->   Operation 2042 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln423_7 = zext i1 %tmp_134"   --->   Operation 2043 'zext' 'zext_ln423_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2044 [1/1] (0.85ns)   --->   "%tp_V_22 = add i16 %zext_ln423_7, i16 %tp_V_21"   --->   Operation 2044 'add' 'tp_V_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2045 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_22, i32 15"   --->   Operation 2045 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2046 [1/1] (0.28ns)   --->   "%xor_ln942_14 = xor i1 %p_Result_44, i1 1"   --->   Operation 2046 'xor' 'xor_ln942_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2047 [1/1] (0.28ns)   --->   "%carry_15 = and i1 %p_Result_43, i1 %xor_ln942_14"   --->   Operation 2047 'and' 'carry_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_271, i32 27, i32 31"   --->   Operation 2048 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2049 [1/1] (0.75ns)   --->   "%Range2_all_ones_7 = icmp_eq  i5 %tmp_52, i5 31"   --->   Operation 2049 'icmp' 'Range2_all_ones_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_271, i32 26, i32 31"   --->   Operation 2050 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2051 [1/1] (0.78ns)   --->   "%Range1_all_ones_13 = icmp_eq  i6 %tmp_53, i6 63"   --->   Operation 2051 'icmp' 'Range1_all_ones_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2052 [1/1] (0.78ns)   --->   "%Range1_all_zeros_7 = icmp_eq  i6 %tmp_53, i6 0"   --->   Operation 2052 'icmp' 'Range1_all_zeros_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%deleted_zeros_7 = select i1 %carry_15, i1 %Range1_all_ones_13, i1 %Range1_all_zeros_7"   --->   Operation 2053 'select' 'deleted_zeros_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_271, i32 26"   --->   Operation 2054 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%xor_ln936_7 = xor i1 %tmp_136, i1 1"   --->   Operation 2055 'xor' 'xor_ln936_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%and_ln936_7 = and i1 %Range2_all_ones_7, i1 %xor_ln936_7"   --->   Operation 2056 'and' 'and_ln936_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%deleted_ones_13 = select i1 %carry_15, i1 %and_ln936_7, i1 %Range1_all_ones_13"   --->   Operation 2057 'select' 'deleted_ones_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_7)   --->   "%and_ln937_7 = and i1 %carry_15, i1 %Range1_all_ones_13"   --->   Operation 2058 'and' 'and_ln937_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln941_20 = xor i1 %deleted_zeros_7, i1 1"   --->   Operation 2059 'xor' 'xor_ln941_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%or_ln941_7 = or i1 %p_Result_44, i1 %xor_ln941_20"   --->   Operation 2060 'or' 'or_ln941_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln941_21 = xor i1 %p_Result_42, i1 1"   --->   Operation 2061 'xor' 'xor_ln941_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2062 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_13 = and i1 %or_ln941_7, i1 %xor_ln941_21"   --->   Operation 2062 'and' 'overflow_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_7)   --->   "%xor_ln942_15 = xor i1 %deleted_ones_13, i1 1"   --->   Operation 2063 'xor' 'xor_ln942_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2064 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_7 = or i1 %xor_ln942_14, i1 %xor_ln942_15"   --->   Operation 2064 'or' 'or_ln942_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_7)   --->   "%xor_ln942_519 = xor i1 %and_ln937_7, i1 %or_ln942_7"   --->   Operation 2065 'xor' 'xor_ln942_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_7)   --->   "%underflow_7 = and i1 %xor_ln942_519, i1 %p_Result_42"   --->   Operation 2066 'and' 'underflow_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node tp_V_23)   --->   "%select_ln392_20 = select i1 %overflow_13, i16 32767, i16 32768"   --->   Operation 2067 'select' 'select_ln392_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2068 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_7 = or i1 %overflow_13, i1 %underflow_7"   --->   Operation 2068 'or' 'or_ln392_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2069 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_23 = select i1 %or_ln392_7, i16 %select_ln392_20, i16 %tp_V_22"   --->   Operation 2069 'select' 'tp_V_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2070 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_272 = mul i32 %sext_ln1317, i32 %sext_ln198_8"   --->   Operation 2070 'mul' 'r_V_272' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2071 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_272, i32 31"   --->   Operation 2071 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2072 [1/1] (0.00ns)   --->   "%tp_V_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_272, i32 10, i32 25"   --->   Operation 2072 'partselect' 'tp_V_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2073 [1/1] (0.00ns)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_272, i32 25"   --->   Operation 2073 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_272, i32 9"   --->   Operation 2074 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln423_8 = zext i1 %tmp_143"   --->   Operation 2075 'zext' 'zext_ln423_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2076 [1/1] (0.85ns)   --->   "%tp_V_25 = add i16 %zext_ln423_8, i16 %tp_V_24"   --->   Operation 2076 'add' 'tp_V_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2077 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_25, i32 15"   --->   Operation 2077 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2078 [1/1] (0.28ns)   --->   "%xor_ln942_16 = xor i1 %p_Result_51, i1 1"   --->   Operation 2078 'xor' 'xor_ln942_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2079 [1/1] (0.28ns)   --->   "%carry_17 = and i1 %p_Result_50, i1 %xor_ln942_16"   --->   Operation 2079 'and' 'carry_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_272, i32 27, i32 31"   --->   Operation 2080 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2081 [1/1] (0.75ns)   --->   "%Range2_all_ones_8 = icmp_eq  i5 %tmp_54, i5 31"   --->   Operation 2081 'icmp' 'Range2_all_ones_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_272, i32 26, i32 31"   --->   Operation 2082 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2083 [1/1] (0.78ns)   --->   "%Range1_all_ones_16 = icmp_eq  i6 %tmp_55, i6 63"   --->   Operation 2083 'icmp' 'Range1_all_ones_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2084 [1/1] (0.78ns)   --->   "%Range1_all_zeros_8 = icmp_eq  i6 %tmp_55, i6 0"   --->   Operation 2084 'icmp' 'Range1_all_zeros_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%deleted_zeros_8 = select i1 %carry_17, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_8"   --->   Operation 2085 'select' 'deleted_zeros_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_272, i32 26"   --->   Operation 2086 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%xor_ln936_8 = xor i1 %tmp_145, i1 1"   --->   Operation 2087 'xor' 'xor_ln936_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%and_ln936_8 = and i1 %Range2_all_ones_8, i1 %xor_ln936_8"   --->   Operation 2088 'and' 'and_ln936_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%deleted_ones_16 = select i1 %carry_17, i1 %and_ln936_8, i1 %Range1_all_ones_16"   --->   Operation 2089 'select' 'deleted_ones_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_8)   --->   "%and_ln937_8 = and i1 %carry_17, i1 %Range1_all_ones_16"   --->   Operation 2090 'and' 'and_ln937_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%xor_ln941_24 = xor i1 %deleted_zeros_8, i1 1"   --->   Operation 2091 'xor' 'xor_ln941_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%or_ln941_8 = or i1 %p_Result_51, i1 %xor_ln941_24"   --->   Operation 2092 'or' 'or_ln941_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%xor_ln941_25 = xor i1 %p_Result_49, i1 1"   --->   Operation 2093 'xor' 'xor_ln941_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2094 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_16 = and i1 %or_ln941_8, i1 %xor_ln941_25"   --->   Operation 2094 'and' 'overflow_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_8)   --->   "%xor_ln942_17 = xor i1 %deleted_ones_16, i1 1"   --->   Operation 2095 'xor' 'xor_ln942_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2096 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_8 = or i1 %xor_ln942_16, i1 %xor_ln942_17"   --->   Operation 2096 'or' 'or_ln942_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_8)   --->   "%xor_ln942_520 = xor i1 %and_ln937_8, i1 %or_ln942_8"   --->   Operation 2097 'xor' 'xor_ln942_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_8)   --->   "%underflow_8 = and i1 %xor_ln942_520, i1 %p_Result_49"   --->   Operation 2098 'and' 'underflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node tp_V_26)   --->   "%select_ln392_24 = select i1 %overflow_16, i16 32767, i16 32768"   --->   Operation 2099 'select' 'select_ln392_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2100 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_8 = or i1 %overflow_16, i1 %underflow_8"   --->   Operation 2100 'or' 'or_ln392_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2101 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_26 = select i1 %or_ln392_8, i16 %select_ln392_24, i16 %tp_V_25"   --->   Operation 2101 'select' 'tp_V_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2102 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_273 = mul i32 %sext_ln1317_1, i32 %sext_ln198_9"   --->   Operation 2102 'mul' 'r_V_273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2103 [1/1] (0.00ns)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_273, i32 31"   --->   Operation 2103 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2104 [1/1] (0.00ns)   --->   "%tp_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_273, i32 10, i32 25"   --->   Operation 2104 'partselect' 'tp_V_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2105 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_273, i32 25"   --->   Operation 2105 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_273, i32 9"   --->   Operation 2106 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln423_9 = zext i1 %tmp_148"   --->   Operation 2107 'zext' 'zext_ln423_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2108 [1/1] (0.85ns)   --->   "%tp_V_28 = add i16 %zext_ln423_9, i16 %tp_V_27"   --->   Operation 2108 'add' 'tp_V_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2109 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_28, i32 15"   --->   Operation 2109 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2110 [1/1] (0.28ns)   --->   "%xor_ln942_18 = xor i1 %p_Result_54, i1 1"   --->   Operation 2110 'xor' 'xor_ln942_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2111 [1/1] (0.28ns)   --->   "%carry_19 = and i1 %p_Result_53, i1 %xor_ln942_18"   --->   Operation 2111 'and' 'carry_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_273, i32 27, i32 31"   --->   Operation 2112 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2113 [1/1] (0.75ns)   --->   "%Range2_all_ones_9 = icmp_eq  i5 %tmp_56, i5 31"   --->   Operation 2113 'icmp' 'Range2_all_ones_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_273, i32 26, i32 31"   --->   Operation 2114 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2115 [1/1] (0.78ns)   --->   "%Range1_all_ones_17 = icmp_eq  i6 %tmp_57, i6 63"   --->   Operation 2115 'icmp' 'Range1_all_ones_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2116 [1/1] (0.78ns)   --->   "%Range1_all_zeros_9 = icmp_eq  i6 %tmp_57, i6 0"   --->   Operation 2116 'icmp' 'Range1_all_zeros_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%deleted_zeros_9 = select i1 %carry_19, i1 %Range1_all_ones_17, i1 %Range1_all_zeros_9"   --->   Operation 2117 'select' 'deleted_zeros_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_273, i32 26"   --->   Operation 2118 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%xor_ln936_9 = xor i1 %tmp_150, i1 1"   --->   Operation 2119 'xor' 'xor_ln936_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%and_ln936_9 = and i1 %Range2_all_ones_9, i1 %xor_ln936_9"   --->   Operation 2120 'and' 'and_ln936_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%deleted_ones_17 = select i1 %carry_19, i1 %and_ln936_9, i1 %Range1_all_ones_17"   --->   Operation 2121 'select' 'deleted_ones_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_9)   --->   "%and_ln937_9 = and i1 %carry_19, i1 %Range1_all_ones_17"   --->   Operation 2122 'and' 'and_ln937_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln941_26 = xor i1 %deleted_zeros_9, i1 1"   --->   Operation 2123 'xor' 'xor_ln941_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%or_ln941_9 = or i1 %p_Result_54, i1 %xor_ln941_26"   --->   Operation 2124 'or' 'or_ln941_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln941_27 = xor i1 %p_Result_52, i1 1"   --->   Operation 2125 'xor' 'xor_ln941_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2126 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_17 = and i1 %or_ln941_9, i1 %xor_ln941_27"   --->   Operation 2126 'and' 'overflow_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_9)   --->   "%xor_ln942_19 = xor i1 %deleted_ones_17, i1 1"   --->   Operation 2127 'xor' 'xor_ln942_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2128 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_9 = or i1 %xor_ln942_18, i1 %xor_ln942_19"   --->   Operation 2128 'or' 'or_ln942_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_9)   --->   "%xor_ln942_521 = xor i1 %and_ln937_9, i1 %or_ln942_9"   --->   Operation 2129 'xor' 'xor_ln942_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_9)   --->   "%underflow_9 = and i1 %xor_ln942_521, i1 %p_Result_52"   --->   Operation 2130 'and' 'underflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node tp_V_29)   --->   "%select_ln392_26 = select i1 %overflow_17, i16 32767, i16 32768"   --->   Operation 2131 'select' 'select_ln392_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2132 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_9 = or i1 %overflow_17, i1 %underflow_9"   --->   Operation 2132 'or' 'or_ln392_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2133 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_29 = select i1 %or_ln392_9, i16 %select_ln392_26, i16 %tp_V_28"   --->   Operation 2133 'select' 'tp_V_29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2134 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_274 = mul i32 %sext_ln1317_2, i32 %sext_ln198_10"   --->   Operation 2134 'mul' 'r_V_274' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2135 [1/1] (0.00ns)   --->   "%p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_274, i32 31"   --->   Operation 2135 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2136 [1/1] (0.00ns)   --->   "%tp_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_274, i32 10, i32 25"   --->   Operation 2136 'partselect' 'tp_V_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2137 [1/1] (0.00ns)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_274, i32 25"   --->   Operation 2137 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_274, i32 9"   --->   Operation 2138 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln423_10 = zext i1 %tmp_155"   --->   Operation 2139 'zext' 'zext_ln423_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2140 [1/1] (0.85ns)   --->   "%tp_V_31 = add i16 %zext_ln423_10, i16 %tp_V_30"   --->   Operation 2140 'add' 'tp_V_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2141 [1/1] (0.00ns)   --->   "%p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_31, i32 15"   --->   Operation 2141 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2142 [1/1] (0.28ns)   --->   "%xor_ln942_20 = xor i1 %p_Result_59, i1 1"   --->   Operation 2142 'xor' 'xor_ln942_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2143 [1/1] (0.28ns)   --->   "%carry_21 = and i1 %p_Result_58, i1 %xor_ln942_20"   --->   Operation 2143 'and' 'carry_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_274, i32 27, i32 31"   --->   Operation 2144 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2145 [1/1] (0.75ns)   --->   "%Range2_all_ones_10 = icmp_eq  i5 %tmp_58, i5 31"   --->   Operation 2145 'icmp' 'Range2_all_ones_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_274, i32 26, i32 31"   --->   Operation 2146 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2147 [1/1] (0.78ns)   --->   "%Range1_all_ones_19 = icmp_eq  i6 %tmp_59, i6 63"   --->   Operation 2147 'icmp' 'Range1_all_ones_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2148 [1/1] (0.78ns)   --->   "%Range1_all_zeros_10 = icmp_eq  i6 %tmp_59, i6 0"   --->   Operation 2148 'icmp' 'Range1_all_zeros_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%deleted_zeros_10 = select i1 %carry_21, i1 %Range1_all_ones_19, i1 %Range1_all_zeros_10"   --->   Operation 2149 'select' 'deleted_zeros_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_274, i32 26"   --->   Operation 2150 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%xor_ln936_10 = xor i1 %tmp_157, i1 1"   --->   Operation 2151 'xor' 'xor_ln936_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%and_ln936_10 = and i1 %Range2_all_ones_10, i1 %xor_ln936_10"   --->   Operation 2152 'and' 'and_ln936_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%deleted_ones_19 = select i1 %carry_21, i1 %and_ln936_10, i1 %Range1_all_ones_19"   --->   Operation 2153 'select' 'deleted_ones_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_10)   --->   "%and_ln937_10 = and i1 %carry_21, i1 %Range1_all_ones_19"   --->   Operation 2154 'and' 'and_ln937_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln941_29 = xor i1 %deleted_zeros_10, i1 1"   --->   Operation 2155 'xor' 'xor_ln941_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%or_ln941_10 = or i1 %p_Result_59, i1 %xor_ln941_29"   --->   Operation 2156 'or' 'or_ln941_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln941_30 = xor i1 %p_Result_57, i1 1"   --->   Operation 2157 'xor' 'xor_ln941_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2158 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_19 = and i1 %or_ln941_10, i1 %xor_ln941_30"   --->   Operation 2158 'and' 'overflow_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_10)   --->   "%xor_ln942_21 = xor i1 %deleted_ones_19, i1 1"   --->   Operation 2159 'xor' 'xor_ln942_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2160 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_10 = or i1 %xor_ln942_20, i1 %xor_ln942_21"   --->   Operation 2160 'or' 'or_ln942_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_10)   --->   "%xor_ln942_522 = xor i1 %and_ln937_10, i1 %or_ln942_10"   --->   Operation 2161 'xor' 'xor_ln942_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_10)   --->   "%underflow_10 = and i1 %xor_ln942_522, i1 %p_Result_57"   --->   Operation 2162 'and' 'underflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node tp_V_32)   --->   "%select_ln392_29 = select i1 %overflow_19, i16 32767, i16 32768"   --->   Operation 2163 'select' 'select_ln392_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2164 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_10 = or i1 %overflow_19, i1 %underflow_10"   --->   Operation 2164 'or' 'or_ln392_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2165 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_32 = select i1 %or_ln392_10, i16 %select_ln392_29, i16 %tp_V_31"   --->   Operation 2165 'select' 'tp_V_32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2166 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_275 = mul i32 %sext_ln1317_3, i32 %sext_ln198_11"   --->   Operation 2166 'mul' 'r_V_275' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2167 [1/1] (0.00ns)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_275, i32 31"   --->   Operation 2167 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2168 [1/1] (0.00ns)   --->   "%tp_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_275, i32 10, i32 25"   --->   Operation 2168 'partselect' 'tp_V_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2169 [1/1] (0.00ns)   --->   "%p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_275, i32 25"   --->   Operation 2169 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_275, i32 9"   --->   Operation 2170 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln423_11 = zext i1 %tmp_162"   --->   Operation 2171 'zext' 'zext_ln423_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2172 [1/1] (0.85ns)   --->   "%tp_V_34 = add i16 %zext_ln423_11, i16 %tp_V_33"   --->   Operation 2172 'add' 'tp_V_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2173 [1/1] (0.00ns)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_34, i32 15"   --->   Operation 2173 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2174 [1/1] (0.28ns)   --->   "%xor_ln942_22 = xor i1 %p_Result_64, i1 1"   --->   Operation 2174 'xor' 'xor_ln942_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2175 [1/1] (0.28ns)   --->   "%carry_23 = and i1 %p_Result_63, i1 %xor_ln942_22"   --->   Operation 2175 'and' 'carry_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_275, i32 27, i32 31"   --->   Operation 2176 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2177 [1/1] (0.75ns)   --->   "%Range2_all_ones_11 = icmp_eq  i5 %tmp_60, i5 31"   --->   Operation 2177 'icmp' 'Range2_all_ones_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_275, i32 26, i32 31"   --->   Operation 2178 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2179 [1/1] (0.78ns)   --->   "%Range1_all_ones_21 = icmp_eq  i6 %tmp_61, i6 63"   --->   Operation 2179 'icmp' 'Range1_all_ones_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2180 [1/1] (0.78ns)   --->   "%Range1_all_zeros_11 = icmp_eq  i6 %tmp_61, i6 0"   --->   Operation 2180 'icmp' 'Range1_all_zeros_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%deleted_zeros_11 = select i1 %carry_23, i1 %Range1_all_ones_21, i1 %Range1_all_zeros_11"   --->   Operation 2181 'select' 'deleted_zeros_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_275, i32 26"   --->   Operation 2182 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%xor_ln936_11 = xor i1 %tmp_164, i1 1"   --->   Operation 2183 'xor' 'xor_ln936_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%and_ln936_11 = and i1 %Range2_all_ones_11, i1 %xor_ln936_11"   --->   Operation 2184 'and' 'and_ln936_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%deleted_ones_21 = select i1 %carry_23, i1 %and_ln936_11, i1 %Range1_all_ones_21"   --->   Operation 2185 'select' 'deleted_ones_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_11)   --->   "%and_ln937_11 = and i1 %carry_23, i1 %Range1_all_ones_21"   --->   Operation 2186 'and' 'and_ln937_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln941_32 = xor i1 %deleted_zeros_11, i1 1"   --->   Operation 2187 'xor' 'xor_ln941_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%or_ln941_11 = or i1 %p_Result_64, i1 %xor_ln941_32"   --->   Operation 2188 'or' 'or_ln941_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln941_33 = xor i1 %p_Result_62, i1 1"   --->   Operation 2189 'xor' 'xor_ln941_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2190 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_21 = and i1 %or_ln941_11, i1 %xor_ln941_33"   --->   Operation 2190 'and' 'overflow_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_11)   --->   "%xor_ln942_23 = xor i1 %deleted_ones_21, i1 1"   --->   Operation 2191 'xor' 'xor_ln942_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2192 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_11 = or i1 %xor_ln942_22, i1 %xor_ln942_23"   --->   Operation 2192 'or' 'or_ln942_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_11)   --->   "%xor_ln942_523 = xor i1 %and_ln937_11, i1 %or_ln942_11"   --->   Operation 2193 'xor' 'xor_ln942_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_11)   --->   "%underflow_11 = and i1 %xor_ln942_523, i1 %p_Result_62"   --->   Operation 2194 'and' 'underflow_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node tp_V_35)   --->   "%select_ln392_32 = select i1 %overflow_21, i16 32767, i16 32768"   --->   Operation 2195 'select' 'select_ln392_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2196 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_11 = or i1 %overflow_21, i1 %underflow_11"   --->   Operation 2196 'or' 'or_ln392_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2197 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_35 = select i1 %or_ln392_11, i16 %select_ln392_32, i16 %tp_V_34"   --->   Operation 2197 'select' 'tp_V_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2198 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_276 = mul i32 %sext_ln1317, i32 %sext_ln198_12"   --->   Operation 2198 'mul' 'r_V_276' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2199 [1/1] (0.00ns)   --->   "%p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_276, i32 31"   --->   Operation 2199 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2200 [1/1] (0.00ns)   --->   "%tp_V_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_276, i32 10, i32 25"   --->   Operation 2200 'partselect' 'tp_V_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2201 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_276, i32 25"   --->   Operation 2201 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2202 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_276, i32 9"   --->   Operation 2202 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln423_12 = zext i1 %tmp_171"   --->   Operation 2203 'zext' 'zext_ln423_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2204 [1/1] (0.85ns)   --->   "%tp_V_37 = add i16 %zext_ln423_12, i16 %tp_V_36"   --->   Operation 2204 'add' 'tp_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2205 [1/1] (0.00ns)   --->   "%p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_37, i32 15"   --->   Operation 2205 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2206 [1/1] (0.28ns)   --->   "%xor_ln942_24 = xor i1 %p_Result_71, i1 1"   --->   Operation 2206 'xor' 'xor_ln942_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2207 [1/1] (0.28ns)   --->   "%carry_25 = and i1 %p_Result_70, i1 %xor_ln942_24"   --->   Operation 2207 'and' 'carry_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_276, i32 27, i32 31"   --->   Operation 2208 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2209 [1/1] (0.75ns)   --->   "%Range2_all_ones_12 = icmp_eq  i5 %tmp_62, i5 31"   --->   Operation 2209 'icmp' 'Range2_all_ones_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_276, i32 26, i32 31"   --->   Operation 2210 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2211 [1/1] (0.78ns)   --->   "%Range1_all_ones_24 = icmp_eq  i6 %tmp_63, i6 63"   --->   Operation 2211 'icmp' 'Range1_all_ones_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2212 [1/1] (0.78ns)   --->   "%Range1_all_zeros_12 = icmp_eq  i6 %tmp_63, i6 0"   --->   Operation 2212 'icmp' 'Range1_all_zeros_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%deleted_zeros_12 = select i1 %carry_25, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_12"   --->   Operation 2213 'select' 'deleted_zeros_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_276, i32 26"   --->   Operation 2214 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%xor_ln936_12 = xor i1 %tmp_173, i1 1"   --->   Operation 2215 'xor' 'xor_ln936_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%and_ln936_12 = and i1 %Range2_all_ones_12, i1 %xor_ln936_12"   --->   Operation 2216 'and' 'and_ln936_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%deleted_ones_24 = select i1 %carry_25, i1 %and_ln936_12, i1 %Range1_all_ones_24"   --->   Operation 2217 'select' 'deleted_ones_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_12)   --->   "%and_ln937_12 = and i1 %carry_25, i1 %Range1_all_ones_24"   --->   Operation 2218 'and' 'and_ln937_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%xor_ln941_36 = xor i1 %deleted_zeros_12, i1 1"   --->   Operation 2219 'xor' 'xor_ln941_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%or_ln941_12 = or i1 %p_Result_71, i1 %xor_ln941_36"   --->   Operation 2220 'or' 'or_ln941_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%xor_ln941_37 = xor i1 %p_Result_69, i1 1"   --->   Operation 2221 'xor' 'xor_ln941_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2222 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_24 = and i1 %or_ln941_12, i1 %xor_ln941_37"   --->   Operation 2222 'and' 'overflow_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_12)   --->   "%xor_ln942_25 = xor i1 %deleted_ones_24, i1 1"   --->   Operation 2223 'xor' 'xor_ln942_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2224 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_12 = or i1 %xor_ln942_24, i1 %xor_ln942_25"   --->   Operation 2224 'or' 'or_ln942_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_12)   --->   "%xor_ln942_524 = xor i1 %and_ln937_12, i1 %or_ln942_12"   --->   Operation 2225 'xor' 'xor_ln942_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_12)   --->   "%underflow_12 = and i1 %xor_ln942_524, i1 %p_Result_69"   --->   Operation 2226 'and' 'underflow_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node tp_V_38)   --->   "%select_ln392_36 = select i1 %overflow_24, i16 32767, i16 32768"   --->   Operation 2227 'select' 'select_ln392_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2228 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_12 = or i1 %overflow_24, i1 %underflow_12"   --->   Operation 2228 'or' 'or_ln392_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2229 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_38 = select i1 %or_ln392_12, i16 %select_ln392_36, i16 %tp_V_37"   --->   Operation 2229 'select' 'tp_V_38' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2230 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_277 = mul i32 %sext_ln1317_1, i32 %sext_ln198_13"   --->   Operation 2230 'mul' 'r_V_277' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2231 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_277, i32 31"   --->   Operation 2231 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2232 [1/1] (0.00ns)   --->   "%tp_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_277, i32 10, i32 25"   --->   Operation 2232 'partselect' 'tp_V_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2233 [1/1] (0.00ns)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_277, i32 25"   --->   Operation 2233 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_277, i32 9"   --->   Operation 2234 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln423_13 = zext i1 %tmp_176"   --->   Operation 2235 'zext' 'zext_ln423_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2236 [1/1] (0.85ns)   --->   "%tp_V_40 = add i16 %zext_ln423_13, i16 %tp_V_39"   --->   Operation 2236 'add' 'tp_V_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2237 [1/1] (0.00ns)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_40, i32 15"   --->   Operation 2237 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2238 [1/1] (0.28ns)   --->   "%xor_ln942_26 = xor i1 %p_Result_74, i1 1"   --->   Operation 2238 'xor' 'xor_ln942_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2239 [1/1] (0.28ns)   --->   "%carry_27 = and i1 %p_Result_73, i1 %xor_ln942_26"   --->   Operation 2239 'and' 'carry_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_277, i32 27, i32 31"   --->   Operation 2240 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2241 [1/1] (0.75ns)   --->   "%Range2_all_ones_13 = icmp_eq  i5 %tmp_64, i5 31"   --->   Operation 2241 'icmp' 'Range2_all_ones_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_277, i32 26, i32 31"   --->   Operation 2242 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2243 [1/1] (0.78ns)   --->   "%Range1_all_ones_25 = icmp_eq  i6 %tmp_65, i6 63"   --->   Operation 2243 'icmp' 'Range1_all_ones_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2244 [1/1] (0.78ns)   --->   "%Range1_all_zeros_13 = icmp_eq  i6 %tmp_65, i6 0"   --->   Operation 2244 'icmp' 'Range1_all_zeros_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%deleted_zeros_13 = select i1 %carry_27, i1 %Range1_all_ones_25, i1 %Range1_all_zeros_13"   --->   Operation 2245 'select' 'deleted_zeros_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_277, i32 26"   --->   Operation 2246 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%xor_ln936_13 = xor i1 %tmp_178, i1 1"   --->   Operation 2247 'xor' 'xor_ln936_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%and_ln936_13 = and i1 %Range2_all_ones_13, i1 %xor_ln936_13"   --->   Operation 2248 'and' 'and_ln936_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%deleted_ones_25 = select i1 %carry_27, i1 %and_ln936_13, i1 %Range1_all_ones_25"   --->   Operation 2249 'select' 'deleted_ones_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_13)   --->   "%and_ln937_13 = and i1 %carry_27, i1 %Range1_all_ones_25"   --->   Operation 2250 'and' 'and_ln937_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%xor_ln941_38 = xor i1 %deleted_zeros_13, i1 1"   --->   Operation 2251 'xor' 'xor_ln941_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%or_ln941_13 = or i1 %p_Result_74, i1 %xor_ln941_38"   --->   Operation 2252 'or' 'or_ln941_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%xor_ln941_39 = xor i1 %p_Result_72, i1 1"   --->   Operation 2253 'xor' 'xor_ln941_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2254 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_25 = and i1 %or_ln941_13, i1 %xor_ln941_39"   --->   Operation 2254 'and' 'overflow_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_13)   --->   "%xor_ln942_27 = xor i1 %deleted_ones_25, i1 1"   --->   Operation 2255 'xor' 'xor_ln942_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2256 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_13 = or i1 %xor_ln942_26, i1 %xor_ln942_27"   --->   Operation 2256 'or' 'or_ln942_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_13)   --->   "%xor_ln942_525 = xor i1 %and_ln937_13, i1 %or_ln942_13"   --->   Operation 2257 'xor' 'xor_ln942_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_13)   --->   "%underflow_13 = and i1 %xor_ln942_525, i1 %p_Result_72"   --->   Operation 2258 'and' 'underflow_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node tp_V_41)   --->   "%select_ln392_38 = select i1 %overflow_25, i16 32767, i16 32768"   --->   Operation 2259 'select' 'select_ln392_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2260 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_13 = or i1 %overflow_25, i1 %underflow_13"   --->   Operation 2260 'or' 'or_ln392_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2261 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_41 = select i1 %or_ln392_13, i16 %select_ln392_38, i16 %tp_V_40"   --->   Operation 2261 'select' 'tp_V_41' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2262 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_278 = mul i32 %sext_ln1317_2, i32 %sext_ln198_14"   --->   Operation 2262 'mul' 'r_V_278' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2263 [1/1] (0.00ns)   --->   "%p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_278, i32 31"   --->   Operation 2263 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2264 [1/1] (0.00ns)   --->   "%tp_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_278, i32 10, i32 25"   --->   Operation 2264 'partselect' 'tp_V_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2265 [1/1] (0.00ns)   --->   "%p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_278, i32 25"   --->   Operation 2265 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_278, i32 9"   --->   Operation 2266 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln423_14 = zext i1 %tmp_183"   --->   Operation 2267 'zext' 'zext_ln423_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2268 [1/1] (0.85ns)   --->   "%tp_V_43 = add i16 %zext_ln423_14, i16 %tp_V_42"   --->   Operation 2268 'add' 'tp_V_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2269 [1/1] (0.00ns)   --->   "%p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_43, i32 15"   --->   Operation 2269 'bitselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2270 [1/1] (0.28ns)   --->   "%xor_ln942_28 = xor i1 %p_Result_79, i1 1"   --->   Operation 2270 'xor' 'xor_ln942_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2271 [1/1] (0.28ns)   --->   "%carry_29 = and i1 %p_Result_78, i1 %xor_ln942_28"   --->   Operation 2271 'and' 'carry_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_278, i32 27, i32 31"   --->   Operation 2272 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2273 [1/1] (0.75ns)   --->   "%Range2_all_ones_14 = icmp_eq  i5 %tmp_66, i5 31"   --->   Operation 2273 'icmp' 'Range2_all_ones_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_278, i32 26, i32 31"   --->   Operation 2274 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2275 [1/1] (0.78ns)   --->   "%Range1_all_ones_27 = icmp_eq  i6 %tmp_67, i6 63"   --->   Operation 2275 'icmp' 'Range1_all_ones_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2276 [1/1] (0.78ns)   --->   "%Range1_all_zeros_14 = icmp_eq  i6 %tmp_67, i6 0"   --->   Operation 2276 'icmp' 'Range1_all_zeros_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%deleted_zeros_14 = select i1 %carry_29, i1 %Range1_all_ones_27, i1 %Range1_all_zeros_14"   --->   Operation 2277 'select' 'deleted_zeros_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_278, i32 26"   --->   Operation 2278 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%xor_ln936_14 = xor i1 %tmp_185, i1 1"   --->   Operation 2279 'xor' 'xor_ln936_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%and_ln936_14 = and i1 %Range2_all_ones_14, i1 %xor_ln936_14"   --->   Operation 2280 'and' 'and_ln936_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%deleted_ones_27 = select i1 %carry_29, i1 %and_ln936_14, i1 %Range1_all_ones_27"   --->   Operation 2281 'select' 'deleted_ones_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_14)   --->   "%and_ln937_14 = and i1 %carry_29, i1 %Range1_all_ones_27"   --->   Operation 2282 'and' 'and_ln937_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%xor_ln941_41 = xor i1 %deleted_zeros_14, i1 1"   --->   Operation 2283 'xor' 'xor_ln941_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%or_ln941_14 = or i1 %p_Result_79, i1 %xor_ln941_41"   --->   Operation 2284 'or' 'or_ln941_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%xor_ln941_42 = xor i1 %p_Result_77, i1 1"   --->   Operation 2285 'xor' 'xor_ln941_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2286 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_27 = and i1 %or_ln941_14, i1 %xor_ln941_42"   --->   Operation 2286 'and' 'overflow_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_14)   --->   "%xor_ln942_29 = xor i1 %deleted_ones_27, i1 1"   --->   Operation 2287 'xor' 'xor_ln942_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2288 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_14 = or i1 %xor_ln942_28, i1 %xor_ln942_29"   --->   Operation 2288 'or' 'or_ln942_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_14)   --->   "%xor_ln942_526 = xor i1 %and_ln937_14, i1 %or_ln942_14"   --->   Operation 2289 'xor' 'xor_ln942_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_14)   --->   "%underflow_14 = and i1 %xor_ln942_526, i1 %p_Result_77"   --->   Operation 2290 'and' 'underflow_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node tp_V_44)   --->   "%select_ln392_41 = select i1 %overflow_27, i16 32767, i16 32768"   --->   Operation 2291 'select' 'select_ln392_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2292 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_14 = or i1 %overflow_27, i1 %underflow_14"   --->   Operation 2292 'or' 'or_ln392_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2293 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_44 = select i1 %or_ln392_14, i16 %select_ln392_41, i16 %tp_V_43"   --->   Operation 2293 'select' 'tp_V_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2294 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_279 = mul i32 %sext_ln1317_3, i32 %sext_ln198_15"   --->   Operation 2294 'mul' 'r_V_279' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2295 [1/1] (0.00ns)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_279, i32 31"   --->   Operation 2295 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2296 [1/1] (0.00ns)   --->   "%tp_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_279, i32 10, i32 25"   --->   Operation 2296 'partselect' 'tp_V_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2297 [1/1] (0.00ns)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_279, i32 25"   --->   Operation 2297 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_279, i32 9"   --->   Operation 2298 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln423_15 = zext i1 %tmp_190"   --->   Operation 2299 'zext' 'zext_ln423_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2300 [1/1] (0.85ns)   --->   "%tp_V_46 = add i16 %zext_ln423_15, i16 %tp_V_45"   --->   Operation 2300 'add' 'tp_V_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2301 [1/1] (0.00ns)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_46, i32 15"   --->   Operation 2301 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2302 [1/1] (0.28ns)   --->   "%xor_ln942_30 = xor i1 %p_Result_84, i1 1"   --->   Operation 2302 'xor' 'xor_ln942_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2303 [1/1] (0.28ns)   --->   "%carry_31 = and i1 %p_Result_83, i1 %xor_ln942_30"   --->   Operation 2303 'and' 'carry_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_279, i32 27, i32 31"   --->   Operation 2304 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2305 [1/1] (0.75ns)   --->   "%Range2_all_ones_15 = icmp_eq  i5 %tmp_68, i5 31"   --->   Operation 2305 'icmp' 'Range2_all_ones_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_279, i32 26, i32 31"   --->   Operation 2306 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2307 [1/1] (0.78ns)   --->   "%Range1_all_ones_29 = icmp_eq  i6 %tmp_69, i6 63"   --->   Operation 2307 'icmp' 'Range1_all_ones_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2308 [1/1] (0.78ns)   --->   "%Range1_all_zeros_15 = icmp_eq  i6 %tmp_69, i6 0"   --->   Operation 2308 'icmp' 'Range1_all_zeros_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%deleted_zeros_15 = select i1 %carry_31, i1 %Range1_all_ones_29, i1 %Range1_all_zeros_15"   --->   Operation 2309 'select' 'deleted_zeros_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_279, i32 26"   --->   Operation 2310 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%xor_ln936_15 = xor i1 %tmp_192, i1 1"   --->   Operation 2311 'xor' 'xor_ln936_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%and_ln936_15 = and i1 %Range2_all_ones_15, i1 %xor_ln936_15"   --->   Operation 2312 'and' 'and_ln936_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%deleted_ones_29 = select i1 %carry_31, i1 %and_ln936_15, i1 %Range1_all_ones_29"   --->   Operation 2313 'select' 'deleted_ones_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_15)   --->   "%and_ln937_15 = and i1 %carry_31, i1 %Range1_all_ones_29"   --->   Operation 2314 'and' 'and_ln937_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%xor_ln941_44 = xor i1 %deleted_zeros_15, i1 1"   --->   Operation 2315 'xor' 'xor_ln941_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%or_ln941_15 = or i1 %p_Result_84, i1 %xor_ln941_44"   --->   Operation 2316 'or' 'or_ln941_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%xor_ln941_45 = xor i1 %p_Result_82, i1 1"   --->   Operation 2317 'xor' 'xor_ln941_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2318 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_29 = and i1 %or_ln941_15, i1 %xor_ln941_45"   --->   Operation 2318 'and' 'overflow_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_15)   --->   "%xor_ln942_31 = xor i1 %deleted_ones_29, i1 1"   --->   Operation 2319 'xor' 'xor_ln942_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2320 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_15 = or i1 %xor_ln942_30, i1 %xor_ln942_31"   --->   Operation 2320 'or' 'or_ln942_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_15)   --->   "%xor_ln942_527 = xor i1 %and_ln937_15, i1 %or_ln942_15"   --->   Operation 2321 'xor' 'xor_ln942_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_15)   --->   "%underflow_15 = and i1 %xor_ln942_527, i1 %p_Result_82"   --->   Operation 2322 'and' 'underflow_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node tp_V_47)   --->   "%select_ln392_44 = select i1 %overflow_29, i16 32767, i16 32768"   --->   Operation 2323 'select' 'select_ln392_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2324 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_15 = or i1 %overflow_29, i1 %underflow_15"   --->   Operation 2324 'or' 'or_ln392_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2325 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_47 = select i1 %or_ln392_15, i16 %select_ln392_44, i16 %tp_V_46"   --->   Operation 2325 'select' 'tp_V_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2326 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_280 = mul i32 %sext_ln1317, i32 %sext_ln198_16"   --->   Operation 2326 'mul' 'r_V_280' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2327 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_280, i32 31"   --->   Operation 2327 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2328 [1/1] (0.00ns)   --->   "%tp_V_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_280, i32 10, i32 25"   --->   Operation 2328 'partselect' 'tp_V_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2329 [1/1] (0.00ns)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_280, i32 25"   --->   Operation 2329 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2330 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_280, i32 9"   --->   Operation 2330 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln423_16 = zext i1 %tmp_199"   --->   Operation 2331 'zext' 'zext_ln423_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2332 [1/1] (0.85ns)   --->   "%tp_V_49 = add i16 %zext_ln423_16, i16 %tp_V_48"   --->   Operation 2332 'add' 'tp_V_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2333 [1/1] (0.00ns)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_49, i32 15"   --->   Operation 2333 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2334 [1/1] (0.28ns)   --->   "%xor_ln942_32 = xor i1 %p_Result_91, i1 1"   --->   Operation 2334 'xor' 'xor_ln942_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2335 [1/1] (0.28ns)   --->   "%carry_33 = and i1 %p_Result_90, i1 %xor_ln942_32"   --->   Operation 2335 'and' 'carry_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_280, i32 27, i32 31"   --->   Operation 2336 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2337 [1/1] (0.75ns)   --->   "%Range2_all_ones_16 = icmp_eq  i5 %tmp_70, i5 31"   --->   Operation 2337 'icmp' 'Range2_all_ones_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_280, i32 26, i32 31"   --->   Operation 2338 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2339 [1/1] (0.78ns)   --->   "%Range1_all_ones_32 = icmp_eq  i6 %tmp_71, i6 63"   --->   Operation 2339 'icmp' 'Range1_all_ones_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2340 [1/1] (0.78ns)   --->   "%Range1_all_zeros_16 = icmp_eq  i6 %tmp_71, i6 0"   --->   Operation 2340 'icmp' 'Range1_all_zeros_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%deleted_zeros_16 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_16"   --->   Operation 2341 'select' 'deleted_zeros_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_280, i32 26"   --->   Operation 2342 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%xor_ln936_16 = xor i1 %tmp_201, i1 1"   --->   Operation 2343 'xor' 'xor_ln936_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%and_ln936_16 = and i1 %Range2_all_ones_16, i1 %xor_ln936_16"   --->   Operation 2344 'and' 'and_ln936_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%deleted_ones_32 = select i1 %carry_33, i1 %and_ln936_16, i1 %Range1_all_ones_32"   --->   Operation 2345 'select' 'deleted_ones_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_16)   --->   "%and_ln937_16 = and i1 %carry_33, i1 %Range1_all_ones_32"   --->   Operation 2346 'and' 'and_ln937_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%xor_ln941_48 = xor i1 %deleted_zeros_16, i1 1"   --->   Operation 2347 'xor' 'xor_ln941_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%or_ln941_16 = or i1 %p_Result_91, i1 %xor_ln941_48"   --->   Operation 2348 'or' 'or_ln941_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%xor_ln941_49 = xor i1 %p_Result_89, i1 1"   --->   Operation 2349 'xor' 'xor_ln941_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2350 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_32 = and i1 %or_ln941_16, i1 %xor_ln941_49"   --->   Operation 2350 'and' 'overflow_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_16)   --->   "%xor_ln942_33 = xor i1 %deleted_ones_32, i1 1"   --->   Operation 2351 'xor' 'xor_ln942_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2352 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_16 = or i1 %xor_ln942_32, i1 %xor_ln942_33"   --->   Operation 2352 'or' 'or_ln942_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_16)   --->   "%xor_ln942_528 = xor i1 %and_ln937_16, i1 %or_ln942_16"   --->   Operation 2353 'xor' 'xor_ln942_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_16)   --->   "%underflow_16 = and i1 %xor_ln942_528, i1 %p_Result_89"   --->   Operation 2354 'and' 'underflow_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node tp_V_50)   --->   "%select_ln392_48 = select i1 %overflow_32, i16 32767, i16 32768"   --->   Operation 2355 'select' 'select_ln392_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2356 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_16 = or i1 %overflow_32, i1 %underflow_16"   --->   Operation 2356 'or' 'or_ln392_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2357 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_50 = select i1 %or_ln392_16, i16 %select_ln392_48, i16 %tp_V_49"   --->   Operation 2357 'select' 'tp_V_50' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2358 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_281 = mul i32 %sext_ln1317_1, i32 %sext_ln198_17"   --->   Operation 2358 'mul' 'r_V_281' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2359 [1/1] (0.00ns)   --->   "%p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_281, i32 31"   --->   Operation 2359 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2360 [1/1] (0.00ns)   --->   "%tp_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_281, i32 10, i32 25"   --->   Operation 2360 'partselect' 'tp_V_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2361 [1/1] (0.00ns)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_281, i32 25"   --->   Operation 2361 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_281, i32 9"   --->   Operation 2362 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln423_17 = zext i1 %tmp_204"   --->   Operation 2363 'zext' 'zext_ln423_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2364 [1/1] (0.85ns)   --->   "%tp_V_52 = add i16 %zext_ln423_17, i16 %tp_V_51"   --->   Operation 2364 'add' 'tp_V_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2365 [1/1] (0.00ns)   --->   "%p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_52, i32 15"   --->   Operation 2365 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2366 [1/1] (0.28ns)   --->   "%xor_ln942_34 = xor i1 %p_Result_94, i1 1"   --->   Operation 2366 'xor' 'xor_ln942_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2367 [1/1] (0.28ns)   --->   "%carry_35 = and i1 %p_Result_93, i1 %xor_ln942_34"   --->   Operation 2367 'and' 'carry_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_281, i32 27, i32 31"   --->   Operation 2368 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2369 [1/1] (0.75ns)   --->   "%Range2_all_ones_17 = icmp_eq  i5 %tmp_72, i5 31"   --->   Operation 2369 'icmp' 'Range2_all_ones_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_281, i32 26, i32 31"   --->   Operation 2370 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2371 [1/1] (0.78ns)   --->   "%Range1_all_ones_33 = icmp_eq  i6 %tmp_73, i6 63"   --->   Operation 2371 'icmp' 'Range1_all_ones_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2372 [1/1] (0.78ns)   --->   "%Range1_all_zeros_17 = icmp_eq  i6 %tmp_73, i6 0"   --->   Operation 2372 'icmp' 'Range1_all_zeros_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%deleted_zeros_17 = select i1 %carry_35, i1 %Range1_all_ones_33, i1 %Range1_all_zeros_17"   --->   Operation 2373 'select' 'deleted_zeros_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_281, i32 26"   --->   Operation 2374 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%xor_ln936_17 = xor i1 %tmp_206, i1 1"   --->   Operation 2375 'xor' 'xor_ln936_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%and_ln936_17 = and i1 %Range2_all_ones_17, i1 %xor_ln936_17"   --->   Operation 2376 'and' 'and_ln936_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%deleted_ones_33 = select i1 %carry_35, i1 %and_ln936_17, i1 %Range1_all_ones_33"   --->   Operation 2377 'select' 'deleted_ones_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_17)   --->   "%and_ln937_17 = and i1 %carry_35, i1 %Range1_all_ones_33"   --->   Operation 2378 'and' 'and_ln937_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln941_50 = xor i1 %deleted_zeros_17, i1 1"   --->   Operation 2379 'xor' 'xor_ln941_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%or_ln941_17 = or i1 %p_Result_94, i1 %xor_ln941_50"   --->   Operation 2380 'or' 'or_ln941_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln941_51 = xor i1 %p_Result_92, i1 1"   --->   Operation 2381 'xor' 'xor_ln941_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2382 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_33 = and i1 %or_ln941_17, i1 %xor_ln941_51"   --->   Operation 2382 'and' 'overflow_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_17)   --->   "%xor_ln942_35 = xor i1 %deleted_ones_33, i1 1"   --->   Operation 2383 'xor' 'xor_ln942_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2384 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_17 = or i1 %xor_ln942_34, i1 %xor_ln942_35"   --->   Operation 2384 'or' 'or_ln942_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_17)   --->   "%xor_ln942_529 = xor i1 %and_ln937_17, i1 %or_ln942_17"   --->   Operation 2385 'xor' 'xor_ln942_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_17)   --->   "%underflow_17 = and i1 %xor_ln942_529, i1 %p_Result_92"   --->   Operation 2386 'and' 'underflow_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node tp_V_53)   --->   "%select_ln392_50 = select i1 %overflow_33, i16 32767, i16 32768"   --->   Operation 2387 'select' 'select_ln392_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2388 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_17 = or i1 %overflow_33, i1 %underflow_17"   --->   Operation 2388 'or' 'or_ln392_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2389 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_53 = select i1 %or_ln392_17, i16 %select_ln392_50, i16 %tp_V_52"   --->   Operation 2389 'select' 'tp_V_53' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2390 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_282 = mul i32 %sext_ln1317_2, i32 %sext_ln198_18"   --->   Operation 2390 'mul' 'r_V_282' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2391 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_282, i32 31"   --->   Operation 2391 'bitselect' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2392 [1/1] (0.00ns)   --->   "%tp_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_282, i32 10, i32 25"   --->   Operation 2392 'partselect' 'tp_V_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2393 [1/1] (0.00ns)   --->   "%p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_282, i32 25"   --->   Operation 2393 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_282, i32 9"   --->   Operation 2394 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln423_18 = zext i1 %tmp_211"   --->   Operation 2395 'zext' 'zext_ln423_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2396 [1/1] (0.85ns)   --->   "%tp_V_55 = add i16 %zext_ln423_18, i16 %tp_V_54"   --->   Operation 2396 'add' 'tp_V_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2397 [1/1] (0.00ns)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_55, i32 15"   --->   Operation 2397 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2398 [1/1] (0.28ns)   --->   "%xor_ln942_36 = xor i1 %p_Result_99, i1 1"   --->   Operation 2398 'xor' 'xor_ln942_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2399 [1/1] (0.28ns)   --->   "%carry_37 = and i1 %p_Result_98, i1 %xor_ln942_36"   --->   Operation 2399 'and' 'carry_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2400 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_282, i32 27, i32 31"   --->   Operation 2400 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2401 [1/1] (0.75ns)   --->   "%Range2_all_ones_18 = icmp_eq  i5 %tmp_74, i5 31"   --->   Operation 2401 'icmp' 'Range2_all_ones_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_282, i32 26, i32 31"   --->   Operation 2402 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2403 [1/1] (0.78ns)   --->   "%Range1_all_ones_35 = icmp_eq  i6 %tmp_75, i6 63"   --->   Operation 2403 'icmp' 'Range1_all_ones_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2404 [1/1] (0.78ns)   --->   "%Range1_all_zeros_18 = icmp_eq  i6 %tmp_75, i6 0"   --->   Operation 2404 'icmp' 'Range1_all_zeros_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%deleted_zeros_18 = select i1 %carry_37, i1 %Range1_all_ones_35, i1 %Range1_all_zeros_18"   --->   Operation 2405 'select' 'deleted_zeros_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_282, i32 26"   --->   Operation 2406 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%xor_ln936_18 = xor i1 %tmp_213, i1 1"   --->   Operation 2407 'xor' 'xor_ln936_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%and_ln936_18 = and i1 %Range2_all_ones_18, i1 %xor_ln936_18"   --->   Operation 2408 'and' 'and_ln936_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%deleted_ones_35 = select i1 %carry_37, i1 %and_ln936_18, i1 %Range1_all_ones_35"   --->   Operation 2409 'select' 'deleted_ones_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_18)   --->   "%and_ln937_18 = and i1 %carry_37, i1 %Range1_all_ones_35"   --->   Operation 2410 'and' 'and_ln937_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln941_53 = xor i1 %deleted_zeros_18, i1 1"   --->   Operation 2411 'xor' 'xor_ln941_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%or_ln941_18 = or i1 %p_Result_99, i1 %xor_ln941_53"   --->   Operation 2412 'or' 'or_ln941_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln941_54 = xor i1 %p_Result_97, i1 1"   --->   Operation 2413 'xor' 'xor_ln941_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2414 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_35 = and i1 %or_ln941_18, i1 %xor_ln941_54"   --->   Operation 2414 'and' 'overflow_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_18)   --->   "%xor_ln942_37 = xor i1 %deleted_ones_35, i1 1"   --->   Operation 2415 'xor' 'xor_ln942_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2416 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_18 = or i1 %xor_ln942_36, i1 %xor_ln942_37"   --->   Operation 2416 'or' 'or_ln942_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_18)   --->   "%xor_ln942_530 = xor i1 %and_ln937_18, i1 %or_ln942_18"   --->   Operation 2417 'xor' 'xor_ln942_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_18)   --->   "%underflow_18 = and i1 %xor_ln942_530, i1 %p_Result_97"   --->   Operation 2418 'and' 'underflow_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node tp_V_56)   --->   "%select_ln392_53 = select i1 %overflow_35, i16 32767, i16 32768"   --->   Operation 2419 'select' 'select_ln392_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2420 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_18 = or i1 %overflow_35, i1 %underflow_18"   --->   Operation 2420 'or' 'or_ln392_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2421 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_56 = select i1 %or_ln392_18, i16 %select_ln392_53, i16 %tp_V_55"   --->   Operation 2421 'select' 'tp_V_56' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2422 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_283 = mul i32 %sext_ln1317_3, i32 %sext_ln198_19"   --->   Operation 2422 'mul' 'r_V_283' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2423 [1/1] (0.00ns)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_283, i32 31"   --->   Operation 2423 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2424 [1/1] (0.00ns)   --->   "%tp_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_283, i32 10, i32 25"   --->   Operation 2424 'partselect' 'tp_V_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2425 [1/1] (0.00ns)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_283, i32 25"   --->   Operation 2425 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_283, i32 9"   --->   Operation 2426 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln423_19 = zext i1 %tmp_218"   --->   Operation 2427 'zext' 'zext_ln423_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2428 [1/1] (0.85ns)   --->   "%tp_V_58 = add i16 %zext_ln423_19, i16 %tp_V_57"   --->   Operation 2428 'add' 'tp_V_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2429 [1/1] (0.00ns)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_58, i32 15"   --->   Operation 2429 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2430 [1/1] (0.28ns)   --->   "%xor_ln942_38 = xor i1 %p_Result_104, i1 1"   --->   Operation 2430 'xor' 'xor_ln942_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2431 [1/1] (0.28ns)   --->   "%carry_39 = and i1 %p_Result_103, i1 %xor_ln942_38"   --->   Operation 2431 'and' 'carry_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2432 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_283, i32 27, i32 31"   --->   Operation 2432 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2433 [1/1] (0.75ns)   --->   "%Range2_all_ones_19 = icmp_eq  i5 %tmp_76, i5 31"   --->   Operation 2433 'icmp' 'Range2_all_ones_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_283, i32 26, i32 31"   --->   Operation 2434 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2435 [1/1] (0.78ns)   --->   "%Range1_all_ones_37 = icmp_eq  i6 %tmp_77, i6 63"   --->   Operation 2435 'icmp' 'Range1_all_ones_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2436 [1/1] (0.78ns)   --->   "%Range1_all_zeros_19 = icmp_eq  i6 %tmp_77, i6 0"   --->   Operation 2436 'icmp' 'Range1_all_zeros_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%deleted_zeros_19 = select i1 %carry_39, i1 %Range1_all_ones_37, i1 %Range1_all_zeros_19"   --->   Operation 2437 'select' 'deleted_zeros_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_283, i32 26"   --->   Operation 2438 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%xor_ln936_19 = xor i1 %tmp_220, i1 1"   --->   Operation 2439 'xor' 'xor_ln936_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%and_ln936_19 = and i1 %Range2_all_ones_19, i1 %xor_ln936_19"   --->   Operation 2440 'and' 'and_ln936_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%deleted_ones_37 = select i1 %carry_39, i1 %and_ln936_19, i1 %Range1_all_ones_37"   --->   Operation 2441 'select' 'deleted_ones_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_19)   --->   "%and_ln937_19 = and i1 %carry_39, i1 %Range1_all_ones_37"   --->   Operation 2442 'and' 'and_ln937_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln941_56 = xor i1 %deleted_zeros_19, i1 1"   --->   Operation 2443 'xor' 'xor_ln941_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%or_ln941_19 = or i1 %p_Result_104, i1 %xor_ln941_56"   --->   Operation 2444 'or' 'or_ln941_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln941_57 = xor i1 %p_Result_102, i1 1"   --->   Operation 2445 'xor' 'xor_ln941_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2446 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_37 = and i1 %or_ln941_19, i1 %xor_ln941_57"   --->   Operation 2446 'and' 'overflow_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_19)   --->   "%xor_ln942_39 = xor i1 %deleted_ones_37, i1 1"   --->   Operation 2447 'xor' 'xor_ln942_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2448 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_19 = or i1 %xor_ln942_38, i1 %xor_ln942_39"   --->   Operation 2448 'or' 'or_ln942_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_19)   --->   "%xor_ln942_531 = xor i1 %and_ln937_19, i1 %or_ln942_19"   --->   Operation 2449 'xor' 'xor_ln942_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_19)   --->   "%underflow_19 = and i1 %xor_ln942_531, i1 %p_Result_102"   --->   Operation 2450 'and' 'underflow_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node tp_V_59)   --->   "%select_ln392_56 = select i1 %overflow_37, i16 32767, i16 32768"   --->   Operation 2451 'select' 'select_ln392_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2452 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_19 = or i1 %overflow_37, i1 %underflow_19"   --->   Operation 2452 'or' 'or_ln392_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2453 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_59 = select i1 %or_ln392_19, i16 %select_ln392_56, i16 %tp_V_58"   --->   Operation 2453 'select' 'tp_V_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2454 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_284 = mul i32 %sext_ln1317, i32 %sext_ln198_20"   --->   Operation 2454 'mul' 'r_V_284' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2455 [1/1] (0.00ns)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_284, i32 31"   --->   Operation 2455 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2456 [1/1] (0.00ns)   --->   "%tp_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_284, i32 10, i32 25"   --->   Operation 2456 'partselect' 'tp_V_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2457 [1/1] (0.00ns)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_284, i32 25"   --->   Operation 2457 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_284, i32 9"   --->   Operation 2458 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln423_20 = zext i1 %tmp_227"   --->   Operation 2459 'zext' 'zext_ln423_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2460 [1/1] (0.85ns)   --->   "%tp_V_61 = add i16 %zext_ln423_20, i16 %tp_V_60"   --->   Operation 2460 'add' 'tp_V_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2461 [1/1] (0.00ns)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_61, i32 15"   --->   Operation 2461 'bitselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2462 [1/1] (0.28ns)   --->   "%xor_ln942_40 = xor i1 %p_Result_111, i1 1"   --->   Operation 2462 'xor' 'xor_ln942_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2463 [1/1] (0.28ns)   --->   "%carry_41 = and i1 %p_Result_110, i1 %xor_ln942_40"   --->   Operation 2463 'and' 'carry_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_284, i32 27, i32 31"   --->   Operation 2464 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2465 [1/1] (0.75ns)   --->   "%Range2_all_ones_20 = icmp_eq  i5 %tmp_78, i5 31"   --->   Operation 2465 'icmp' 'Range2_all_ones_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_284, i32 26, i32 31"   --->   Operation 2466 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2467 [1/1] (0.78ns)   --->   "%Range1_all_ones_40 = icmp_eq  i6 %tmp_79, i6 63"   --->   Operation 2467 'icmp' 'Range1_all_ones_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2468 [1/1] (0.78ns)   --->   "%Range1_all_zeros_20 = icmp_eq  i6 %tmp_79, i6 0"   --->   Operation 2468 'icmp' 'Range1_all_zeros_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%deleted_zeros_20 = select i1 %carry_41, i1 %Range1_all_ones_40, i1 %Range1_all_zeros_20"   --->   Operation 2469 'select' 'deleted_zeros_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_284, i32 26"   --->   Operation 2470 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%xor_ln936_20 = xor i1 %tmp_229, i1 1"   --->   Operation 2471 'xor' 'xor_ln936_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%and_ln936_20 = and i1 %Range2_all_ones_20, i1 %xor_ln936_20"   --->   Operation 2472 'and' 'and_ln936_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%deleted_ones_40 = select i1 %carry_41, i1 %and_ln936_20, i1 %Range1_all_ones_40"   --->   Operation 2473 'select' 'deleted_ones_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_20)   --->   "%and_ln937_20 = and i1 %carry_41, i1 %Range1_all_ones_40"   --->   Operation 2474 'and' 'and_ln937_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%xor_ln941_60 = xor i1 %deleted_zeros_20, i1 1"   --->   Operation 2475 'xor' 'xor_ln941_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%or_ln941_20 = or i1 %p_Result_111, i1 %xor_ln941_60"   --->   Operation 2476 'or' 'or_ln941_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%xor_ln941_61 = xor i1 %p_Result_109, i1 1"   --->   Operation 2477 'xor' 'xor_ln941_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2478 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_40 = and i1 %or_ln941_20, i1 %xor_ln941_61"   --->   Operation 2478 'and' 'overflow_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_20)   --->   "%xor_ln942_41 = xor i1 %deleted_ones_40, i1 1"   --->   Operation 2479 'xor' 'xor_ln942_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2480 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_20 = or i1 %xor_ln942_40, i1 %xor_ln942_41"   --->   Operation 2480 'or' 'or_ln942_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_20)   --->   "%xor_ln942_532 = xor i1 %and_ln937_20, i1 %or_ln942_20"   --->   Operation 2481 'xor' 'xor_ln942_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_20)   --->   "%underflow_20 = and i1 %xor_ln942_532, i1 %p_Result_109"   --->   Operation 2482 'and' 'underflow_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node tp_V_62)   --->   "%select_ln392_60 = select i1 %overflow_40, i16 32767, i16 32768"   --->   Operation 2483 'select' 'select_ln392_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2484 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_20 = or i1 %overflow_40, i1 %underflow_20"   --->   Operation 2484 'or' 'or_ln392_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2485 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_62 = select i1 %or_ln392_20, i16 %select_ln392_60, i16 %tp_V_61"   --->   Operation 2485 'select' 'tp_V_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2486 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_285 = mul i32 %sext_ln1317_1, i32 %sext_ln198_21"   --->   Operation 2486 'mul' 'r_V_285' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2487 [1/1] (0.00ns)   --->   "%p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_285, i32 31"   --->   Operation 2487 'bitselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2488 [1/1] (0.00ns)   --->   "%tp_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_285, i32 10, i32 25"   --->   Operation 2488 'partselect' 'tp_V_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2489 [1/1] (0.00ns)   --->   "%p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_285, i32 25"   --->   Operation 2489 'bitselect' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_285, i32 9"   --->   Operation 2490 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2491 [1/1] (0.00ns)   --->   "%zext_ln423_21 = zext i1 %tmp_232"   --->   Operation 2491 'zext' 'zext_ln423_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2492 [1/1] (0.85ns)   --->   "%tp_V_64 = add i16 %zext_ln423_21, i16 %tp_V_63"   --->   Operation 2492 'add' 'tp_V_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2493 [1/1] (0.00ns)   --->   "%p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_64, i32 15"   --->   Operation 2493 'bitselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2494 [1/1] (0.28ns)   --->   "%xor_ln942_42 = xor i1 %p_Result_114, i1 1"   --->   Operation 2494 'xor' 'xor_ln942_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2495 [1/1] (0.28ns)   --->   "%carry_43 = and i1 %p_Result_113, i1 %xor_ln942_42"   --->   Operation 2495 'and' 'carry_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_285, i32 27, i32 31"   --->   Operation 2496 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2497 [1/1] (0.75ns)   --->   "%Range2_all_ones_21 = icmp_eq  i5 %tmp_80, i5 31"   --->   Operation 2497 'icmp' 'Range2_all_ones_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_285, i32 26, i32 31"   --->   Operation 2498 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2499 [1/1] (0.78ns)   --->   "%Range1_all_ones_41 = icmp_eq  i6 %tmp_81, i6 63"   --->   Operation 2499 'icmp' 'Range1_all_ones_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2500 [1/1] (0.78ns)   --->   "%Range1_all_zeros_21 = icmp_eq  i6 %tmp_81, i6 0"   --->   Operation 2500 'icmp' 'Range1_all_zeros_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%deleted_zeros_21 = select i1 %carry_43, i1 %Range1_all_ones_41, i1 %Range1_all_zeros_21"   --->   Operation 2501 'select' 'deleted_zeros_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_285, i32 26"   --->   Operation 2502 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%xor_ln936_21 = xor i1 %tmp_234, i1 1"   --->   Operation 2503 'xor' 'xor_ln936_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%and_ln936_21 = and i1 %Range2_all_ones_21, i1 %xor_ln936_21"   --->   Operation 2504 'and' 'and_ln936_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%deleted_ones_41 = select i1 %carry_43, i1 %and_ln936_21, i1 %Range1_all_ones_41"   --->   Operation 2505 'select' 'deleted_ones_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_21)   --->   "%and_ln937_21 = and i1 %carry_43, i1 %Range1_all_ones_41"   --->   Operation 2506 'and' 'and_ln937_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln941_62 = xor i1 %deleted_zeros_21, i1 1"   --->   Operation 2507 'xor' 'xor_ln941_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%or_ln941_21 = or i1 %p_Result_114, i1 %xor_ln941_62"   --->   Operation 2508 'or' 'or_ln941_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln941_63 = xor i1 %p_Result_112, i1 1"   --->   Operation 2509 'xor' 'xor_ln941_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2510 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_41 = and i1 %or_ln941_21, i1 %xor_ln941_63"   --->   Operation 2510 'and' 'overflow_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_21)   --->   "%xor_ln942_43 = xor i1 %deleted_ones_41, i1 1"   --->   Operation 2511 'xor' 'xor_ln942_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2512 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_21 = or i1 %xor_ln942_42, i1 %xor_ln942_43"   --->   Operation 2512 'or' 'or_ln942_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_21)   --->   "%xor_ln942_533 = xor i1 %and_ln937_21, i1 %or_ln942_21"   --->   Operation 2513 'xor' 'xor_ln942_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_21)   --->   "%underflow_21 = and i1 %xor_ln942_533, i1 %p_Result_112"   --->   Operation 2514 'and' 'underflow_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node tp_V_65)   --->   "%select_ln392_62 = select i1 %overflow_41, i16 32767, i16 32768"   --->   Operation 2515 'select' 'select_ln392_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2516 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_21 = or i1 %overflow_41, i1 %underflow_21"   --->   Operation 2516 'or' 'or_ln392_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2517 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_65 = select i1 %or_ln392_21, i16 %select_ln392_62, i16 %tp_V_64"   --->   Operation 2517 'select' 'tp_V_65' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2518 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_286 = mul i32 %sext_ln1317_2, i32 %sext_ln198_22"   --->   Operation 2518 'mul' 'r_V_286' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2519 [1/1] (0.00ns)   --->   "%p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_286, i32 31"   --->   Operation 2519 'bitselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2520 [1/1] (0.00ns)   --->   "%tp_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_286, i32 10, i32 25"   --->   Operation 2520 'partselect' 'tp_V_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2521 [1/1] (0.00ns)   --->   "%p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_286, i32 25"   --->   Operation 2521 'bitselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_286, i32 9"   --->   Operation 2522 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln423_22 = zext i1 %tmp_239"   --->   Operation 2523 'zext' 'zext_ln423_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2524 [1/1] (0.85ns)   --->   "%tp_V_67 = add i16 %zext_ln423_22, i16 %tp_V_66"   --->   Operation 2524 'add' 'tp_V_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2525 [1/1] (0.00ns)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_67, i32 15"   --->   Operation 2525 'bitselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2526 [1/1] (0.28ns)   --->   "%xor_ln942_44 = xor i1 %p_Result_119, i1 1"   --->   Operation 2526 'xor' 'xor_ln942_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2527 [1/1] (0.28ns)   --->   "%carry_45 = and i1 %p_Result_118, i1 %xor_ln942_44"   --->   Operation 2527 'and' 'carry_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_286, i32 27, i32 31"   --->   Operation 2528 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2529 [1/1] (0.75ns)   --->   "%Range2_all_ones_22 = icmp_eq  i5 %tmp_82, i5 31"   --->   Operation 2529 'icmp' 'Range2_all_ones_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_286, i32 26, i32 31"   --->   Operation 2530 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2531 [1/1] (0.78ns)   --->   "%Range1_all_ones_43 = icmp_eq  i6 %tmp_84, i6 63"   --->   Operation 2531 'icmp' 'Range1_all_ones_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2532 [1/1] (0.78ns)   --->   "%Range1_all_zeros_22 = icmp_eq  i6 %tmp_84, i6 0"   --->   Operation 2532 'icmp' 'Range1_all_zeros_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%deleted_zeros_22 = select i1 %carry_45, i1 %Range1_all_ones_43, i1 %Range1_all_zeros_22"   --->   Operation 2533 'select' 'deleted_zeros_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_286, i32 26"   --->   Operation 2534 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%xor_ln936_22 = xor i1 %tmp_241, i1 1"   --->   Operation 2535 'xor' 'xor_ln936_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%and_ln936_22 = and i1 %Range2_all_ones_22, i1 %xor_ln936_22"   --->   Operation 2536 'and' 'and_ln936_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%deleted_ones_43 = select i1 %carry_45, i1 %and_ln936_22, i1 %Range1_all_ones_43"   --->   Operation 2537 'select' 'deleted_ones_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_22)   --->   "%and_ln937_22 = and i1 %carry_45, i1 %Range1_all_ones_43"   --->   Operation 2538 'and' 'and_ln937_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln941_65 = xor i1 %deleted_zeros_22, i1 1"   --->   Operation 2539 'xor' 'xor_ln941_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%or_ln941_22 = or i1 %p_Result_119, i1 %xor_ln941_65"   --->   Operation 2540 'or' 'or_ln941_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln941_66 = xor i1 %p_Result_117, i1 1"   --->   Operation 2541 'xor' 'xor_ln941_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2542 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_43 = and i1 %or_ln941_22, i1 %xor_ln941_66"   --->   Operation 2542 'and' 'overflow_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_22)   --->   "%xor_ln942_45 = xor i1 %deleted_ones_43, i1 1"   --->   Operation 2543 'xor' 'xor_ln942_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2544 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_22 = or i1 %xor_ln942_44, i1 %xor_ln942_45"   --->   Operation 2544 'or' 'or_ln942_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_22)   --->   "%xor_ln942_534 = xor i1 %and_ln937_22, i1 %or_ln942_22"   --->   Operation 2545 'xor' 'xor_ln942_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_22)   --->   "%underflow_22 = and i1 %xor_ln942_534, i1 %p_Result_117"   --->   Operation 2546 'and' 'underflow_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node tp_V_68)   --->   "%select_ln392_65 = select i1 %overflow_43, i16 32767, i16 32768"   --->   Operation 2547 'select' 'select_ln392_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2548 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_22 = or i1 %overflow_43, i1 %underflow_22"   --->   Operation 2548 'or' 'or_ln392_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2549 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_68 = select i1 %or_ln392_22, i16 %select_ln392_65, i16 %tp_V_67"   --->   Operation 2549 'select' 'tp_V_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2550 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_287 = mul i32 %sext_ln1317_3, i32 %sext_ln198_23"   --->   Operation 2550 'mul' 'r_V_287' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2551 [1/1] (0.00ns)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_287, i32 31"   --->   Operation 2551 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2552 [1/1] (0.00ns)   --->   "%tp_V_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_287, i32 10, i32 25"   --->   Operation 2552 'partselect' 'tp_V_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2553 [1/1] (0.00ns)   --->   "%p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_287, i32 25"   --->   Operation 2553 'bitselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_287, i32 9"   --->   Operation 2554 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln423_23 = zext i1 %tmp_246"   --->   Operation 2555 'zext' 'zext_ln423_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2556 [1/1] (0.85ns)   --->   "%tp_V_70 = add i16 %zext_ln423_23, i16 %tp_V_69"   --->   Operation 2556 'add' 'tp_V_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2557 [1/1] (0.00ns)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_70, i32 15"   --->   Operation 2557 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2558 [1/1] (0.28ns)   --->   "%xor_ln942_46 = xor i1 %p_Result_124, i1 1"   --->   Operation 2558 'xor' 'xor_ln942_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2559 [1/1] (0.28ns)   --->   "%carry_47 = and i1 %p_Result_123, i1 %xor_ln942_46"   --->   Operation 2559 'and' 'carry_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2560 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_287, i32 27, i32 31"   --->   Operation 2560 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2561 [1/1] (0.75ns)   --->   "%Range2_all_ones_23 = icmp_eq  i5 %tmp_85, i5 31"   --->   Operation 2561 'icmp' 'Range2_all_ones_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_287, i32 26, i32 31"   --->   Operation 2562 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2563 [1/1] (0.78ns)   --->   "%Range1_all_ones_45 = icmp_eq  i6 %tmp_87, i6 63"   --->   Operation 2563 'icmp' 'Range1_all_ones_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2564 [1/1] (0.78ns)   --->   "%Range1_all_zeros_23 = icmp_eq  i6 %tmp_87, i6 0"   --->   Operation 2564 'icmp' 'Range1_all_zeros_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%deleted_zeros_23 = select i1 %carry_47, i1 %Range1_all_ones_45, i1 %Range1_all_zeros_23"   --->   Operation 2565 'select' 'deleted_zeros_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_287, i32 26"   --->   Operation 2566 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%xor_ln936_23 = xor i1 %tmp_248, i1 1"   --->   Operation 2567 'xor' 'xor_ln936_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%and_ln936_23 = and i1 %Range2_all_ones_23, i1 %xor_ln936_23"   --->   Operation 2568 'and' 'and_ln936_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%deleted_ones_45 = select i1 %carry_47, i1 %and_ln936_23, i1 %Range1_all_ones_45"   --->   Operation 2569 'select' 'deleted_ones_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_23)   --->   "%and_ln937_23 = and i1 %carry_47, i1 %Range1_all_ones_45"   --->   Operation 2570 'and' 'and_ln937_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%xor_ln941_68 = xor i1 %deleted_zeros_23, i1 1"   --->   Operation 2571 'xor' 'xor_ln941_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%or_ln941_23 = or i1 %p_Result_124, i1 %xor_ln941_68"   --->   Operation 2572 'or' 'or_ln941_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%xor_ln941_69 = xor i1 %p_Result_122, i1 1"   --->   Operation 2573 'xor' 'xor_ln941_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2574 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_45 = and i1 %or_ln941_23, i1 %xor_ln941_69"   --->   Operation 2574 'and' 'overflow_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_23)   --->   "%xor_ln942_47 = xor i1 %deleted_ones_45, i1 1"   --->   Operation 2575 'xor' 'xor_ln942_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2576 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_23 = or i1 %xor_ln942_46, i1 %xor_ln942_47"   --->   Operation 2576 'or' 'or_ln942_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_23)   --->   "%xor_ln942_535 = xor i1 %and_ln937_23, i1 %or_ln942_23"   --->   Operation 2577 'xor' 'xor_ln942_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_23)   --->   "%underflow_23 = and i1 %xor_ln942_535, i1 %p_Result_122"   --->   Operation 2578 'and' 'underflow_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node tp_V_71)   --->   "%select_ln392_68 = select i1 %overflow_45, i16 32767, i16 32768"   --->   Operation 2579 'select' 'select_ln392_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2580 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_23 = or i1 %overflow_45, i1 %underflow_23"   --->   Operation 2580 'or' 'or_ln392_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2581 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_71 = select i1 %or_ln392_23, i16 %select_ln392_68, i16 %tp_V_70"   --->   Operation 2581 'select' 'tp_V_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2582 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_288 = mul i32 %sext_ln1317, i32 %sext_ln198_24"   --->   Operation 2582 'mul' 'r_V_288' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2583 [1/1] (0.00ns)   --->   "%p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_288, i32 31"   --->   Operation 2583 'bitselect' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2584 [1/1] (0.00ns)   --->   "%tp_V_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_288, i32 10, i32 25"   --->   Operation 2584 'partselect' 'tp_V_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2585 [1/1] (0.00ns)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_288, i32 25"   --->   Operation 2585 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_288, i32 9"   --->   Operation 2586 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln423_24 = zext i1 %tmp_255"   --->   Operation 2587 'zext' 'zext_ln423_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2588 [1/1] (0.85ns)   --->   "%tp_V_73 = add i16 %zext_ln423_24, i16 %tp_V_72"   --->   Operation 2588 'add' 'tp_V_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2589 [1/1] (0.00ns)   --->   "%p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_73, i32 15"   --->   Operation 2589 'bitselect' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2590 [1/1] (0.28ns)   --->   "%xor_ln942_48 = xor i1 %p_Result_131, i1 1"   --->   Operation 2590 'xor' 'xor_ln942_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2591 [1/1] (0.28ns)   --->   "%carry_49 = and i1 %p_Result_130, i1 %xor_ln942_48"   --->   Operation 2591 'and' 'carry_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2592 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_288, i32 27, i32 31"   --->   Operation 2592 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2593 [1/1] (0.75ns)   --->   "%Range2_all_ones_24 = icmp_eq  i5 %tmp_88, i5 31"   --->   Operation 2593 'icmp' 'Range2_all_ones_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_288, i32 26, i32 31"   --->   Operation 2594 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2595 [1/1] (0.78ns)   --->   "%Range1_all_ones_48 = icmp_eq  i6 %tmp_90, i6 63"   --->   Operation 2595 'icmp' 'Range1_all_ones_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2596 [1/1] (0.78ns)   --->   "%Range1_all_zeros_24 = icmp_eq  i6 %tmp_90, i6 0"   --->   Operation 2596 'icmp' 'Range1_all_zeros_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%deleted_zeros_24 = select i1 %carry_49, i1 %Range1_all_ones_48, i1 %Range1_all_zeros_24"   --->   Operation 2597 'select' 'deleted_zeros_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_288, i32 26"   --->   Operation 2598 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%xor_ln936_24 = xor i1 %tmp_257, i1 1"   --->   Operation 2599 'xor' 'xor_ln936_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%and_ln936_24 = and i1 %Range2_all_ones_24, i1 %xor_ln936_24"   --->   Operation 2600 'and' 'and_ln936_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%deleted_ones_48 = select i1 %carry_49, i1 %and_ln936_24, i1 %Range1_all_ones_48"   --->   Operation 2601 'select' 'deleted_ones_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_24)   --->   "%and_ln937_24 = and i1 %carry_49, i1 %Range1_all_ones_48"   --->   Operation 2602 'and' 'and_ln937_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%xor_ln941_72 = xor i1 %deleted_zeros_24, i1 1"   --->   Operation 2603 'xor' 'xor_ln941_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%or_ln941_24 = or i1 %p_Result_131, i1 %xor_ln941_72"   --->   Operation 2604 'or' 'or_ln941_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%xor_ln941_73 = xor i1 %p_Result_129, i1 1"   --->   Operation 2605 'xor' 'xor_ln941_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2606 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_48 = and i1 %or_ln941_24, i1 %xor_ln941_73"   --->   Operation 2606 'and' 'overflow_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_24)   --->   "%xor_ln942_49 = xor i1 %deleted_ones_48, i1 1"   --->   Operation 2607 'xor' 'xor_ln942_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2608 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_24 = or i1 %xor_ln942_48, i1 %xor_ln942_49"   --->   Operation 2608 'or' 'or_ln942_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_24)   --->   "%xor_ln942_536 = xor i1 %and_ln937_24, i1 %or_ln942_24"   --->   Operation 2609 'xor' 'xor_ln942_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_24)   --->   "%underflow_24 = and i1 %xor_ln942_536, i1 %p_Result_129"   --->   Operation 2610 'and' 'underflow_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node tp_V_74)   --->   "%select_ln392_72 = select i1 %overflow_48, i16 32767, i16 32768"   --->   Operation 2611 'select' 'select_ln392_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2612 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_24 = or i1 %overflow_48, i1 %underflow_24"   --->   Operation 2612 'or' 'or_ln392_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2613 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_74 = select i1 %or_ln392_24, i16 %select_ln392_72, i16 %tp_V_73"   --->   Operation 2613 'select' 'tp_V_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2614 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_289 = mul i32 %sext_ln1317_1, i32 %sext_ln198_25"   --->   Operation 2614 'mul' 'r_V_289' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2615 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_289, i32 31"   --->   Operation 2615 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2616 [1/1] (0.00ns)   --->   "%tp_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_289, i32 10, i32 25"   --->   Operation 2616 'partselect' 'tp_V_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2617 [1/1] (0.00ns)   --->   "%p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_289, i32 25"   --->   Operation 2617 'bitselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_289, i32 9"   --->   Operation 2618 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln423_25 = zext i1 %tmp_260"   --->   Operation 2619 'zext' 'zext_ln423_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2620 [1/1] (0.85ns)   --->   "%tp_V_76 = add i16 %zext_ln423_25, i16 %tp_V_75"   --->   Operation 2620 'add' 'tp_V_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2621 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_76, i32 15"   --->   Operation 2621 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2622 [1/1] (0.28ns)   --->   "%xor_ln942_50 = xor i1 %p_Result_134, i1 1"   --->   Operation 2622 'xor' 'xor_ln942_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2623 [1/1] (0.28ns)   --->   "%carry_51 = and i1 %p_Result_133, i1 %xor_ln942_50"   --->   Operation 2623 'and' 'carry_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2624 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_289, i32 27, i32 31"   --->   Operation 2624 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2625 [1/1] (0.75ns)   --->   "%Range2_all_ones_25 = icmp_eq  i5 %tmp_91, i5 31"   --->   Operation 2625 'icmp' 'Range2_all_ones_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2626 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_289, i32 26, i32 31"   --->   Operation 2626 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2627 [1/1] (0.78ns)   --->   "%Range1_all_ones_49 = icmp_eq  i6 %tmp_93, i6 63"   --->   Operation 2627 'icmp' 'Range1_all_ones_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2628 [1/1] (0.78ns)   --->   "%Range1_all_zeros_25 = icmp_eq  i6 %tmp_93, i6 0"   --->   Operation 2628 'icmp' 'Range1_all_zeros_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%deleted_zeros_25 = select i1 %carry_51, i1 %Range1_all_ones_49, i1 %Range1_all_zeros_25"   --->   Operation 2629 'select' 'deleted_zeros_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_289, i32 26"   --->   Operation 2630 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%xor_ln936_25 = xor i1 %tmp_262, i1 1"   --->   Operation 2631 'xor' 'xor_ln936_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%and_ln936_25 = and i1 %Range2_all_ones_25, i1 %xor_ln936_25"   --->   Operation 2632 'and' 'and_ln936_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%deleted_ones_49 = select i1 %carry_51, i1 %and_ln936_25, i1 %Range1_all_ones_49"   --->   Operation 2633 'select' 'deleted_ones_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_25)   --->   "%and_ln937_25 = and i1 %carry_51, i1 %Range1_all_ones_49"   --->   Operation 2634 'and' 'and_ln937_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%xor_ln941_74 = xor i1 %deleted_zeros_25, i1 1"   --->   Operation 2635 'xor' 'xor_ln941_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%or_ln941_25 = or i1 %p_Result_134, i1 %xor_ln941_74"   --->   Operation 2636 'or' 'or_ln941_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%xor_ln941_75 = xor i1 %p_Result_132, i1 1"   --->   Operation 2637 'xor' 'xor_ln941_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2638 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_49 = and i1 %or_ln941_25, i1 %xor_ln941_75"   --->   Operation 2638 'and' 'overflow_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_25)   --->   "%xor_ln942_51 = xor i1 %deleted_ones_49, i1 1"   --->   Operation 2639 'xor' 'xor_ln942_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2640 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_25 = or i1 %xor_ln942_50, i1 %xor_ln942_51"   --->   Operation 2640 'or' 'or_ln942_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_25)   --->   "%xor_ln942_537 = xor i1 %and_ln937_25, i1 %or_ln942_25"   --->   Operation 2641 'xor' 'xor_ln942_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_25)   --->   "%underflow_25 = and i1 %xor_ln942_537, i1 %p_Result_132"   --->   Operation 2642 'and' 'underflow_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node tp_V_77)   --->   "%select_ln392_74 = select i1 %overflow_49, i16 32767, i16 32768"   --->   Operation 2643 'select' 'select_ln392_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2644 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_25 = or i1 %overflow_49, i1 %underflow_25"   --->   Operation 2644 'or' 'or_ln392_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2645 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_77 = select i1 %or_ln392_25, i16 %select_ln392_74, i16 %tp_V_76"   --->   Operation 2645 'select' 'tp_V_77' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2646 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_290 = mul i32 %sext_ln1317_2, i32 %sext_ln198_26"   --->   Operation 2646 'mul' 'r_V_290' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2647 [1/1] (0.00ns)   --->   "%p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_290, i32 31"   --->   Operation 2647 'bitselect' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2648 [1/1] (0.00ns)   --->   "%tp_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_290, i32 10, i32 25"   --->   Operation 2648 'partselect' 'tp_V_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2649 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_290, i32 25"   --->   Operation 2649 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2650 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_290, i32 9"   --->   Operation 2650 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2651 [1/1] (0.00ns)   --->   "%zext_ln423_26 = zext i1 %tmp_267"   --->   Operation 2651 'zext' 'zext_ln423_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2652 [1/1] (0.85ns)   --->   "%tp_V_79 = add i16 %zext_ln423_26, i16 %tp_V_78"   --->   Operation 2652 'add' 'tp_V_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2653 [1/1] (0.00ns)   --->   "%p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_79, i32 15"   --->   Operation 2653 'bitselect' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2654 [1/1] (0.28ns)   --->   "%xor_ln942_52 = xor i1 %p_Result_139, i1 1"   --->   Operation 2654 'xor' 'xor_ln942_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2655 [1/1] (0.28ns)   --->   "%carry_53 = and i1 %p_Result_138, i1 %xor_ln942_52"   --->   Operation 2655 'and' 'carry_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_290, i32 27, i32 31"   --->   Operation 2656 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2657 [1/1] (0.75ns)   --->   "%Range2_all_ones_26 = icmp_eq  i5 %tmp_95, i5 31"   --->   Operation 2657 'icmp' 'Range2_all_ones_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_290, i32 26, i32 31"   --->   Operation 2658 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2659 [1/1] (0.78ns)   --->   "%Range1_all_ones_51 = icmp_eq  i6 %tmp_96, i6 63"   --->   Operation 2659 'icmp' 'Range1_all_ones_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2660 [1/1] (0.78ns)   --->   "%Range1_all_zeros_26 = icmp_eq  i6 %tmp_96, i6 0"   --->   Operation 2660 'icmp' 'Range1_all_zeros_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%deleted_zeros_26 = select i1 %carry_53, i1 %Range1_all_ones_51, i1 %Range1_all_zeros_26"   --->   Operation 2661 'select' 'deleted_zeros_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_290, i32 26"   --->   Operation 2662 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%xor_ln936_26 = xor i1 %tmp_269, i1 1"   --->   Operation 2663 'xor' 'xor_ln936_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%and_ln936_26 = and i1 %Range2_all_ones_26, i1 %xor_ln936_26"   --->   Operation 2664 'and' 'and_ln936_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%deleted_ones_51 = select i1 %carry_53, i1 %and_ln936_26, i1 %Range1_all_ones_51"   --->   Operation 2665 'select' 'deleted_ones_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_26)   --->   "%and_ln937_26 = and i1 %carry_53, i1 %Range1_all_ones_51"   --->   Operation 2666 'and' 'and_ln937_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%xor_ln941_77 = xor i1 %deleted_zeros_26, i1 1"   --->   Operation 2667 'xor' 'xor_ln941_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%or_ln941_26 = or i1 %p_Result_139, i1 %xor_ln941_77"   --->   Operation 2668 'or' 'or_ln941_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%xor_ln941_78 = xor i1 %p_Result_137, i1 1"   --->   Operation 2669 'xor' 'xor_ln941_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2670 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_51 = and i1 %or_ln941_26, i1 %xor_ln941_78"   --->   Operation 2670 'and' 'overflow_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_26)   --->   "%xor_ln942_53 = xor i1 %deleted_ones_51, i1 1"   --->   Operation 2671 'xor' 'xor_ln942_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2672 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_26 = or i1 %xor_ln942_52, i1 %xor_ln942_53"   --->   Operation 2672 'or' 'or_ln942_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_26)   --->   "%xor_ln942_538 = xor i1 %and_ln937_26, i1 %or_ln942_26"   --->   Operation 2673 'xor' 'xor_ln942_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_26)   --->   "%underflow_26 = and i1 %xor_ln942_538, i1 %p_Result_137"   --->   Operation 2674 'and' 'underflow_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node tp_V_80)   --->   "%select_ln392_77 = select i1 %overflow_51, i16 32767, i16 32768"   --->   Operation 2675 'select' 'select_ln392_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2676 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_26 = or i1 %overflow_51, i1 %underflow_26"   --->   Operation 2676 'or' 'or_ln392_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2677 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_80 = select i1 %or_ln392_26, i16 %select_ln392_77, i16 %tp_V_79"   --->   Operation 2677 'select' 'tp_V_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2678 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_291 = mul i32 %sext_ln1317_3, i32 %sext_ln198_27"   --->   Operation 2678 'mul' 'r_V_291' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2679 [1/1] (0.00ns)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_291, i32 31"   --->   Operation 2679 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2680 [1/1] (0.00ns)   --->   "%tp_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_291, i32 10, i32 25"   --->   Operation 2680 'partselect' 'tp_V_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2681 [1/1] (0.00ns)   --->   "%p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_291, i32 25"   --->   Operation 2681 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_291, i32 9"   --->   Operation 2682 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln423_27 = zext i1 %tmp_274"   --->   Operation 2683 'zext' 'zext_ln423_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2684 [1/1] (0.85ns)   --->   "%tp_V_82 = add i16 %zext_ln423_27, i16 %tp_V_81"   --->   Operation 2684 'add' 'tp_V_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2685 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_82, i32 15"   --->   Operation 2685 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2686 [1/1] (0.28ns)   --->   "%xor_ln942_54 = xor i1 %p_Result_144, i1 1"   --->   Operation 2686 'xor' 'xor_ln942_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2687 [1/1] (0.28ns)   --->   "%carry_55 = and i1 %p_Result_143, i1 %xor_ln942_54"   --->   Operation 2687 'and' 'carry_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2688 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_291, i32 27, i32 31"   --->   Operation 2688 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2689 [1/1] (0.75ns)   --->   "%Range2_all_ones_27 = icmp_eq  i5 %tmp_97, i5 31"   --->   Operation 2689 'icmp' 'Range2_all_ones_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_291, i32 26, i32 31"   --->   Operation 2690 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2691 [1/1] (0.78ns)   --->   "%Range1_all_ones_53 = icmp_eq  i6 %tmp_98, i6 63"   --->   Operation 2691 'icmp' 'Range1_all_ones_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2692 [1/1] (0.78ns)   --->   "%Range1_all_zeros_27 = icmp_eq  i6 %tmp_98, i6 0"   --->   Operation 2692 'icmp' 'Range1_all_zeros_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%deleted_zeros_27 = select i1 %carry_55, i1 %Range1_all_ones_53, i1 %Range1_all_zeros_27"   --->   Operation 2693 'select' 'deleted_zeros_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_291, i32 26"   --->   Operation 2694 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%xor_ln936_27 = xor i1 %tmp_276, i1 1"   --->   Operation 2695 'xor' 'xor_ln936_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%and_ln936_27 = and i1 %Range2_all_ones_27, i1 %xor_ln936_27"   --->   Operation 2696 'and' 'and_ln936_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%deleted_ones_53 = select i1 %carry_55, i1 %and_ln936_27, i1 %Range1_all_ones_53"   --->   Operation 2697 'select' 'deleted_ones_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_27)   --->   "%and_ln937_27 = and i1 %carry_55, i1 %Range1_all_ones_53"   --->   Operation 2698 'and' 'and_ln937_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%xor_ln941_80 = xor i1 %deleted_zeros_27, i1 1"   --->   Operation 2699 'xor' 'xor_ln941_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%or_ln941_27 = or i1 %p_Result_144, i1 %xor_ln941_80"   --->   Operation 2700 'or' 'or_ln941_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%xor_ln941_81 = xor i1 %p_Result_142, i1 1"   --->   Operation 2701 'xor' 'xor_ln941_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2702 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_53 = and i1 %or_ln941_27, i1 %xor_ln941_81"   --->   Operation 2702 'and' 'overflow_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_27)   --->   "%xor_ln942_55 = xor i1 %deleted_ones_53, i1 1"   --->   Operation 2703 'xor' 'xor_ln942_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2704 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_27 = or i1 %xor_ln942_54, i1 %xor_ln942_55"   --->   Operation 2704 'or' 'or_ln942_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_27)   --->   "%xor_ln942_539 = xor i1 %and_ln937_27, i1 %or_ln942_27"   --->   Operation 2705 'xor' 'xor_ln942_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_27)   --->   "%underflow_27 = and i1 %xor_ln942_539, i1 %p_Result_142"   --->   Operation 2706 'and' 'underflow_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node tp_V_83)   --->   "%select_ln392_80 = select i1 %overflow_53, i16 32767, i16 32768"   --->   Operation 2707 'select' 'select_ln392_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2708 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_27 = or i1 %overflow_53, i1 %underflow_27"   --->   Operation 2708 'or' 'or_ln392_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2709 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_83 = select i1 %or_ln392_27, i16 %select_ln392_80, i16 %tp_V_82"   --->   Operation 2709 'select' 'tp_V_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2710 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_292 = mul i32 %sext_ln1317, i32 %sext_ln198_28"   --->   Operation 2710 'mul' 'r_V_292' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2711 [1/1] (0.00ns)   --->   "%p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_292, i32 31"   --->   Operation 2711 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2712 [1/1] (0.00ns)   --->   "%tp_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_292, i32 10, i32 25"   --->   Operation 2712 'partselect' 'tp_V_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2713 [1/1] (0.00ns)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_292, i32 25"   --->   Operation 2713 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_292, i32 9"   --->   Operation 2714 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2715 [1/1] (0.00ns)   --->   "%zext_ln423_28 = zext i1 %tmp_283"   --->   Operation 2715 'zext' 'zext_ln423_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2716 [1/1] (0.85ns)   --->   "%tp_V_85 = add i16 %zext_ln423_28, i16 %tp_V_84"   --->   Operation 2716 'add' 'tp_V_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2717 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_85, i32 15"   --->   Operation 2717 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2718 [1/1] (0.28ns)   --->   "%xor_ln942_56 = xor i1 %p_Result_151, i1 1"   --->   Operation 2718 'xor' 'xor_ln942_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2719 [1/1] (0.28ns)   --->   "%carry_57 = and i1 %p_Result_150, i1 %xor_ln942_56"   --->   Operation 2719 'and' 'carry_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2720 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_292, i32 27, i32 31"   --->   Operation 2720 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2721 [1/1] (0.75ns)   --->   "%Range2_all_ones_28 = icmp_eq  i5 %tmp_100, i5 31"   --->   Operation 2721 'icmp' 'Range2_all_ones_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_292, i32 26, i32 31"   --->   Operation 2722 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2723 [1/1] (0.78ns)   --->   "%Range1_all_ones_56 = icmp_eq  i6 %tmp_102, i6 63"   --->   Operation 2723 'icmp' 'Range1_all_ones_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2724 [1/1] (0.78ns)   --->   "%Range1_all_zeros_28 = icmp_eq  i6 %tmp_102, i6 0"   --->   Operation 2724 'icmp' 'Range1_all_zeros_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%deleted_zeros_28 = select i1 %carry_57, i1 %Range1_all_ones_56, i1 %Range1_all_zeros_28"   --->   Operation 2725 'select' 'deleted_zeros_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_292, i32 26"   --->   Operation 2726 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%xor_ln936_28 = xor i1 %tmp_285, i1 1"   --->   Operation 2727 'xor' 'xor_ln936_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%and_ln936_28 = and i1 %Range2_all_ones_28, i1 %xor_ln936_28"   --->   Operation 2728 'and' 'and_ln936_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%deleted_ones_56 = select i1 %carry_57, i1 %and_ln936_28, i1 %Range1_all_ones_56"   --->   Operation 2729 'select' 'deleted_ones_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_28)   --->   "%and_ln937_28 = and i1 %carry_57, i1 %Range1_all_ones_56"   --->   Operation 2730 'and' 'and_ln937_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%xor_ln941_84 = xor i1 %deleted_zeros_28, i1 1"   --->   Operation 2731 'xor' 'xor_ln941_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%or_ln941_28 = or i1 %p_Result_151, i1 %xor_ln941_84"   --->   Operation 2732 'or' 'or_ln941_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%xor_ln941_85 = xor i1 %p_Result_149, i1 1"   --->   Operation 2733 'xor' 'xor_ln941_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2734 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_56 = and i1 %or_ln941_28, i1 %xor_ln941_85"   --->   Operation 2734 'and' 'overflow_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_28)   --->   "%xor_ln942_57 = xor i1 %deleted_ones_56, i1 1"   --->   Operation 2735 'xor' 'xor_ln942_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2736 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_28 = or i1 %xor_ln942_56, i1 %xor_ln942_57"   --->   Operation 2736 'or' 'or_ln942_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_28)   --->   "%xor_ln942_540 = xor i1 %and_ln937_28, i1 %or_ln942_28"   --->   Operation 2737 'xor' 'xor_ln942_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_28)   --->   "%underflow_28 = and i1 %xor_ln942_540, i1 %p_Result_149"   --->   Operation 2738 'and' 'underflow_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node tp_V_86)   --->   "%select_ln392_84 = select i1 %overflow_56, i16 32767, i16 32768"   --->   Operation 2739 'select' 'select_ln392_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2740 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_28 = or i1 %overflow_56, i1 %underflow_28"   --->   Operation 2740 'or' 'or_ln392_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2741 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_86 = select i1 %or_ln392_28, i16 %select_ln392_84, i16 %tp_V_85"   --->   Operation 2741 'select' 'tp_V_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2742 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_293 = mul i32 %sext_ln1317_1, i32 %sext_ln198_29"   --->   Operation 2742 'mul' 'r_V_293' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2743 [1/1] (0.00ns)   --->   "%p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_293, i32 31"   --->   Operation 2743 'bitselect' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2744 [1/1] (0.00ns)   --->   "%tp_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_293, i32 10, i32 25"   --->   Operation 2744 'partselect' 'tp_V_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2745 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_293, i32 25"   --->   Operation 2745 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2746 [1/1] (0.00ns)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_293, i32 9"   --->   Operation 2746 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2747 [1/1] (0.00ns)   --->   "%zext_ln423_29 = zext i1 %tmp_288"   --->   Operation 2747 'zext' 'zext_ln423_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2748 [1/1] (0.85ns)   --->   "%tp_V_88 = add i16 %zext_ln423_29, i16 %tp_V_87"   --->   Operation 2748 'add' 'tp_V_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2749 [1/1] (0.00ns)   --->   "%p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_88, i32 15"   --->   Operation 2749 'bitselect' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2750 [1/1] (0.28ns)   --->   "%xor_ln942_58 = xor i1 %p_Result_154, i1 1"   --->   Operation 2750 'xor' 'xor_ln942_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2751 [1/1] (0.28ns)   --->   "%carry_59 = and i1 %p_Result_153, i1 %xor_ln942_58"   --->   Operation 2751 'and' 'carry_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2752 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_293, i32 27, i32 31"   --->   Operation 2752 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2753 [1/1] (0.75ns)   --->   "%Range2_all_ones_29 = icmp_eq  i5 %tmp_103, i5 31"   --->   Operation 2753 'icmp' 'Range2_all_ones_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2754 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_293, i32 26, i32 31"   --->   Operation 2754 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2755 [1/1] (0.78ns)   --->   "%Range1_all_ones_57 = icmp_eq  i6 %tmp_104, i6 63"   --->   Operation 2755 'icmp' 'Range1_all_ones_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2756 [1/1] (0.78ns)   --->   "%Range1_all_zeros_29 = icmp_eq  i6 %tmp_104, i6 0"   --->   Operation 2756 'icmp' 'Range1_all_zeros_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%deleted_zeros_29 = select i1 %carry_59, i1 %Range1_all_ones_57, i1 %Range1_all_zeros_29"   --->   Operation 2757 'select' 'deleted_zeros_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_293, i32 26"   --->   Operation 2758 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%xor_ln936_29 = xor i1 %tmp_290, i1 1"   --->   Operation 2759 'xor' 'xor_ln936_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%and_ln936_29 = and i1 %Range2_all_ones_29, i1 %xor_ln936_29"   --->   Operation 2760 'and' 'and_ln936_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%deleted_ones_57 = select i1 %carry_59, i1 %and_ln936_29, i1 %Range1_all_ones_57"   --->   Operation 2761 'select' 'deleted_ones_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_29)   --->   "%and_ln937_29 = and i1 %carry_59, i1 %Range1_all_ones_57"   --->   Operation 2762 'and' 'and_ln937_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%xor_ln941_86 = xor i1 %deleted_zeros_29, i1 1"   --->   Operation 2763 'xor' 'xor_ln941_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%or_ln941_29 = or i1 %p_Result_154, i1 %xor_ln941_86"   --->   Operation 2764 'or' 'or_ln941_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%xor_ln941_87 = xor i1 %p_Result_152, i1 1"   --->   Operation 2765 'xor' 'xor_ln941_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2766 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_57 = and i1 %or_ln941_29, i1 %xor_ln941_87"   --->   Operation 2766 'and' 'overflow_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_29)   --->   "%xor_ln942_59 = xor i1 %deleted_ones_57, i1 1"   --->   Operation 2767 'xor' 'xor_ln942_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2768 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_29 = or i1 %xor_ln942_58, i1 %xor_ln942_59"   --->   Operation 2768 'or' 'or_ln942_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_29)   --->   "%xor_ln942_541 = xor i1 %and_ln937_29, i1 %or_ln942_29"   --->   Operation 2769 'xor' 'xor_ln942_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_29)   --->   "%underflow_29 = and i1 %xor_ln942_541, i1 %p_Result_152"   --->   Operation 2770 'and' 'underflow_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node tp_V_89)   --->   "%select_ln392_86 = select i1 %overflow_57, i16 32767, i16 32768"   --->   Operation 2771 'select' 'select_ln392_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2772 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_29 = or i1 %overflow_57, i1 %underflow_29"   --->   Operation 2772 'or' 'or_ln392_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2773 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_89 = select i1 %or_ln392_29, i16 %select_ln392_86, i16 %tp_V_88"   --->   Operation 2773 'select' 'tp_V_89' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2774 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_294 = mul i32 %sext_ln1317_2, i32 %sext_ln198_30"   --->   Operation 2774 'mul' 'r_V_294' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2775 [1/1] (0.00ns)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_294, i32 31"   --->   Operation 2775 'bitselect' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2776 [1/1] (0.00ns)   --->   "%tp_V_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_294, i32 10, i32 25"   --->   Operation 2776 'partselect' 'tp_V_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2777 [1/1] (0.00ns)   --->   "%p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_294, i32 25"   --->   Operation 2777 'bitselect' 'p_Result_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_294, i32 9"   --->   Operation 2778 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln423_30 = zext i1 %tmp_295"   --->   Operation 2779 'zext' 'zext_ln423_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2780 [1/1] (0.85ns)   --->   "%tp_V_91 = add i16 %zext_ln423_30, i16 %tp_V_90"   --->   Operation 2780 'add' 'tp_V_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2781 [1/1] (0.00ns)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_91, i32 15"   --->   Operation 2781 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2782 [1/1] (0.28ns)   --->   "%xor_ln942_60 = xor i1 %p_Result_159, i1 1"   --->   Operation 2782 'xor' 'xor_ln942_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2783 [1/1] (0.28ns)   --->   "%carry_61 = and i1 %p_Result_158, i1 %xor_ln942_60"   --->   Operation 2783 'and' 'carry_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2784 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_294, i32 27, i32 31"   --->   Operation 2784 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2785 [1/1] (0.75ns)   --->   "%Range2_all_ones_30 = icmp_eq  i5 %tmp_105, i5 31"   --->   Operation 2785 'icmp' 'Range2_all_ones_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2786 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_294, i32 26, i32 31"   --->   Operation 2786 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2787 [1/1] (0.78ns)   --->   "%Range1_all_ones_59 = icmp_eq  i6 %tmp_107, i6 63"   --->   Operation 2787 'icmp' 'Range1_all_ones_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2788 [1/1] (0.78ns)   --->   "%Range1_all_zeros_30 = icmp_eq  i6 %tmp_107, i6 0"   --->   Operation 2788 'icmp' 'Range1_all_zeros_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%deleted_zeros_30 = select i1 %carry_61, i1 %Range1_all_ones_59, i1 %Range1_all_zeros_30"   --->   Operation 2789 'select' 'deleted_zeros_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_294, i32 26"   --->   Operation 2790 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%xor_ln936_30 = xor i1 %tmp_297, i1 1"   --->   Operation 2791 'xor' 'xor_ln936_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%and_ln936_30 = and i1 %Range2_all_ones_30, i1 %xor_ln936_30"   --->   Operation 2792 'and' 'and_ln936_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%deleted_ones_59 = select i1 %carry_61, i1 %and_ln936_30, i1 %Range1_all_ones_59"   --->   Operation 2793 'select' 'deleted_ones_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_30)   --->   "%and_ln937_30 = and i1 %carry_61, i1 %Range1_all_ones_59"   --->   Operation 2794 'and' 'and_ln937_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%xor_ln941_89 = xor i1 %deleted_zeros_30, i1 1"   --->   Operation 2795 'xor' 'xor_ln941_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%or_ln941_30 = or i1 %p_Result_159, i1 %xor_ln941_89"   --->   Operation 2796 'or' 'or_ln941_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%xor_ln941_90 = xor i1 %p_Result_157, i1 1"   --->   Operation 2797 'xor' 'xor_ln941_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2798 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_59 = and i1 %or_ln941_30, i1 %xor_ln941_90"   --->   Operation 2798 'and' 'overflow_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_30)   --->   "%xor_ln942_61 = xor i1 %deleted_ones_59, i1 1"   --->   Operation 2799 'xor' 'xor_ln942_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2800 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_30 = or i1 %xor_ln942_60, i1 %xor_ln942_61"   --->   Operation 2800 'or' 'or_ln942_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_30)   --->   "%xor_ln942_542 = xor i1 %and_ln937_30, i1 %or_ln942_30"   --->   Operation 2801 'xor' 'xor_ln942_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_30)   --->   "%underflow_30 = and i1 %xor_ln942_542, i1 %p_Result_157"   --->   Operation 2802 'and' 'underflow_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node tp_V_92)   --->   "%select_ln392_89 = select i1 %overflow_59, i16 32767, i16 32768"   --->   Operation 2803 'select' 'select_ln392_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2804 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_30 = or i1 %overflow_59, i1 %underflow_30"   --->   Operation 2804 'or' 'or_ln392_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2805 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_92 = select i1 %or_ln392_30, i16 %select_ln392_89, i16 %tp_V_91"   --->   Operation 2805 'select' 'tp_V_92' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2806 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_295 = mul i32 %sext_ln1317_3, i32 %sext_ln198_31"   --->   Operation 2806 'mul' 'r_V_295' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2807 [1/1] (0.00ns)   --->   "%p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_295, i32 31"   --->   Operation 2807 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2808 [1/1] (0.00ns)   --->   "%tp_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_295, i32 10, i32 25"   --->   Operation 2808 'partselect' 'tp_V_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2809 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_295, i32 25"   --->   Operation 2809 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_295, i32 9"   --->   Operation 2810 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln423_31 = zext i1 %tmp_302"   --->   Operation 2811 'zext' 'zext_ln423_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2812 [1/1] (0.85ns)   --->   "%tp_V_94 = add i16 %zext_ln423_31, i16 %tp_V_93"   --->   Operation 2812 'add' 'tp_V_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2813 [1/1] (0.00ns)   --->   "%p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_94, i32 15"   --->   Operation 2813 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2814 [1/1] (0.28ns)   --->   "%xor_ln942_62 = xor i1 %p_Result_164, i1 1"   --->   Operation 2814 'xor' 'xor_ln942_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2815 [1/1] (0.28ns)   --->   "%carry_63 = and i1 %p_Result_163, i1 %xor_ln942_62"   --->   Operation 2815 'and' 'carry_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_295, i32 27, i32 31"   --->   Operation 2816 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2817 [1/1] (0.75ns)   --->   "%Range2_all_ones_31 = icmp_eq  i5 %tmp_109, i5 31"   --->   Operation 2817 'icmp' 'Range2_all_ones_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_295, i32 26, i32 31"   --->   Operation 2818 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2819 [1/1] (0.78ns)   --->   "%Range1_all_ones_61 = icmp_eq  i6 %tmp_110, i6 63"   --->   Operation 2819 'icmp' 'Range1_all_ones_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2820 [1/1] (0.78ns)   --->   "%Range1_all_zeros_31 = icmp_eq  i6 %tmp_110, i6 0"   --->   Operation 2820 'icmp' 'Range1_all_zeros_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%deleted_zeros_31 = select i1 %carry_63, i1 %Range1_all_ones_61, i1 %Range1_all_zeros_31"   --->   Operation 2821 'select' 'deleted_zeros_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_295, i32 26"   --->   Operation 2822 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%xor_ln936_31 = xor i1 %tmp_304, i1 1"   --->   Operation 2823 'xor' 'xor_ln936_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%and_ln936_31 = and i1 %Range2_all_ones_31, i1 %xor_ln936_31"   --->   Operation 2824 'and' 'and_ln936_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%deleted_ones_61 = select i1 %carry_63, i1 %and_ln936_31, i1 %Range1_all_ones_61"   --->   Operation 2825 'select' 'deleted_ones_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_31)   --->   "%and_ln937_31 = and i1 %carry_63, i1 %Range1_all_ones_61"   --->   Operation 2826 'and' 'and_ln937_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%xor_ln941_92 = xor i1 %deleted_zeros_31, i1 1"   --->   Operation 2827 'xor' 'xor_ln941_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%or_ln941_31 = or i1 %p_Result_164, i1 %xor_ln941_92"   --->   Operation 2828 'or' 'or_ln941_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%xor_ln941_93 = xor i1 %p_Result_162, i1 1"   --->   Operation 2829 'xor' 'xor_ln941_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2830 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_61 = and i1 %or_ln941_31, i1 %xor_ln941_93"   --->   Operation 2830 'and' 'overflow_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_31)   --->   "%xor_ln942_63 = xor i1 %deleted_ones_61, i1 1"   --->   Operation 2831 'xor' 'xor_ln942_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2832 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_31 = or i1 %xor_ln942_62, i1 %xor_ln942_63"   --->   Operation 2832 'or' 'or_ln942_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_31)   --->   "%xor_ln942_543 = xor i1 %and_ln937_31, i1 %or_ln942_31"   --->   Operation 2833 'xor' 'xor_ln942_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_31)   --->   "%underflow_31 = and i1 %xor_ln942_543, i1 %p_Result_162"   --->   Operation 2834 'and' 'underflow_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node tp_V_95)   --->   "%select_ln392_92 = select i1 %overflow_61, i16 32767, i16 32768"   --->   Operation 2835 'select' 'select_ln392_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2836 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_31 = or i1 %overflow_61, i1 %underflow_31"   --->   Operation 2836 'or' 'or_ln392_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2837 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_95 = select i1 %or_ln392_31, i16 %select_ln392_92, i16 %tp_V_94"   --->   Operation 2837 'select' 'tp_V_95' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2838 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_296 = mul i32 %sext_ln1317, i32 %sext_ln198_32"   --->   Operation 2838 'mul' 'r_V_296' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2839 [1/1] (0.00ns)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_296, i32 31"   --->   Operation 2839 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2840 [1/1] (0.00ns)   --->   "%tp_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_296, i32 10, i32 25"   --->   Operation 2840 'partselect' 'tp_V_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2841 [1/1] (0.00ns)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_296, i32 25"   --->   Operation 2841 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2842 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_296, i32 9"   --->   Operation 2842 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2843 [1/1] (0.00ns)   --->   "%zext_ln423_32 = zext i1 %tmp_311"   --->   Operation 2843 'zext' 'zext_ln423_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2844 [1/1] (0.85ns)   --->   "%tp_V_97 = add i16 %zext_ln423_32, i16 %tp_V_96"   --->   Operation 2844 'add' 'tp_V_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2845 [1/1] (0.00ns)   --->   "%p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_97, i32 15"   --->   Operation 2845 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2846 [1/1] (0.28ns)   --->   "%xor_ln942_64 = xor i1 %p_Result_171, i1 1"   --->   Operation 2846 'xor' 'xor_ln942_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2847 [1/1] (0.28ns)   --->   "%carry_65 = and i1 %p_Result_170, i1 %xor_ln942_64"   --->   Operation 2847 'and' 'carry_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2848 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_296, i32 27, i32 31"   --->   Operation 2848 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2849 [1/1] (0.75ns)   --->   "%Range2_all_ones_32 = icmp_eq  i5 %tmp_111, i5 31"   --->   Operation 2849 'icmp' 'Range2_all_ones_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2850 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_296, i32 26, i32 31"   --->   Operation 2850 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2851 [1/1] (0.78ns)   --->   "%Range1_all_ones_64 = icmp_eq  i6 %tmp_112, i6 63"   --->   Operation 2851 'icmp' 'Range1_all_ones_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2852 [1/1] (0.78ns)   --->   "%Range1_all_zeros_32 = icmp_eq  i6 %tmp_112, i6 0"   --->   Operation 2852 'icmp' 'Range1_all_zeros_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%deleted_zeros_32 = select i1 %carry_65, i1 %Range1_all_ones_64, i1 %Range1_all_zeros_32"   --->   Operation 2853 'select' 'deleted_zeros_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_296, i32 26"   --->   Operation 2854 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%xor_ln936_32 = xor i1 %tmp_313, i1 1"   --->   Operation 2855 'xor' 'xor_ln936_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%and_ln936_32 = and i1 %Range2_all_ones_32, i1 %xor_ln936_32"   --->   Operation 2856 'and' 'and_ln936_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%deleted_ones_64 = select i1 %carry_65, i1 %and_ln936_32, i1 %Range1_all_ones_64"   --->   Operation 2857 'select' 'deleted_ones_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_32)   --->   "%and_ln937_32 = and i1 %carry_65, i1 %Range1_all_ones_64"   --->   Operation 2858 'and' 'and_ln937_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%xor_ln941_96 = xor i1 %deleted_zeros_32, i1 1"   --->   Operation 2859 'xor' 'xor_ln941_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%or_ln941_32 = or i1 %p_Result_171, i1 %xor_ln941_96"   --->   Operation 2860 'or' 'or_ln941_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%xor_ln941_97 = xor i1 %p_Result_169, i1 1"   --->   Operation 2861 'xor' 'xor_ln941_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2862 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_64 = and i1 %or_ln941_32, i1 %xor_ln941_97"   --->   Operation 2862 'and' 'overflow_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_32)   --->   "%xor_ln942_65 = xor i1 %deleted_ones_64, i1 1"   --->   Operation 2863 'xor' 'xor_ln942_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2864 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_32 = or i1 %xor_ln942_64, i1 %xor_ln942_65"   --->   Operation 2864 'or' 'or_ln942_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_32)   --->   "%xor_ln942_544 = xor i1 %and_ln937_32, i1 %or_ln942_32"   --->   Operation 2865 'xor' 'xor_ln942_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_32)   --->   "%underflow_32 = and i1 %xor_ln942_544, i1 %p_Result_169"   --->   Operation 2866 'and' 'underflow_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node tp_V_98)   --->   "%select_ln392_96 = select i1 %overflow_64, i16 32767, i16 32768"   --->   Operation 2867 'select' 'select_ln392_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2868 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_32 = or i1 %overflow_64, i1 %underflow_32"   --->   Operation 2868 'or' 'or_ln392_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2869 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_98 = select i1 %or_ln392_32, i16 %select_ln392_96, i16 %tp_V_97"   --->   Operation 2869 'select' 'tp_V_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2870 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_297 = mul i32 %sext_ln1317_1, i32 %sext_ln198_33"   --->   Operation 2870 'mul' 'r_V_297' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2871 [1/1] (0.00ns)   --->   "%p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_297, i32 31"   --->   Operation 2871 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2872 [1/1] (0.00ns)   --->   "%tp_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_297, i32 10, i32 25"   --->   Operation 2872 'partselect' 'tp_V_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2873 [1/1] (0.00ns)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_297, i32 25"   --->   Operation 2873 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2874 [1/1] (0.00ns)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_297, i32 9"   --->   Operation 2874 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2875 [1/1] (0.00ns)   --->   "%zext_ln423_33 = zext i1 %tmp_316"   --->   Operation 2875 'zext' 'zext_ln423_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2876 [1/1] (0.85ns)   --->   "%tp_V_100 = add i16 %zext_ln423_33, i16 %tp_V_99"   --->   Operation 2876 'add' 'tp_V_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2877 [1/1] (0.00ns)   --->   "%p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_100, i32 15"   --->   Operation 2877 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2878 [1/1] (0.28ns)   --->   "%xor_ln942_66 = xor i1 %p_Result_174, i1 1"   --->   Operation 2878 'xor' 'xor_ln942_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2879 [1/1] (0.28ns)   --->   "%carry_67 = and i1 %p_Result_173, i1 %xor_ln942_66"   --->   Operation 2879 'and' 'carry_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2880 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_297, i32 27, i32 31"   --->   Operation 2880 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2881 [1/1] (0.75ns)   --->   "%Range2_all_ones_33 = icmp_eq  i5 %tmp_113, i5 31"   --->   Operation 2881 'icmp' 'Range2_all_ones_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2882 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_297, i32 26, i32 31"   --->   Operation 2882 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2883 [1/1] (0.78ns)   --->   "%Range1_all_ones_65 = icmp_eq  i6 %tmp_114, i6 63"   --->   Operation 2883 'icmp' 'Range1_all_ones_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2884 [1/1] (0.78ns)   --->   "%Range1_all_zeros_33 = icmp_eq  i6 %tmp_114, i6 0"   --->   Operation 2884 'icmp' 'Range1_all_zeros_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%deleted_zeros_33 = select i1 %carry_67, i1 %Range1_all_ones_65, i1 %Range1_all_zeros_33"   --->   Operation 2885 'select' 'deleted_zeros_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_297, i32 26"   --->   Operation 2886 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%xor_ln936_33 = xor i1 %tmp_318, i1 1"   --->   Operation 2887 'xor' 'xor_ln936_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%and_ln936_33 = and i1 %Range2_all_ones_33, i1 %xor_ln936_33"   --->   Operation 2888 'and' 'and_ln936_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%deleted_ones_65 = select i1 %carry_67, i1 %and_ln936_33, i1 %Range1_all_ones_65"   --->   Operation 2889 'select' 'deleted_ones_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_33)   --->   "%and_ln937_33 = and i1 %carry_67, i1 %Range1_all_ones_65"   --->   Operation 2890 'and' 'and_ln937_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%xor_ln941_98 = xor i1 %deleted_zeros_33, i1 1"   --->   Operation 2891 'xor' 'xor_ln941_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%or_ln941_33 = or i1 %p_Result_174, i1 %xor_ln941_98"   --->   Operation 2892 'or' 'or_ln941_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%xor_ln941_99 = xor i1 %p_Result_172, i1 1"   --->   Operation 2893 'xor' 'xor_ln941_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2894 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_65 = and i1 %or_ln941_33, i1 %xor_ln941_99"   --->   Operation 2894 'and' 'overflow_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_33)   --->   "%xor_ln942_67 = xor i1 %deleted_ones_65, i1 1"   --->   Operation 2895 'xor' 'xor_ln942_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2896 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_33 = or i1 %xor_ln942_66, i1 %xor_ln942_67"   --->   Operation 2896 'or' 'or_ln942_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_33)   --->   "%xor_ln942_545 = xor i1 %and_ln937_33, i1 %or_ln942_33"   --->   Operation 2897 'xor' 'xor_ln942_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_33)   --->   "%underflow_33 = and i1 %xor_ln942_545, i1 %p_Result_172"   --->   Operation 2898 'and' 'underflow_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node tp_V_101)   --->   "%select_ln392_98 = select i1 %overflow_65, i16 32767, i16 32768"   --->   Operation 2899 'select' 'select_ln392_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2900 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_33 = or i1 %overflow_65, i1 %underflow_33"   --->   Operation 2900 'or' 'or_ln392_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2901 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_101 = select i1 %or_ln392_33, i16 %select_ln392_98, i16 %tp_V_100"   --->   Operation 2901 'select' 'tp_V_101' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2902 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_298 = mul i32 %sext_ln1317_2, i32 %sext_ln198_34"   --->   Operation 2902 'mul' 'r_V_298' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2903 [1/1] (0.00ns)   --->   "%p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_298, i32 31"   --->   Operation 2903 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2904 [1/1] (0.00ns)   --->   "%tp_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_298, i32 10, i32 25"   --->   Operation 2904 'partselect' 'tp_V_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2905 [1/1] (0.00ns)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_298, i32 25"   --->   Operation 2905 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2906 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_298, i32 9"   --->   Operation 2906 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln423_34 = zext i1 %tmp_323"   --->   Operation 2907 'zext' 'zext_ln423_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2908 [1/1] (0.85ns)   --->   "%tp_V_103 = add i16 %zext_ln423_34, i16 %tp_V_102"   --->   Operation 2908 'add' 'tp_V_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2909 [1/1] (0.00ns)   --->   "%p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_103, i32 15"   --->   Operation 2909 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2910 [1/1] (0.28ns)   --->   "%xor_ln942_68 = xor i1 %p_Result_179, i1 1"   --->   Operation 2910 'xor' 'xor_ln942_68' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2911 [1/1] (0.28ns)   --->   "%carry_69 = and i1 %p_Result_178, i1 %xor_ln942_68"   --->   Operation 2911 'and' 'carry_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_298, i32 27, i32 31"   --->   Operation 2912 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2913 [1/1] (0.75ns)   --->   "%Range2_all_ones_34 = icmp_eq  i5 %tmp_116, i5 31"   --->   Operation 2913 'icmp' 'Range2_all_ones_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_298, i32 26, i32 31"   --->   Operation 2914 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2915 [1/1] (0.78ns)   --->   "%Range1_all_ones_67 = icmp_eq  i6 %tmp_118, i6 63"   --->   Operation 2915 'icmp' 'Range1_all_ones_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2916 [1/1] (0.78ns)   --->   "%Range1_all_zeros_34 = icmp_eq  i6 %tmp_118, i6 0"   --->   Operation 2916 'icmp' 'Range1_all_zeros_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%deleted_zeros_34 = select i1 %carry_69, i1 %Range1_all_ones_67, i1 %Range1_all_zeros_34"   --->   Operation 2917 'select' 'deleted_zeros_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_298, i32 26"   --->   Operation 2918 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%xor_ln936_34 = xor i1 %tmp_325, i1 1"   --->   Operation 2919 'xor' 'xor_ln936_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%and_ln936_34 = and i1 %Range2_all_ones_34, i1 %xor_ln936_34"   --->   Operation 2920 'and' 'and_ln936_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%deleted_ones_67 = select i1 %carry_69, i1 %and_ln936_34, i1 %Range1_all_ones_67"   --->   Operation 2921 'select' 'deleted_ones_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_34)   --->   "%and_ln937_34 = and i1 %carry_69, i1 %Range1_all_ones_67"   --->   Operation 2922 'and' 'and_ln937_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%xor_ln941_101 = xor i1 %deleted_zeros_34, i1 1"   --->   Operation 2923 'xor' 'xor_ln941_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%or_ln941_34 = or i1 %p_Result_179, i1 %xor_ln941_101"   --->   Operation 2924 'or' 'or_ln941_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%xor_ln941_102 = xor i1 %p_Result_177, i1 1"   --->   Operation 2925 'xor' 'xor_ln941_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2926 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_67 = and i1 %or_ln941_34, i1 %xor_ln941_102"   --->   Operation 2926 'and' 'overflow_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_34)   --->   "%xor_ln942_69 = xor i1 %deleted_ones_67, i1 1"   --->   Operation 2927 'xor' 'xor_ln942_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2928 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_34 = or i1 %xor_ln942_68, i1 %xor_ln942_69"   --->   Operation 2928 'or' 'or_ln942_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_34)   --->   "%xor_ln942_546 = xor i1 %and_ln937_34, i1 %or_ln942_34"   --->   Operation 2929 'xor' 'xor_ln942_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_34)   --->   "%underflow_34 = and i1 %xor_ln942_546, i1 %p_Result_177"   --->   Operation 2930 'and' 'underflow_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node tp_V_104)   --->   "%select_ln392_101 = select i1 %overflow_67, i16 32767, i16 32768"   --->   Operation 2931 'select' 'select_ln392_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2932 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_34 = or i1 %overflow_67, i1 %underflow_34"   --->   Operation 2932 'or' 'or_ln392_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2933 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_104 = select i1 %or_ln392_34, i16 %select_ln392_101, i16 %tp_V_103"   --->   Operation 2933 'select' 'tp_V_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2934 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_299 = mul i32 %sext_ln1317_3, i32 %sext_ln198_35"   --->   Operation 2934 'mul' 'r_V_299' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2935 [1/1] (0.00ns)   --->   "%p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_299, i32 31"   --->   Operation 2935 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2936 [1/1] (0.00ns)   --->   "%tp_V_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_299, i32 10, i32 25"   --->   Operation 2936 'partselect' 'tp_V_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2937 [1/1] (0.00ns)   --->   "%p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_299, i32 25"   --->   Operation 2937 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_299, i32 9"   --->   Operation 2938 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln423_35 = zext i1 %tmp_330"   --->   Operation 2939 'zext' 'zext_ln423_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2940 [1/1] (0.85ns)   --->   "%tp_V_106 = add i16 %zext_ln423_35, i16 %tp_V_105"   --->   Operation 2940 'add' 'tp_V_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2941 [1/1] (0.00ns)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_106, i32 15"   --->   Operation 2941 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2942 [1/1] (0.28ns)   --->   "%xor_ln942_70 = xor i1 %p_Result_184, i1 1"   --->   Operation 2942 'xor' 'xor_ln942_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2943 [1/1] (0.28ns)   --->   "%carry_71 = and i1 %p_Result_183, i1 %xor_ln942_70"   --->   Operation 2943 'and' 'carry_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2944 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_299, i32 27, i32 31"   --->   Operation 2944 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2945 [1/1] (0.75ns)   --->   "%Range2_all_ones_35 = icmp_eq  i5 %tmp_119, i5 31"   --->   Operation 2945 'icmp' 'Range2_all_ones_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_299, i32 26, i32 31"   --->   Operation 2946 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2947 [1/1] (0.78ns)   --->   "%Range1_all_ones_69 = icmp_eq  i6 %tmp_121, i6 63"   --->   Operation 2947 'icmp' 'Range1_all_ones_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2948 [1/1] (0.78ns)   --->   "%Range1_all_zeros_35 = icmp_eq  i6 %tmp_121, i6 0"   --->   Operation 2948 'icmp' 'Range1_all_zeros_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%deleted_zeros_35 = select i1 %carry_71, i1 %Range1_all_ones_69, i1 %Range1_all_zeros_35"   --->   Operation 2949 'select' 'deleted_zeros_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_299, i32 26"   --->   Operation 2950 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%xor_ln936_35 = xor i1 %tmp_332, i1 1"   --->   Operation 2951 'xor' 'xor_ln936_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%and_ln936_35 = and i1 %Range2_all_ones_35, i1 %xor_ln936_35"   --->   Operation 2952 'and' 'and_ln936_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%deleted_ones_69 = select i1 %carry_71, i1 %and_ln936_35, i1 %Range1_all_ones_69"   --->   Operation 2953 'select' 'deleted_ones_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_35)   --->   "%and_ln937_35 = and i1 %carry_71, i1 %Range1_all_ones_69"   --->   Operation 2954 'and' 'and_ln937_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%xor_ln941_104 = xor i1 %deleted_zeros_35, i1 1"   --->   Operation 2955 'xor' 'xor_ln941_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%or_ln941_35 = or i1 %p_Result_184, i1 %xor_ln941_104"   --->   Operation 2956 'or' 'or_ln941_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%xor_ln941_105 = xor i1 %p_Result_182, i1 1"   --->   Operation 2957 'xor' 'xor_ln941_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2958 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_69 = and i1 %or_ln941_35, i1 %xor_ln941_105"   --->   Operation 2958 'and' 'overflow_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_35)   --->   "%xor_ln942_71 = xor i1 %deleted_ones_69, i1 1"   --->   Operation 2959 'xor' 'xor_ln942_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2960 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_35 = or i1 %xor_ln942_70, i1 %xor_ln942_71"   --->   Operation 2960 'or' 'or_ln942_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_35)   --->   "%xor_ln942_547 = xor i1 %and_ln937_35, i1 %or_ln942_35"   --->   Operation 2961 'xor' 'xor_ln942_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_35)   --->   "%underflow_35 = and i1 %xor_ln942_547, i1 %p_Result_182"   --->   Operation 2962 'and' 'underflow_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node tp_V_107)   --->   "%select_ln392_104 = select i1 %overflow_69, i16 32767, i16 32768"   --->   Operation 2963 'select' 'select_ln392_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2964 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_35 = or i1 %overflow_69, i1 %underflow_35"   --->   Operation 2964 'or' 'or_ln392_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2965 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_107 = select i1 %or_ln392_35, i16 %select_ln392_104, i16 %tp_V_106"   --->   Operation 2965 'select' 'tp_V_107' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2966 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_300 = mul i32 %sext_ln1317, i32 %sext_ln198_36"   --->   Operation 2966 'mul' 'r_V_300' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2967 [1/1] (0.00ns)   --->   "%p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_300, i32 31"   --->   Operation 2967 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2968 [1/1] (0.00ns)   --->   "%tp_V_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_300, i32 10, i32 25"   --->   Operation 2968 'partselect' 'tp_V_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2969 [1/1] (0.00ns)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_300, i32 25"   --->   Operation 2969 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_300, i32 9"   --->   Operation 2970 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln423_36 = zext i1 %tmp_339"   --->   Operation 2971 'zext' 'zext_ln423_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2972 [1/1] (0.85ns)   --->   "%tp_V_109 = add i16 %zext_ln423_36, i16 %tp_V_108"   --->   Operation 2972 'add' 'tp_V_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2973 [1/1] (0.00ns)   --->   "%p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_109, i32 15"   --->   Operation 2973 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2974 [1/1] (0.28ns)   --->   "%xor_ln942_72 = xor i1 %p_Result_191, i1 1"   --->   Operation 2974 'xor' 'xor_ln942_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2975 [1/1] (0.28ns)   --->   "%carry_73 = and i1 %p_Result_190, i1 %xor_ln942_72"   --->   Operation 2975 'and' 'carry_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2976 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_300, i32 27, i32 31"   --->   Operation 2976 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2977 [1/1] (0.75ns)   --->   "%Range2_all_ones_36 = icmp_eq  i5 %tmp_123, i5 31"   --->   Operation 2977 'icmp' 'Range2_all_ones_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2978 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_300, i32 26, i32 31"   --->   Operation 2978 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2979 [1/1] (0.78ns)   --->   "%Range1_all_ones_72 = icmp_eq  i6 %tmp_124, i6 63"   --->   Operation 2979 'icmp' 'Range1_all_ones_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2980 [1/1] (0.78ns)   --->   "%Range1_all_zeros_36 = icmp_eq  i6 %tmp_124, i6 0"   --->   Operation 2980 'icmp' 'Range1_all_zeros_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%deleted_zeros_36 = select i1 %carry_73, i1 %Range1_all_ones_72, i1 %Range1_all_zeros_36"   --->   Operation 2981 'select' 'deleted_zeros_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_300, i32 26"   --->   Operation 2982 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%xor_ln936_36 = xor i1 %tmp_341, i1 1"   --->   Operation 2983 'xor' 'xor_ln936_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%and_ln936_36 = and i1 %Range2_all_ones_36, i1 %xor_ln936_36"   --->   Operation 2984 'and' 'and_ln936_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%deleted_ones_72 = select i1 %carry_73, i1 %and_ln936_36, i1 %Range1_all_ones_72"   --->   Operation 2985 'select' 'deleted_ones_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_36)   --->   "%and_ln937_36 = and i1 %carry_73, i1 %Range1_all_ones_72"   --->   Operation 2986 'and' 'and_ln937_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%xor_ln941_108 = xor i1 %deleted_zeros_36, i1 1"   --->   Operation 2987 'xor' 'xor_ln941_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%or_ln941_36 = or i1 %p_Result_191, i1 %xor_ln941_108"   --->   Operation 2988 'or' 'or_ln941_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%xor_ln941_109 = xor i1 %p_Result_189, i1 1"   --->   Operation 2989 'xor' 'xor_ln941_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2990 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_72 = and i1 %or_ln941_36, i1 %xor_ln941_109"   --->   Operation 2990 'and' 'overflow_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_36)   --->   "%xor_ln942_73 = xor i1 %deleted_ones_72, i1 1"   --->   Operation 2991 'xor' 'xor_ln942_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2992 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_36 = or i1 %xor_ln942_72, i1 %xor_ln942_73"   --->   Operation 2992 'or' 'or_ln942_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_36)   --->   "%xor_ln942_548 = xor i1 %and_ln937_36, i1 %or_ln942_36"   --->   Operation 2993 'xor' 'xor_ln942_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_36)   --->   "%underflow_36 = and i1 %xor_ln942_548, i1 %p_Result_189"   --->   Operation 2994 'and' 'underflow_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node tp_V_110)   --->   "%select_ln392_108 = select i1 %overflow_72, i16 32767, i16 32768"   --->   Operation 2995 'select' 'select_ln392_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2996 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_36 = or i1 %overflow_72, i1 %underflow_36"   --->   Operation 2996 'or' 'or_ln392_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2997 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_110 = select i1 %or_ln392_36, i16 %select_ln392_108, i16 %tp_V_109"   --->   Operation 2997 'select' 'tp_V_110' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2998 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_301 = mul i32 %sext_ln1317_1, i32 %sext_ln198_37"   --->   Operation 2998 'mul' 'r_V_301' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2999 [1/1] (0.00ns)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_301, i32 31"   --->   Operation 2999 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3000 [1/1] (0.00ns)   --->   "%tp_V_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_301, i32 10, i32 25"   --->   Operation 3000 'partselect' 'tp_V_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3001 [1/1] (0.00ns)   --->   "%p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_301, i32 25"   --->   Operation 3001 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3002 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_301, i32 9"   --->   Operation 3002 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln423_37 = zext i1 %tmp_344"   --->   Operation 3003 'zext' 'zext_ln423_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3004 [1/1] (0.85ns)   --->   "%tp_V_112 = add i16 %zext_ln423_37, i16 %tp_V_111"   --->   Operation 3004 'add' 'tp_V_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3005 [1/1] (0.00ns)   --->   "%p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_112, i32 15"   --->   Operation 3005 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3006 [1/1] (0.28ns)   --->   "%xor_ln942_74 = xor i1 %p_Result_194, i1 1"   --->   Operation 3006 'xor' 'xor_ln942_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3007 [1/1] (0.28ns)   --->   "%carry_75 = and i1 %p_Result_193, i1 %xor_ln942_74"   --->   Operation 3007 'and' 'carry_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3008 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_301, i32 27, i32 31"   --->   Operation 3008 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3009 [1/1] (0.75ns)   --->   "%Range2_all_ones_37 = icmp_eq  i5 %tmp_125, i5 31"   --->   Operation 3009 'icmp' 'Range2_all_ones_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3010 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_301, i32 26, i32 31"   --->   Operation 3010 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3011 [1/1] (0.78ns)   --->   "%Range1_all_ones_73 = icmp_eq  i6 %tmp_126, i6 63"   --->   Operation 3011 'icmp' 'Range1_all_ones_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3012 [1/1] (0.78ns)   --->   "%Range1_all_zeros_37 = icmp_eq  i6 %tmp_126, i6 0"   --->   Operation 3012 'icmp' 'Range1_all_zeros_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%deleted_zeros_37 = select i1 %carry_75, i1 %Range1_all_ones_73, i1 %Range1_all_zeros_37"   --->   Operation 3013 'select' 'deleted_zeros_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_301, i32 26"   --->   Operation 3014 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%xor_ln936_37 = xor i1 %tmp_346, i1 1"   --->   Operation 3015 'xor' 'xor_ln936_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%and_ln936_37 = and i1 %Range2_all_ones_37, i1 %xor_ln936_37"   --->   Operation 3016 'and' 'and_ln936_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%deleted_ones_73 = select i1 %carry_75, i1 %and_ln936_37, i1 %Range1_all_ones_73"   --->   Operation 3017 'select' 'deleted_ones_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_37)   --->   "%and_ln937_37 = and i1 %carry_75, i1 %Range1_all_ones_73"   --->   Operation 3018 'and' 'and_ln937_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%xor_ln941_110 = xor i1 %deleted_zeros_37, i1 1"   --->   Operation 3019 'xor' 'xor_ln941_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%or_ln941_37 = or i1 %p_Result_194, i1 %xor_ln941_110"   --->   Operation 3020 'or' 'or_ln941_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%xor_ln941_111 = xor i1 %p_Result_192, i1 1"   --->   Operation 3021 'xor' 'xor_ln941_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3022 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_73 = and i1 %or_ln941_37, i1 %xor_ln941_111"   --->   Operation 3022 'and' 'overflow_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_37)   --->   "%xor_ln942_75 = xor i1 %deleted_ones_73, i1 1"   --->   Operation 3023 'xor' 'xor_ln942_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3024 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_37 = or i1 %xor_ln942_74, i1 %xor_ln942_75"   --->   Operation 3024 'or' 'or_ln942_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_37)   --->   "%xor_ln942_549 = xor i1 %and_ln937_37, i1 %or_ln942_37"   --->   Operation 3025 'xor' 'xor_ln942_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_37)   --->   "%underflow_37 = and i1 %xor_ln942_549, i1 %p_Result_192"   --->   Operation 3026 'and' 'underflow_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node tp_V_113)   --->   "%select_ln392_110 = select i1 %overflow_73, i16 32767, i16 32768"   --->   Operation 3027 'select' 'select_ln392_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3028 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_37 = or i1 %overflow_73, i1 %underflow_37"   --->   Operation 3028 'or' 'or_ln392_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3029 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_113 = select i1 %or_ln392_37, i16 %select_ln392_110, i16 %tp_V_112"   --->   Operation 3029 'select' 'tp_V_113' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3030 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_302 = mul i32 %sext_ln1317_2, i32 %sext_ln198_38"   --->   Operation 3030 'mul' 'r_V_302' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3031 [1/1] (0.00ns)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_302, i32 31"   --->   Operation 3031 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3032 [1/1] (0.00ns)   --->   "%tp_V_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_302, i32 10, i32 25"   --->   Operation 3032 'partselect' 'tp_V_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3033 [1/1] (0.00ns)   --->   "%p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_302, i32 25"   --->   Operation 3033 'bitselect' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_302, i32 9"   --->   Operation 3034 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln423_38 = zext i1 %tmp_351"   --->   Operation 3035 'zext' 'zext_ln423_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3036 [1/1] (0.85ns)   --->   "%tp_V_115 = add i16 %zext_ln423_38, i16 %tp_V_114"   --->   Operation 3036 'add' 'tp_V_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3037 [1/1] (0.00ns)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_115, i32 15"   --->   Operation 3037 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3038 [1/1] (0.28ns)   --->   "%xor_ln942_76 = xor i1 %p_Result_199, i1 1"   --->   Operation 3038 'xor' 'xor_ln942_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3039 [1/1] (0.28ns)   --->   "%carry_77 = and i1 %p_Result_198, i1 %xor_ln942_76"   --->   Operation 3039 'and' 'carry_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_302, i32 27, i32 31"   --->   Operation 3040 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3041 [1/1] (0.75ns)   --->   "%Range2_all_ones_38 = icmp_eq  i5 %tmp_128, i5 31"   --->   Operation 3041 'icmp' 'Range2_all_ones_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3042 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_302, i32 26, i32 31"   --->   Operation 3042 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3043 [1/1] (0.78ns)   --->   "%Range1_all_ones_75 = icmp_eq  i6 %tmp_130, i6 63"   --->   Operation 3043 'icmp' 'Range1_all_ones_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3044 [1/1] (0.78ns)   --->   "%Range1_all_zeros_38 = icmp_eq  i6 %tmp_130, i6 0"   --->   Operation 3044 'icmp' 'Range1_all_zeros_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%deleted_zeros_38 = select i1 %carry_77, i1 %Range1_all_ones_75, i1 %Range1_all_zeros_38"   --->   Operation 3045 'select' 'deleted_zeros_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_302, i32 26"   --->   Operation 3046 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%xor_ln936_38 = xor i1 %tmp_353, i1 1"   --->   Operation 3047 'xor' 'xor_ln936_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%and_ln936_38 = and i1 %Range2_all_ones_38, i1 %xor_ln936_38"   --->   Operation 3048 'and' 'and_ln936_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%deleted_ones_75 = select i1 %carry_77, i1 %and_ln936_38, i1 %Range1_all_ones_75"   --->   Operation 3049 'select' 'deleted_ones_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_38)   --->   "%and_ln937_38 = and i1 %carry_77, i1 %Range1_all_ones_75"   --->   Operation 3050 'and' 'and_ln937_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%xor_ln941_113 = xor i1 %deleted_zeros_38, i1 1"   --->   Operation 3051 'xor' 'xor_ln941_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%or_ln941_38 = or i1 %p_Result_199, i1 %xor_ln941_113"   --->   Operation 3052 'or' 'or_ln941_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%xor_ln941_114 = xor i1 %p_Result_197, i1 1"   --->   Operation 3053 'xor' 'xor_ln941_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3054 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_75 = and i1 %or_ln941_38, i1 %xor_ln941_114"   --->   Operation 3054 'and' 'overflow_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_38)   --->   "%xor_ln942_77 = xor i1 %deleted_ones_75, i1 1"   --->   Operation 3055 'xor' 'xor_ln942_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3056 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_38 = or i1 %xor_ln942_76, i1 %xor_ln942_77"   --->   Operation 3056 'or' 'or_ln942_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_38)   --->   "%xor_ln942_550 = xor i1 %and_ln937_38, i1 %or_ln942_38"   --->   Operation 3057 'xor' 'xor_ln942_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_38)   --->   "%underflow_38 = and i1 %xor_ln942_550, i1 %p_Result_197"   --->   Operation 3058 'and' 'underflow_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node tp_V_116)   --->   "%select_ln392_113 = select i1 %overflow_75, i16 32767, i16 32768"   --->   Operation 3059 'select' 'select_ln392_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3060 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_38 = or i1 %overflow_75, i1 %underflow_38"   --->   Operation 3060 'or' 'or_ln392_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3061 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_116 = select i1 %or_ln392_38, i16 %select_ln392_113, i16 %tp_V_115"   --->   Operation 3061 'select' 'tp_V_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3062 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_303 = mul i32 %sext_ln1317_3, i32 %sext_ln198_39"   --->   Operation 3062 'mul' 'r_V_303' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3063 [1/1] (0.00ns)   --->   "%p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_303, i32 31"   --->   Operation 3063 'bitselect' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3064 [1/1] (0.00ns)   --->   "%tp_V_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_303, i32 10, i32 25"   --->   Operation 3064 'partselect' 'tp_V_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3065 [1/1] (0.00ns)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_303, i32 25"   --->   Operation 3065 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_303, i32 9"   --->   Operation 3066 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln423_39 = zext i1 %tmp_358"   --->   Operation 3067 'zext' 'zext_ln423_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3068 [1/1] (0.85ns)   --->   "%tp_V_118 = add i16 %zext_ln423_39, i16 %tp_V_117"   --->   Operation 3068 'add' 'tp_V_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3069 [1/1] (0.00ns)   --->   "%p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_118, i32 15"   --->   Operation 3069 'bitselect' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3070 [1/1] (0.28ns)   --->   "%xor_ln942_78 = xor i1 %p_Result_204, i1 1"   --->   Operation 3070 'xor' 'xor_ln942_78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3071 [1/1] (0.28ns)   --->   "%carry_79 = and i1 %p_Result_203, i1 %xor_ln942_78"   --->   Operation 3071 'and' 'carry_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_303, i32 27, i32 31"   --->   Operation 3072 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3073 [1/1] (0.75ns)   --->   "%Range2_all_ones_39 = icmp_eq  i5 %tmp_131, i5 31"   --->   Operation 3073 'icmp' 'Range2_all_ones_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_303, i32 26, i32 31"   --->   Operation 3074 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3075 [1/1] (0.78ns)   --->   "%Range1_all_ones_77 = icmp_eq  i6 %tmp_132, i6 63"   --->   Operation 3075 'icmp' 'Range1_all_ones_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3076 [1/1] (0.78ns)   --->   "%Range1_all_zeros_39 = icmp_eq  i6 %tmp_132, i6 0"   --->   Operation 3076 'icmp' 'Range1_all_zeros_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%deleted_zeros_39 = select i1 %carry_79, i1 %Range1_all_ones_77, i1 %Range1_all_zeros_39"   --->   Operation 3077 'select' 'deleted_zeros_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_303, i32 26"   --->   Operation 3078 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%xor_ln936_39 = xor i1 %tmp_360, i1 1"   --->   Operation 3079 'xor' 'xor_ln936_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%and_ln936_39 = and i1 %Range2_all_ones_39, i1 %xor_ln936_39"   --->   Operation 3080 'and' 'and_ln936_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%deleted_ones_77 = select i1 %carry_79, i1 %and_ln936_39, i1 %Range1_all_ones_77"   --->   Operation 3081 'select' 'deleted_ones_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_39)   --->   "%and_ln937_39 = and i1 %carry_79, i1 %Range1_all_ones_77"   --->   Operation 3082 'and' 'and_ln937_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%xor_ln941_116 = xor i1 %deleted_zeros_39, i1 1"   --->   Operation 3083 'xor' 'xor_ln941_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%or_ln941_39 = or i1 %p_Result_204, i1 %xor_ln941_116"   --->   Operation 3084 'or' 'or_ln941_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%xor_ln941_117 = xor i1 %p_Result_202, i1 1"   --->   Operation 3085 'xor' 'xor_ln941_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3086 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_77 = and i1 %or_ln941_39, i1 %xor_ln941_117"   --->   Operation 3086 'and' 'overflow_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_39)   --->   "%xor_ln942_79 = xor i1 %deleted_ones_77, i1 1"   --->   Operation 3087 'xor' 'xor_ln942_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3088 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_39 = or i1 %xor_ln942_78, i1 %xor_ln942_79"   --->   Operation 3088 'or' 'or_ln942_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_39)   --->   "%xor_ln942_551 = xor i1 %and_ln937_39, i1 %or_ln942_39"   --->   Operation 3089 'xor' 'xor_ln942_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_39)   --->   "%underflow_39 = and i1 %xor_ln942_551, i1 %p_Result_202"   --->   Operation 3090 'and' 'underflow_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node tp_V_119)   --->   "%select_ln392_116 = select i1 %overflow_77, i16 32767, i16 32768"   --->   Operation 3091 'select' 'select_ln392_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3092 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_39 = or i1 %overflow_77, i1 %underflow_39"   --->   Operation 3092 'or' 'or_ln392_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3093 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_119 = select i1 %or_ln392_39, i16 %select_ln392_116, i16 %tp_V_118"   --->   Operation 3093 'select' 'tp_V_119' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3094 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_304 = mul i32 %sext_ln1317, i32 %sext_ln198_40"   --->   Operation 3094 'mul' 'r_V_304' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3095 [1/1] (0.00ns)   --->   "%p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_304, i32 31"   --->   Operation 3095 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3096 [1/1] (0.00ns)   --->   "%tp_V_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_304, i32 10, i32 25"   --->   Operation 3096 'partselect' 'tp_V_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3097 [1/1] (0.00ns)   --->   "%p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_304, i32 25"   --->   Operation 3097 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3098 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_304, i32 9"   --->   Operation 3098 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln423_40 = zext i1 %tmp_367"   --->   Operation 3099 'zext' 'zext_ln423_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3100 [1/1] (0.85ns)   --->   "%tp_V_121 = add i16 %zext_ln423_40, i16 %tp_V_120"   --->   Operation 3100 'add' 'tp_V_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3101 [1/1] (0.00ns)   --->   "%p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_121, i32 15"   --->   Operation 3101 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3102 [1/1] (0.28ns)   --->   "%xor_ln942_80 = xor i1 %p_Result_211, i1 1"   --->   Operation 3102 'xor' 'xor_ln942_80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3103 [1/1] (0.28ns)   --->   "%carry_81 = and i1 %p_Result_210, i1 %xor_ln942_80"   --->   Operation 3103 'and' 'carry_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3104 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_304, i32 27, i32 31"   --->   Operation 3104 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3105 [1/1] (0.75ns)   --->   "%Range2_all_ones_40 = icmp_eq  i5 %tmp_133, i5 31"   --->   Operation 3105 'icmp' 'Range2_all_ones_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_304, i32 26, i32 31"   --->   Operation 3106 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3107 [1/1] (0.78ns)   --->   "%Range1_all_ones_80 = icmp_eq  i6 %tmp_135, i6 63"   --->   Operation 3107 'icmp' 'Range1_all_ones_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3108 [1/1] (0.78ns)   --->   "%Range1_all_zeros_40 = icmp_eq  i6 %tmp_135, i6 0"   --->   Operation 3108 'icmp' 'Range1_all_zeros_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%deleted_zeros_40 = select i1 %carry_81, i1 %Range1_all_ones_80, i1 %Range1_all_zeros_40"   --->   Operation 3109 'select' 'deleted_zeros_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_304, i32 26"   --->   Operation 3110 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%xor_ln936_40 = xor i1 %tmp_369, i1 1"   --->   Operation 3111 'xor' 'xor_ln936_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%and_ln936_40 = and i1 %Range2_all_ones_40, i1 %xor_ln936_40"   --->   Operation 3112 'and' 'and_ln936_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%deleted_ones_80 = select i1 %carry_81, i1 %and_ln936_40, i1 %Range1_all_ones_80"   --->   Operation 3113 'select' 'deleted_ones_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_40)   --->   "%and_ln937_40 = and i1 %carry_81, i1 %Range1_all_ones_80"   --->   Operation 3114 'and' 'and_ln937_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%xor_ln941_120 = xor i1 %deleted_zeros_40, i1 1"   --->   Operation 3115 'xor' 'xor_ln941_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%or_ln941_40 = or i1 %p_Result_211, i1 %xor_ln941_120"   --->   Operation 3116 'or' 'or_ln941_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%xor_ln941_121 = xor i1 %p_Result_209, i1 1"   --->   Operation 3117 'xor' 'xor_ln941_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3118 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_80 = and i1 %or_ln941_40, i1 %xor_ln941_121"   --->   Operation 3118 'and' 'overflow_80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_40)   --->   "%xor_ln942_81 = xor i1 %deleted_ones_80, i1 1"   --->   Operation 3119 'xor' 'xor_ln942_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3120 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_40 = or i1 %xor_ln942_80, i1 %xor_ln942_81"   --->   Operation 3120 'or' 'or_ln942_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_40)   --->   "%xor_ln942_552 = xor i1 %and_ln937_40, i1 %or_ln942_40"   --->   Operation 3121 'xor' 'xor_ln942_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_40)   --->   "%underflow_40 = and i1 %xor_ln942_552, i1 %p_Result_209"   --->   Operation 3122 'and' 'underflow_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node tp_V_122)   --->   "%select_ln392_120 = select i1 %overflow_80, i16 32767, i16 32768"   --->   Operation 3123 'select' 'select_ln392_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3124 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_40 = or i1 %overflow_80, i1 %underflow_40"   --->   Operation 3124 'or' 'or_ln392_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3125 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_122 = select i1 %or_ln392_40, i16 %select_ln392_120, i16 %tp_V_121"   --->   Operation 3125 'select' 'tp_V_122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3126 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_305 = mul i32 %sext_ln1317_1, i32 %sext_ln198_41"   --->   Operation 3126 'mul' 'r_V_305' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3127 [1/1] (0.00ns)   --->   "%p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_305, i32 31"   --->   Operation 3127 'bitselect' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3128 [1/1] (0.00ns)   --->   "%tp_V_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_305, i32 10, i32 25"   --->   Operation 3128 'partselect' 'tp_V_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3129 [1/1] (0.00ns)   --->   "%p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_305, i32 25"   --->   Operation 3129 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_305, i32 9"   --->   Operation 3130 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3131 [1/1] (0.00ns)   --->   "%zext_ln423_41 = zext i1 %tmp_372"   --->   Operation 3131 'zext' 'zext_ln423_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3132 [1/1] (0.85ns)   --->   "%tp_V_124 = add i16 %zext_ln423_41, i16 %tp_V_123"   --->   Operation 3132 'add' 'tp_V_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3133 [1/1] (0.00ns)   --->   "%p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_124, i32 15"   --->   Operation 3133 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3134 [1/1] (0.28ns)   --->   "%xor_ln942_82 = xor i1 %p_Result_214, i1 1"   --->   Operation 3134 'xor' 'xor_ln942_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3135 [1/1] (0.28ns)   --->   "%carry_83 = and i1 %p_Result_213, i1 %xor_ln942_82"   --->   Operation 3135 'and' 'carry_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_305, i32 27, i32 31"   --->   Operation 3136 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3137 [1/1] (0.75ns)   --->   "%Range2_all_ones_41 = icmp_eq  i5 %tmp_137, i5 31"   --->   Operation 3137 'icmp' 'Range2_all_ones_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_305, i32 26, i32 31"   --->   Operation 3138 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3139 [1/1] (0.78ns)   --->   "%Range1_all_ones_81 = icmp_eq  i6 %tmp_138, i6 63"   --->   Operation 3139 'icmp' 'Range1_all_ones_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3140 [1/1] (0.78ns)   --->   "%Range1_all_zeros_41 = icmp_eq  i6 %tmp_138, i6 0"   --->   Operation 3140 'icmp' 'Range1_all_zeros_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%deleted_zeros_41 = select i1 %carry_83, i1 %Range1_all_ones_81, i1 %Range1_all_zeros_41"   --->   Operation 3141 'select' 'deleted_zeros_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_305, i32 26"   --->   Operation 3142 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%xor_ln936_41 = xor i1 %tmp_374, i1 1"   --->   Operation 3143 'xor' 'xor_ln936_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%and_ln936_41 = and i1 %Range2_all_ones_41, i1 %xor_ln936_41"   --->   Operation 3144 'and' 'and_ln936_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%deleted_ones_81 = select i1 %carry_83, i1 %and_ln936_41, i1 %Range1_all_ones_81"   --->   Operation 3145 'select' 'deleted_ones_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_41)   --->   "%and_ln937_41 = and i1 %carry_83, i1 %Range1_all_ones_81"   --->   Operation 3146 'and' 'and_ln937_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%xor_ln941_122 = xor i1 %deleted_zeros_41, i1 1"   --->   Operation 3147 'xor' 'xor_ln941_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%or_ln941_41 = or i1 %p_Result_214, i1 %xor_ln941_122"   --->   Operation 3148 'or' 'or_ln941_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%xor_ln941_123 = xor i1 %p_Result_212, i1 1"   --->   Operation 3149 'xor' 'xor_ln941_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3150 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_81 = and i1 %or_ln941_41, i1 %xor_ln941_123"   --->   Operation 3150 'and' 'overflow_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_41)   --->   "%xor_ln942_83 = xor i1 %deleted_ones_81, i1 1"   --->   Operation 3151 'xor' 'xor_ln942_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3152 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_41 = or i1 %xor_ln942_82, i1 %xor_ln942_83"   --->   Operation 3152 'or' 'or_ln942_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_41)   --->   "%xor_ln942_553 = xor i1 %and_ln937_41, i1 %or_ln942_41"   --->   Operation 3153 'xor' 'xor_ln942_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_41)   --->   "%underflow_41 = and i1 %xor_ln942_553, i1 %p_Result_212"   --->   Operation 3154 'and' 'underflow_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node tp_V_125)   --->   "%select_ln392_122 = select i1 %overflow_81, i16 32767, i16 32768"   --->   Operation 3155 'select' 'select_ln392_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3156 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_41 = or i1 %overflow_81, i1 %underflow_41"   --->   Operation 3156 'or' 'or_ln392_41' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3157 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_125 = select i1 %or_ln392_41, i16 %select_ln392_122, i16 %tp_V_124"   --->   Operation 3157 'select' 'tp_V_125' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3158 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_306 = mul i32 %sext_ln1317_2, i32 %sext_ln198_42"   --->   Operation 3158 'mul' 'r_V_306' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3159 [1/1] (0.00ns)   --->   "%p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_306, i32 31"   --->   Operation 3159 'bitselect' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3160 [1/1] (0.00ns)   --->   "%tp_V_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_306, i32 10, i32 25"   --->   Operation 3160 'partselect' 'tp_V_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3161 [1/1] (0.00ns)   --->   "%p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_306, i32 25"   --->   Operation 3161 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_306, i32 9"   --->   Operation 3162 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln423_42 = zext i1 %tmp_379"   --->   Operation 3163 'zext' 'zext_ln423_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3164 [1/1] (0.85ns)   --->   "%tp_V_127 = add i16 %zext_ln423_42, i16 %tp_V_126"   --->   Operation 3164 'add' 'tp_V_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3165 [1/1] (0.00ns)   --->   "%p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_127, i32 15"   --->   Operation 3165 'bitselect' 'p_Result_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3166 [1/1] (0.28ns)   --->   "%xor_ln942_84 = xor i1 %p_Result_219, i1 1"   --->   Operation 3166 'xor' 'xor_ln942_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3167 [1/1] (0.28ns)   --->   "%carry_85 = and i1 %p_Result_218, i1 %xor_ln942_84"   --->   Operation 3167 'and' 'carry_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_306, i32 27, i32 31"   --->   Operation 3168 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3169 [1/1] (0.75ns)   --->   "%Range2_all_ones_42 = icmp_eq  i5 %tmp_139, i5 31"   --->   Operation 3169 'icmp' 'Range2_all_ones_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_306, i32 26, i32 31"   --->   Operation 3170 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3171 [1/1] (0.78ns)   --->   "%Range1_all_ones_83 = icmp_eq  i6 %tmp_140, i6 63"   --->   Operation 3171 'icmp' 'Range1_all_ones_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3172 [1/1] (0.78ns)   --->   "%Range1_all_zeros_42 = icmp_eq  i6 %tmp_140, i6 0"   --->   Operation 3172 'icmp' 'Range1_all_zeros_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%deleted_zeros_42 = select i1 %carry_85, i1 %Range1_all_ones_83, i1 %Range1_all_zeros_42"   --->   Operation 3173 'select' 'deleted_zeros_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_306, i32 26"   --->   Operation 3174 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%xor_ln936_42 = xor i1 %tmp_381, i1 1"   --->   Operation 3175 'xor' 'xor_ln936_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%and_ln936_42 = and i1 %Range2_all_ones_42, i1 %xor_ln936_42"   --->   Operation 3176 'and' 'and_ln936_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%deleted_ones_83 = select i1 %carry_85, i1 %and_ln936_42, i1 %Range1_all_ones_83"   --->   Operation 3177 'select' 'deleted_ones_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_42)   --->   "%and_ln937_42 = and i1 %carry_85, i1 %Range1_all_ones_83"   --->   Operation 3178 'and' 'and_ln937_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%xor_ln941_125 = xor i1 %deleted_zeros_42, i1 1"   --->   Operation 3179 'xor' 'xor_ln941_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%or_ln941_42 = or i1 %p_Result_219, i1 %xor_ln941_125"   --->   Operation 3180 'or' 'or_ln941_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%xor_ln941_126 = xor i1 %p_Result_217, i1 1"   --->   Operation 3181 'xor' 'xor_ln941_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3182 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_83 = and i1 %or_ln941_42, i1 %xor_ln941_126"   --->   Operation 3182 'and' 'overflow_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_42)   --->   "%xor_ln942_85 = xor i1 %deleted_ones_83, i1 1"   --->   Operation 3183 'xor' 'xor_ln942_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3184 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_42 = or i1 %xor_ln942_84, i1 %xor_ln942_85"   --->   Operation 3184 'or' 'or_ln942_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_42)   --->   "%xor_ln942_554 = xor i1 %and_ln937_42, i1 %or_ln942_42"   --->   Operation 3185 'xor' 'xor_ln942_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_42)   --->   "%underflow_42 = and i1 %xor_ln942_554, i1 %p_Result_217"   --->   Operation 3186 'and' 'underflow_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node tp_V_128)   --->   "%select_ln392_125 = select i1 %overflow_83, i16 32767, i16 32768"   --->   Operation 3187 'select' 'select_ln392_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3188 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_42 = or i1 %overflow_83, i1 %underflow_42"   --->   Operation 3188 'or' 'or_ln392_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3189 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_128 = select i1 %or_ln392_42, i16 %select_ln392_125, i16 %tp_V_127"   --->   Operation 3189 'select' 'tp_V_128' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3190 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_307 = mul i32 %sext_ln1317_3, i32 %sext_ln198_43"   --->   Operation 3190 'mul' 'r_V_307' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3191 [1/1] (0.00ns)   --->   "%p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_307, i32 31"   --->   Operation 3191 'bitselect' 'p_Result_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3192 [1/1] (0.00ns)   --->   "%tp_V_129 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_307, i32 10, i32 25"   --->   Operation 3192 'partselect' 'tp_V_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3193 [1/1] (0.00ns)   --->   "%p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_307, i32 25"   --->   Operation 3193 'bitselect' 'p_Result_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3194 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_307, i32 9"   --->   Operation 3194 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3195 [1/1] (0.00ns)   --->   "%zext_ln423_43 = zext i1 %tmp_386"   --->   Operation 3195 'zext' 'zext_ln423_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3196 [1/1] (0.85ns)   --->   "%tp_V_130 = add i16 %zext_ln423_43, i16 %tp_V_129"   --->   Operation 3196 'add' 'tp_V_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3197 [1/1] (0.00ns)   --->   "%p_Result_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_130, i32 15"   --->   Operation 3197 'bitselect' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3198 [1/1] (0.28ns)   --->   "%xor_ln942_86 = xor i1 %p_Result_224, i1 1"   --->   Operation 3198 'xor' 'xor_ln942_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3199 [1/1] (0.28ns)   --->   "%carry_87 = and i1 %p_Result_223, i1 %xor_ln942_86"   --->   Operation 3199 'and' 'carry_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_307, i32 27, i32 31"   --->   Operation 3200 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3201 [1/1] (0.75ns)   --->   "%Range2_all_ones_43 = icmp_eq  i5 %tmp_141, i5 31"   --->   Operation 3201 'icmp' 'Range2_all_ones_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_307, i32 26, i32 31"   --->   Operation 3202 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3203 [1/1] (0.78ns)   --->   "%Range1_all_ones_85 = icmp_eq  i6 %tmp_142, i6 63"   --->   Operation 3203 'icmp' 'Range1_all_ones_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3204 [1/1] (0.78ns)   --->   "%Range1_all_zeros_43 = icmp_eq  i6 %tmp_142, i6 0"   --->   Operation 3204 'icmp' 'Range1_all_zeros_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%deleted_zeros_43 = select i1 %carry_87, i1 %Range1_all_ones_85, i1 %Range1_all_zeros_43"   --->   Operation 3205 'select' 'deleted_zeros_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_307, i32 26"   --->   Operation 3206 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%xor_ln936_43 = xor i1 %tmp_388, i1 1"   --->   Operation 3207 'xor' 'xor_ln936_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%and_ln936_43 = and i1 %Range2_all_ones_43, i1 %xor_ln936_43"   --->   Operation 3208 'and' 'and_ln936_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%deleted_ones_85 = select i1 %carry_87, i1 %and_ln936_43, i1 %Range1_all_ones_85"   --->   Operation 3209 'select' 'deleted_ones_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_43)   --->   "%and_ln937_43 = and i1 %carry_87, i1 %Range1_all_ones_85"   --->   Operation 3210 'and' 'and_ln937_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%xor_ln941_128 = xor i1 %deleted_zeros_43, i1 1"   --->   Operation 3211 'xor' 'xor_ln941_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%or_ln941_43 = or i1 %p_Result_224, i1 %xor_ln941_128"   --->   Operation 3212 'or' 'or_ln941_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%xor_ln941_129 = xor i1 %p_Result_222, i1 1"   --->   Operation 3213 'xor' 'xor_ln941_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3214 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_85 = and i1 %or_ln941_43, i1 %xor_ln941_129"   --->   Operation 3214 'and' 'overflow_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_43)   --->   "%xor_ln942_87 = xor i1 %deleted_ones_85, i1 1"   --->   Operation 3215 'xor' 'xor_ln942_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3216 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_43 = or i1 %xor_ln942_86, i1 %xor_ln942_87"   --->   Operation 3216 'or' 'or_ln942_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_43)   --->   "%xor_ln942_555 = xor i1 %and_ln937_43, i1 %or_ln942_43"   --->   Operation 3217 'xor' 'xor_ln942_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_43)   --->   "%underflow_43 = and i1 %xor_ln942_555, i1 %p_Result_222"   --->   Operation 3218 'and' 'underflow_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node tp_V_131)   --->   "%select_ln392_128 = select i1 %overflow_85, i16 32767, i16 32768"   --->   Operation 3219 'select' 'select_ln392_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3220 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_43 = or i1 %overflow_85, i1 %underflow_43"   --->   Operation 3220 'or' 'or_ln392_43' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3221 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_131 = select i1 %or_ln392_43, i16 %select_ln392_128, i16 %tp_V_130"   --->   Operation 3221 'select' 'tp_V_131' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3222 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_308 = mul i32 %sext_ln1317, i32 %sext_ln198_44"   --->   Operation 3222 'mul' 'r_V_308' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3223 [1/1] (0.00ns)   --->   "%p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_308, i32 31"   --->   Operation 3223 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3224 [1/1] (0.00ns)   --->   "%tp_V_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_308, i32 10, i32 25"   --->   Operation 3224 'partselect' 'tp_V_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3225 [1/1] (0.00ns)   --->   "%p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_308, i32 25"   --->   Operation 3225 'bitselect' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3226 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_308, i32 9"   --->   Operation 3226 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln423_44 = zext i1 %tmp_396"   --->   Operation 3227 'zext' 'zext_ln423_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3228 [1/1] (0.85ns)   --->   "%tp_V_133 = add i16 %zext_ln423_44, i16 %tp_V_132"   --->   Operation 3228 'add' 'tp_V_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3229 [1/1] (0.00ns)   --->   "%p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_133, i32 15"   --->   Operation 3229 'bitselect' 'p_Result_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3230 [1/1] (0.28ns)   --->   "%xor_ln942_88 = xor i1 %p_Result_231, i1 1"   --->   Operation 3230 'xor' 'xor_ln942_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3231 [1/1] (0.28ns)   --->   "%carry_89 = and i1 %p_Result_230, i1 %xor_ln942_88"   --->   Operation 3231 'and' 'carry_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3232 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_308, i32 27, i32 31"   --->   Operation 3232 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3233 [1/1] (0.75ns)   --->   "%Range2_all_ones_44 = icmp_eq  i5 %tmp_144, i5 31"   --->   Operation 3233 'icmp' 'Range2_all_ones_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3234 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_308, i32 26, i32 31"   --->   Operation 3234 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3235 [1/1] (0.78ns)   --->   "%Range1_all_ones_88 = icmp_eq  i6 %tmp_146, i6 63"   --->   Operation 3235 'icmp' 'Range1_all_ones_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3236 [1/1] (0.78ns)   --->   "%Range1_all_zeros_44 = icmp_eq  i6 %tmp_146, i6 0"   --->   Operation 3236 'icmp' 'Range1_all_zeros_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%deleted_zeros_44 = select i1 %carry_89, i1 %Range1_all_ones_88, i1 %Range1_all_zeros_44"   --->   Operation 3237 'select' 'deleted_zeros_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_308, i32 26"   --->   Operation 3238 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%xor_ln936_44 = xor i1 %tmp_398, i1 1"   --->   Operation 3239 'xor' 'xor_ln936_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%and_ln936_44 = and i1 %Range2_all_ones_44, i1 %xor_ln936_44"   --->   Operation 3240 'and' 'and_ln936_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%deleted_ones_88 = select i1 %carry_89, i1 %and_ln936_44, i1 %Range1_all_ones_88"   --->   Operation 3241 'select' 'deleted_ones_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_44)   --->   "%and_ln937_44 = and i1 %carry_89, i1 %Range1_all_ones_88"   --->   Operation 3242 'and' 'and_ln937_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%xor_ln941_132 = xor i1 %deleted_zeros_44, i1 1"   --->   Operation 3243 'xor' 'xor_ln941_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%or_ln941_44 = or i1 %p_Result_231, i1 %xor_ln941_132"   --->   Operation 3244 'or' 'or_ln941_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%xor_ln941_133 = xor i1 %p_Result_229, i1 1"   --->   Operation 3245 'xor' 'xor_ln941_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3246 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_88 = and i1 %or_ln941_44, i1 %xor_ln941_133"   --->   Operation 3246 'and' 'overflow_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_44)   --->   "%xor_ln942_89 = xor i1 %deleted_ones_88, i1 1"   --->   Operation 3247 'xor' 'xor_ln942_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3248 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_44 = or i1 %xor_ln942_88, i1 %xor_ln942_89"   --->   Operation 3248 'or' 'or_ln942_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_44)   --->   "%xor_ln942_556 = xor i1 %and_ln937_44, i1 %or_ln942_44"   --->   Operation 3249 'xor' 'xor_ln942_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_44)   --->   "%underflow_44 = and i1 %xor_ln942_556, i1 %p_Result_229"   --->   Operation 3250 'and' 'underflow_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node tp_V_134)   --->   "%select_ln392_132 = select i1 %overflow_88, i16 32767, i16 32768"   --->   Operation 3251 'select' 'select_ln392_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3252 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_44 = or i1 %overflow_88, i1 %underflow_44"   --->   Operation 3252 'or' 'or_ln392_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3253 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_134 = select i1 %or_ln392_44, i16 %select_ln392_132, i16 %tp_V_133"   --->   Operation 3253 'select' 'tp_V_134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3254 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_309 = mul i32 %sext_ln1317_1, i32 %sext_ln198_45"   --->   Operation 3254 'mul' 'r_V_309' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3255 [1/1] (0.00ns)   --->   "%p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_309, i32 31"   --->   Operation 3255 'bitselect' 'p_Result_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3256 [1/1] (0.00ns)   --->   "%tp_V_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_309, i32 10, i32 25"   --->   Operation 3256 'partselect' 'tp_V_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3257 [1/1] (0.00ns)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_309, i32 25"   --->   Operation 3257 'bitselect' 'p_Result_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_309, i32 9"   --->   Operation 3258 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3259 [1/1] (0.00ns)   --->   "%zext_ln423_45 = zext i1 %tmp_402"   --->   Operation 3259 'zext' 'zext_ln423_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3260 [1/1] (0.85ns)   --->   "%tp_V_136 = add i16 %zext_ln423_45, i16 %tp_V_135"   --->   Operation 3260 'add' 'tp_V_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3261 [1/1] (0.00ns)   --->   "%p_Result_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_136, i32 15"   --->   Operation 3261 'bitselect' 'p_Result_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3262 [1/1] (0.28ns)   --->   "%xor_ln942_90 = xor i1 %p_Result_234, i1 1"   --->   Operation 3262 'xor' 'xor_ln942_90' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3263 [1/1] (0.28ns)   --->   "%carry_91 = and i1 %p_Result_233, i1 %xor_ln942_90"   --->   Operation 3263 'and' 'carry_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3264 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_309, i32 27, i32 31"   --->   Operation 3264 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3265 [1/1] (0.75ns)   --->   "%Range2_all_ones_45 = icmp_eq  i5 %tmp_147, i5 31"   --->   Operation 3265 'icmp' 'Range2_all_ones_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3266 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_309, i32 26, i32 31"   --->   Operation 3266 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3267 [1/1] (0.78ns)   --->   "%Range1_all_ones_89 = icmp_eq  i6 %tmp_149, i6 63"   --->   Operation 3267 'icmp' 'Range1_all_ones_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3268 [1/1] (0.78ns)   --->   "%Range1_all_zeros_45 = icmp_eq  i6 %tmp_149, i6 0"   --->   Operation 3268 'icmp' 'Range1_all_zeros_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%deleted_zeros_45 = select i1 %carry_91, i1 %Range1_all_ones_89, i1 %Range1_all_zeros_45"   --->   Operation 3269 'select' 'deleted_zeros_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_309, i32 26"   --->   Operation 3270 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%xor_ln936_45 = xor i1 %tmp_404, i1 1"   --->   Operation 3271 'xor' 'xor_ln936_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%and_ln936_45 = and i1 %Range2_all_ones_45, i1 %xor_ln936_45"   --->   Operation 3272 'and' 'and_ln936_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%deleted_ones_89 = select i1 %carry_91, i1 %and_ln936_45, i1 %Range1_all_ones_89"   --->   Operation 3273 'select' 'deleted_ones_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_45)   --->   "%and_ln937_45 = and i1 %carry_91, i1 %Range1_all_ones_89"   --->   Operation 3274 'and' 'and_ln937_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%xor_ln941_134 = xor i1 %deleted_zeros_45, i1 1"   --->   Operation 3275 'xor' 'xor_ln941_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%or_ln941_45 = or i1 %p_Result_234, i1 %xor_ln941_134"   --->   Operation 3276 'or' 'or_ln941_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%xor_ln941_135 = xor i1 %p_Result_232, i1 1"   --->   Operation 3277 'xor' 'xor_ln941_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3278 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_89 = and i1 %or_ln941_45, i1 %xor_ln941_135"   --->   Operation 3278 'and' 'overflow_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_45)   --->   "%xor_ln942_91 = xor i1 %deleted_ones_89, i1 1"   --->   Operation 3279 'xor' 'xor_ln942_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3280 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_45 = or i1 %xor_ln942_90, i1 %xor_ln942_91"   --->   Operation 3280 'or' 'or_ln942_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_45)   --->   "%xor_ln942_557 = xor i1 %and_ln937_45, i1 %or_ln942_45"   --->   Operation 3281 'xor' 'xor_ln942_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_45)   --->   "%underflow_45 = and i1 %xor_ln942_557, i1 %p_Result_232"   --->   Operation 3282 'and' 'underflow_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node tp_V_137)   --->   "%select_ln392_134 = select i1 %overflow_89, i16 32767, i16 32768"   --->   Operation 3283 'select' 'select_ln392_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3284 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_45 = or i1 %overflow_89, i1 %underflow_45"   --->   Operation 3284 'or' 'or_ln392_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3285 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_137 = select i1 %or_ln392_45, i16 %select_ln392_134, i16 %tp_V_136"   --->   Operation 3285 'select' 'tp_V_137' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3286 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_310 = mul i32 %sext_ln1317_2, i32 %sext_ln198_46"   --->   Operation 3286 'mul' 'r_V_310' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3287 [1/1] (0.00ns)   --->   "%p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_310, i32 31"   --->   Operation 3287 'bitselect' 'p_Result_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3288 [1/1] (0.00ns)   --->   "%tp_V_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_310, i32 10, i32 25"   --->   Operation 3288 'partselect' 'tp_V_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3289 [1/1] (0.00ns)   --->   "%p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_310, i32 25"   --->   Operation 3289 'bitselect' 'p_Result_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_310, i32 9"   --->   Operation 3290 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln423_46 = zext i1 %tmp_410"   --->   Operation 3291 'zext' 'zext_ln423_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3292 [1/1] (0.85ns)   --->   "%tp_V_139 = add i16 %zext_ln423_46, i16 %tp_V_138"   --->   Operation 3292 'add' 'tp_V_139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3293 [1/1] (0.00ns)   --->   "%p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_139, i32 15"   --->   Operation 3293 'bitselect' 'p_Result_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3294 [1/1] (0.28ns)   --->   "%xor_ln942_92 = xor i1 %p_Result_239, i1 1"   --->   Operation 3294 'xor' 'xor_ln942_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3295 [1/1] (0.28ns)   --->   "%carry_93 = and i1 %p_Result_238, i1 %xor_ln942_92"   --->   Operation 3295 'and' 'carry_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_310, i32 27, i32 31"   --->   Operation 3296 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3297 [1/1] (0.75ns)   --->   "%Range2_all_ones_46 = icmp_eq  i5 %tmp_151, i5 31"   --->   Operation 3297 'icmp' 'Range2_all_ones_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3298 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_310, i32 26, i32 31"   --->   Operation 3298 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3299 [1/1] (0.78ns)   --->   "%Range1_all_ones_91 = icmp_eq  i6 %tmp_152, i6 63"   --->   Operation 3299 'icmp' 'Range1_all_ones_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3300 [1/1] (0.78ns)   --->   "%Range1_all_zeros_46 = icmp_eq  i6 %tmp_152, i6 0"   --->   Operation 3300 'icmp' 'Range1_all_zeros_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%deleted_zeros_46 = select i1 %carry_93, i1 %Range1_all_ones_91, i1 %Range1_all_zeros_46"   --->   Operation 3301 'select' 'deleted_zeros_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_310, i32 26"   --->   Operation 3302 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%xor_ln936_46 = xor i1 %tmp_412, i1 1"   --->   Operation 3303 'xor' 'xor_ln936_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%and_ln936_46 = and i1 %Range2_all_ones_46, i1 %xor_ln936_46"   --->   Operation 3304 'and' 'and_ln936_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%deleted_ones_91 = select i1 %carry_93, i1 %and_ln936_46, i1 %Range1_all_ones_91"   --->   Operation 3305 'select' 'deleted_ones_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_46)   --->   "%and_ln937_46 = and i1 %carry_93, i1 %Range1_all_ones_91"   --->   Operation 3306 'and' 'and_ln937_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%xor_ln941_137 = xor i1 %deleted_zeros_46, i1 1"   --->   Operation 3307 'xor' 'xor_ln941_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%or_ln941_46 = or i1 %p_Result_239, i1 %xor_ln941_137"   --->   Operation 3308 'or' 'or_ln941_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%xor_ln941_138 = xor i1 %p_Result_237, i1 1"   --->   Operation 3309 'xor' 'xor_ln941_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3310 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_91 = and i1 %or_ln941_46, i1 %xor_ln941_138"   --->   Operation 3310 'and' 'overflow_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_46)   --->   "%xor_ln942_93 = xor i1 %deleted_ones_91, i1 1"   --->   Operation 3311 'xor' 'xor_ln942_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3312 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_46 = or i1 %xor_ln942_92, i1 %xor_ln942_93"   --->   Operation 3312 'or' 'or_ln942_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_46)   --->   "%xor_ln942_558 = xor i1 %and_ln937_46, i1 %or_ln942_46"   --->   Operation 3313 'xor' 'xor_ln942_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_46)   --->   "%underflow_46 = and i1 %xor_ln942_558, i1 %p_Result_237"   --->   Operation 3314 'and' 'underflow_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node tp_V_140)   --->   "%select_ln392_137 = select i1 %overflow_91, i16 32767, i16 32768"   --->   Operation 3315 'select' 'select_ln392_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3316 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_46 = or i1 %overflow_91, i1 %underflow_46"   --->   Operation 3316 'or' 'or_ln392_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3317 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_140 = select i1 %or_ln392_46, i16 %select_ln392_137, i16 %tp_V_139"   --->   Operation 3317 'select' 'tp_V_140' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3318 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_311 = mul i32 %sext_ln1317_3, i32 %sext_ln198_47"   --->   Operation 3318 'mul' 'r_V_311' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3319 [1/1] (0.00ns)   --->   "%p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_311, i32 31"   --->   Operation 3319 'bitselect' 'p_Result_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3320 [1/1] (0.00ns)   --->   "%tp_V_141 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_311, i32 10, i32 25"   --->   Operation 3320 'partselect' 'tp_V_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3321 [1/1] (0.00ns)   --->   "%p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_311, i32 25"   --->   Operation 3321 'bitselect' 'p_Result_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3322 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_311, i32 9"   --->   Operation 3322 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3323 [1/1] (0.00ns)   --->   "%zext_ln423_47 = zext i1 %tmp_418"   --->   Operation 3323 'zext' 'zext_ln423_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3324 [1/1] (0.85ns)   --->   "%tp_V_142 = add i16 %zext_ln423_47, i16 %tp_V_141"   --->   Operation 3324 'add' 'tp_V_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3325 [1/1] (0.00ns)   --->   "%p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_142, i32 15"   --->   Operation 3325 'bitselect' 'p_Result_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3326 [1/1] (0.28ns)   --->   "%xor_ln942_94 = xor i1 %p_Result_244, i1 1"   --->   Operation 3326 'xor' 'xor_ln942_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3327 [1/1] (0.28ns)   --->   "%carry_95 = and i1 %p_Result_243, i1 %xor_ln942_94"   --->   Operation 3327 'and' 'carry_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_311, i32 27, i32 31"   --->   Operation 3328 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3329 [1/1] (0.75ns)   --->   "%Range2_all_ones_47 = icmp_eq  i5 %tmp_153, i5 31"   --->   Operation 3329 'icmp' 'Range2_all_ones_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3330 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_311, i32 26, i32 31"   --->   Operation 3330 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3331 [1/1] (0.78ns)   --->   "%Range1_all_ones_93 = icmp_eq  i6 %tmp_154, i6 63"   --->   Operation 3331 'icmp' 'Range1_all_ones_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3332 [1/1] (0.78ns)   --->   "%Range1_all_zeros_47 = icmp_eq  i6 %tmp_154, i6 0"   --->   Operation 3332 'icmp' 'Range1_all_zeros_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%deleted_zeros_47 = select i1 %carry_95, i1 %Range1_all_ones_93, i1 %Range1_all_zeros_47"   --->   Operation 3333 'select' 'deleted_zeros_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_311, i32 26"   --->   Operation 3334 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%xor_ln936_47 = xor i1 %tmp_420, i1 1"   --->   Operation 3335 'xor' 'xor_ln936_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%and_ln936_47 = and i1 %Range2_all_ones_47, i1 %xor_ln936_47"   --->   Operation 3336 'and' 'and_ln936_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%deleted_ones_93 = select i1 %carry_95, i1 %and_ln936_47, i1 %Range1_all_ones_93"   --->   Operation 3337 'select' 'deleted_ones_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_47)   --->   "%and_ln937_47 = and i1 %carry_95, i1 %Range1_all_ones_93"   --->   Operation 3338 'and' 'and_ln937_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln941_140 = xor i1 %deleted_zeros_47, i1 1"   --->   Operation 3339 'xor' 'xor_ln941_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%or_ln941_47 = or i1 %p_Result_244, i1 %xor_ln941_140"   --->   Operation 3340 'or' 'or_ln941_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln941_141 = xor i1 %p_Result_242, i1 1"   --->   Operation 3341 'xor' 'xor_ln941_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3342 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_93 = and i1 %or_ln941_47, i1 %xor_ln941_141"   --->   Operation 3342 'and' 'overflow_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_47)   --->   "%xor_ln942_95 = xor i1 %deleted_ones_93, i1 1"   --->   Operation 3343 'xor' 'xor_ln942_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3344 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_47 = or i1 %xor_ln942_94, i1 %xor_ln942_95"   --->   Operation 3344 'or' 'or_ln942_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_47)   --->   "%xor_ln942_559 = xor i1 %and_ln937_47, i1 %or_ln942_47"   --->   Operation 3345 'xor' 'xor_ln942_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_47)   --->   "%underflow_47 = and i1 %xor_ln942_559, i1 %p_Result_242"   --->   Operation 3346 'and' 'underflow_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node tp_V_143)   --->   "%select_ln392_140 = select i1 %overflow_93, i16 32767, i16 32768"   --->   Operation 3347 'select' 'select_ln392_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3348 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_47 = or i1 %overflow_93, i1 %underflow_47"   --->   Operation 3348 'or' 'or_ln392_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3349 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_143 = select i1 %or_ln392_47, i16 %select_ln392_140, i16 %tp_V_142"   --->   Operation 3349 'select' 'tp_V_143' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3350 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_312 = mul i32 %sext_ln1317, i32 %sext_ln198_48"   --->   Operation 3350 'mul' 'r_V_312' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3351 [1/1] (0.00ns)   --->   "%p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_312, i32 31"   --->   Operation 3351 'bitselect' 'p_Result_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3352 [1/1] (0.00ns)   --->   "%tp_V_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_312, i32 10, i32 25"   --->   Operation 3352 'partselect' 'tp_V_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3353 [1/1] (0.00ns)   --->   "%p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_312, i32 25"   --->   Operation 3353 'bitselect' 'p_Result_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3354 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_312, i32 9"   --->   Operation 3354 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3355 [1/1] (0.00ns)   --->   "%zext_ln423_48 = zext i1 %tmp_428"   --->   Operation 3355 'zext' 'zext_ln423_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3356 [1/1] (0.85ns)   --->   "%tp_V_145 = add i16 %zext_ln423_48, i16 %tp_V_144"   --->   Operation 3356 'add' 'tp_V_145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3357 [1/1] (0.00ns)   --->   "%p_Result_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_145, i32 15"   --->   Operation 3357 'bitselect' 'p_Result_251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3358 [1/1] (0.28ns)   --->   "%xor_ln942_96 = xor i1 %p_Result_251, i1 1"   --->   Operation 3358 'xor' 'xor_ln942_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3359 [1/1] (0.28ns)   --->   "%carry_97 = and i1 %p_Result_250, i1 %xor_ln942_96"   --->   Operation 3359 'and' 'carry_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3360 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_312, i32 27, i32 31"   --->   Operation 3360 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3361 [1/1] (0.75ns)   --->   "%Range2_all_ones_48 = icmp_eq  i5 %tmp_156, i5 31"   --->   Operation 3361 'icmp' 'Range2_all_ones_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_312, i32 26, i32 31"   --->   Operation 3362 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3363 [1/1] (0.78ns)   --->   "%Range1_all_ones_96 = icmp_eq  i6 %tmp_158, i6 63"   --->   Operation 3363 'icmp' 'Range1_all_ones_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3364 [1/1] (0.78ns)   --->   "%Range1_all_zeros_48 = icmp_eq  i6 %tmp_158, i6 0"   --->   Operation 3364 'icmp' 'Range1_all_zeros_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%deleted_zeros_48 = select i1 %carry_97, i1 %Range1_all_ones_96, i1 %Range1_all_zeros_48"   --->   Operation 3365 'select' 'deleted_zeros_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_312, i32 26"   --->   Operation 3366 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%xor_ln936_48 = xor i1 %tmp_430, i1 1"   --->   Operation 3367 'xor' 'xor_ln936_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%and_ln936_48 = and i1 %Range2_all_ones_48, i1 %xor_ln936_48"   --->   Operation 3368 'and' 'and_ln936_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%deleted_ones_96 = select i1 %carry_97, i1 %and_ln936_48, i1 %Range1_all_ones_96"   --->   Operation 3369 'select' 'deleted_ones_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_48)   --->   "%and_ln937_48 = and i1 %carry_97, i1 %Range1_all_ones_96"   --->   Operation 3370 'and' 'and_ln937_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%xor_ln941_144 = xor i1 %deleted_zeros_48, i1 1"   --->   Operation 3371 'xor' 'xor_ln941_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%or_ln941_48 = or i1 %p_Result_251, i1 %xor_ln941_144"   --->   Operation 3372 'or' 'or_ln941_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%xor_ln941_145 = xor i1 %p_Result_249, i1 1"   --->   Operation 3373 'xor' 'xor_ln941_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3374 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_96 = and i1 %or_ln941_48, i1 %xor_ln941_145"   --->   Operation 3374 'and' 'overflow_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_48)   --->   "%xor_ln942_97 = xor i1 %deleted_ones_96, i1 1"   --->   Operation 3375 'xor' 'xor_ln942_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3376 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_48 = or i1 %xor_ln942_96, i1 %xor_ln942_97"   --->   Operation 3376 'or' 'or_ln942_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_48)   --->   "%xor_ln942_560 = xor i1 %and_ln937_48, i1 %or_ln942_48"   --->   Operation 3377 'xor' 'xor_ln942_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_48)   --->   "%underflow_48 = and i1 %xor_ln942_560, i1 %p_Result_249"   --->   Operation 3378 'and' 'underflow_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node tp_V_146)   --->   "%select_ln392_144 = select i1 %overflow_96, i16 32767, i16 32768"   --->   Operation 3379 'select' 'select_ln392_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3380 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_48 = or i1 %overflow_96, i1 %underflow_48"   --->   Operation 3380 'or' 'or_ln392_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3381 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_146 = select i1 %or_ln392_48, i16 %select_ln392_144, i16 %tp_V_145"   --->   Operation 3381 'select' 'tp_V_146' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3382 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_313 = mul i32 %sext_ln1317_1, i32 %sext_ln198_49"   --->   Operation 3382 'mul' 'r_V_313' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3383 [1/1] (0.00ns)   --->   "%p_Result_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_313, i32 31"   --->   Operation 3383 'bitselect' 'p_Result_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3384 [1/1] (0.00ns)   --->   "%tp_V_147 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_313, i32 10, i32 25"   --->   Operation 3384 'partselect' 'tp_V_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3385 [1/1] (0.00ns)   --->   "%p_Result_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_313, i32 25"   --->   Operation 3385 'bitselect' 'p_Result_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3386 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_313, i32 9"   --->   Operation 3386 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3387 [1/1] (0.00ns)   --->   "%zext_ln423_49 = zext i1 %tmp_433"   --->   Operation 3387 'zext' 'zext_ln423_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3388 [1/1] (0.85ns)   --->   "%tp_V_148 = add i16 %zext_ln423_49, i16 %tp_V_147"   --->   Operation 3388 'add' 'tp_V_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3389 [1/1] (0.00ns)   --->   "%p_Result_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_148, i32 15"   --->   Operation 3389 'bitselect' 'p_Result_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3390 [1/1] (0.28ns)   --->   "%xor_ln942_98 = xor i1 %p_Result_254, i1 1"   --->   Operation 3390 'xor' 'xor_ln942_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3391 [1/1] (0.28ns)   --->   "%carry_99 = and i1 %p_Result_253, i1 %xor_ln942_98"   --->   Operation 3391 'and' 'carry_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_313, i32 27, i32 31"   --->   Operation 3392 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3393 [1/1] (0.75ns)   --->   "%Range2_all_ones_49 = icmp_eq  i5 %tmp_159, i5 31"   --->   Operation 3393 'icmp' 'Range2_all_ones_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3394 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_313, i32 26, i32 31"   --->   Operation 3394 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3395 [1/1] (0.78ns)   --->   "%Range1_all_ones_97 = icmp_eq  i6 %tmp_160, i6 63"   --->   Operation 3395 'icmp' 'Range1_all_ones_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3396 [1/1] (0.78ns)   --->   "%Range1_all_zeros_49 = icmp_eq  i6 %tmp_160, i6 0"   --->   Operation 3396 'icmp' 'Range1_all_zeros_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%deleted_zeros_49 = select i1 %carry_99, i1 %Range1_all_ones_97, i1 %Range1_all_zeros_49"   --->   Operation 3397 'select' 'deleted_zeros_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_313, i32 26"   --->   Operation 3398 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%xor_ln936_49 = xor i1 %tmp_436, i1 1"   --->   Operation 3399 'xor' 'xor_ln936_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%and_ln936_49 = and i1 %Range2_all_ones_49, i1 %xor_ln936_49"   --->   Operation 3400 'and' 'and_ln936_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%deleted_ones_97 = select i1 %carry_99, i1 %and_ln936_49, i1 %Range1_all_ones_97"   --->   Operation 3401 'select' 'deleted_ones_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_49)   --->   "%and_ln937_49 = and i1 %carry_99, i1 %Range1_all_ones_97"   --->   Operation 3402 'and' 'and_ln937_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln941_146 = xor i1 %deleted_zeros_49, i1 1"   --->   Operation 3403 'xor' 'xor_ln941_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%or_ln941_49 = or i1 %p_Result_254, i1 %xor_ln941_146"   --->   Operation 3404 'or' 'or_ln941_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln941_147 = xor i1 %p_Result_252, i1 1"   --->   Operation 3405 'xor' 'xor_ln941_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3406 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_97 = and i1 %or_ln941_49, i1 %xor_ln941_147"   --->   Operation 3406 'and' 'overflow_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_49)   --->   "%xor_ln942_99 = xor i1 %deleted_ones_97, i1 1"   --->   Operation 3407 'xor' 'xor_ln942_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3408 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_49 = or i1 %xor_ln942_98, i1 %xor_ln942_99"   --->   Operation 3408 'or' 'or_ln942_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_49)   --->   "%xor_ln942_561 = xor i1 %and_ln937_49, i1 %or_ln942_49"   --->   Operation 3409 'xor' 'xor_ln942_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_49)   --->   "%underflow_49 = and i1 %xor_ln942_561, i1 %p_Result_252"   --->   Operation 3410 'and' 'underflow_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node tp_V_149)   --->   "%select_ln392_146 = select i1 %overflow_97, i16 32767, i16 32768"   --->   Operation 3411 'select' 'select_ln392_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3412 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_49 = or i1 %overflow_97, i1 %underflow_49"   --->   Operation 3412 'or' 'or_ln392_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3413 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_149 = select i1 %or_ln392_49, i16 %select_ln392_146, i16 %tp_V_148"   --->   Operation 3413 'select' 'tp_V_149' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3414 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_314 = mul i32 %sext_ln1317_2, i32 %sext_ln198_50"   --->   Operation 3414 'mul' 'r_V_314' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3415 [1/1] (0.00ns)   --->   "%p_Result_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_314, i32 31"   --->   Operation 3415 'bitselect' 'p_Result_257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3416 [1/1] (0.00ns)   --->   "%tp_V_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_314, i32 10, i32 25"   --->   Operation 3416 'partselect' 'tp_V_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3417 [1/1] (0.00ns)   --->   "%p_Result_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_314, i32 25"   --->   Operation 3417 'bitselect' 'p_Result_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3418 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_314, i32 9"   --->   Operation 3418 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln423_50 = zext i1 %tmp_441"   --->   Operation 3419 'zext' 'zext_ln423_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3420 [1/1] (0.85ns)   --->   "%tp_V_151 = add i16 %zext_ln423_50, i16 %tp_V_150"   --->   Operation 3420 'add' 'tp_V_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3421 [1/1] (0.00ns)   --->   "%p_Result_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_151, i32 15"   --->   Operation 3421 'bitselect' 'p_Result_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3422 [1/1] (0.28ns)   --->   "%xor_ln942_100 = xor i1 %p_Result_259, i1 1"   --->   Operation 3422 'xor' 'xor_ln942_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3423 [1/1] (0.28ns)   --->   "%carry_101 = and i1 %p_Result_258, i1 %xor_ln942_100"   --->   Operation 3423 'and' 'carry_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3424 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_314, i32 27, i32 31"   --->   Operation 3424 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3425 [1/1] (0.75ns)   --->   "%Range2_all_ones_50 = icmp_eq  i5 %tmp_161, i5 31"   --->   Operation 3425 'icmp' 'Range2_all_ones_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_314, i32 26, i32 31"   --->   Operation 3426 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3427 [1/1] (0.78ns)   --->   "%Range1_all_ones_99 = icmp_eq  i6 %tmp_163, i6 63"   --->   Operation 3427 'icmp' 'Range1_all_ones_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3428 [1/1] (0.78ns)   --->   "%Range1_all_zeros_50 = icmp_eq  i6 %tmp_163, i6 0"   --->   Operation 3428 'icmp' 'Range1_all_zeros_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%deleted_zeros_50 = select i1 %carry_101, i1 %Range1_all_ones_99, i1 %Range1_all_zeros_50"   --->   Operation 3429 'select' 'deleted_zeros_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_314, i32 26"   --->   Operation 3430 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%xor_ln936_50 = xor i1 %tmp_443, i1 1"   --->   Operation 3431 'xor' 'xor_ln936_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%and_ln936_50 = and i1 %Range2_all_ones_50, i1 %xor_ln936_50"   --->   Operation 3432 'and' 'and_ln936_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%deleted_ones_99 = select i1 %carry_101, i1 %and_ln936_50, i1 %Range1_all_ones_99"   --->   Operation 3433 'select' 'deleted_ones_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_50)   --->   "%and_ln937_50 = and i1 %carry_101, i1 %Range1_all_ones_99"   --->   Operation 3434 'and' 'and_ln937_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%xor_ln941_149 = xor i1 %deleted_zeros_50, i1 1"   --->   Operation 3435 'xor' 'xor_ln941_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%or_ln941_50 = or i1 %p_Result_259, i1 %xor_ln941_149"   --->   Operation 3436 'or' 'or_ln941_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%xor_ln941_150 = xor i1 %p_Result_257, i1 1"   --->   Operation 3437 'xor' 'xor_ln941_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3438 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_99 = and i1 %or_ln941_50, i1 %xor_ln941_150"   --->   Operation 3438 'and' 'overflow_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_50)   --->   "%xor_ln942_101 = xor i1 %deleted_ones_99, i1 1"   --->   Operation 3439 'xor' 'xor_ln942_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3440 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_50 = or i1 %xor_ln942_100, i1 %xor_ln942_101"   --->   Operation 3440 'or' 'or_ln942_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_50)   --->   "%xor_ln942_562 = xor i1 %and_ln937_50, i1 %or_ln942_50"   --->   Operation 3441 'xor' 'xor_ln942_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_50)   --->   "%underflow_50 = and i1 %xor_ln942_562, i1 %p_Result_257"   --->   Operation 3442 'and' 'underflow_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node tp_V_152)   --->   "%select_ln392_149 = select i1 %overflow_99, i16 32767, i16 32768"   --->   Operation 3443 'select' 'select_ln392_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3444 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_50 = or i1 %overflow_99, i1 %underflow_50"   --->   Operation 3444 'or' 'or_ln392_50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3445 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_152 = select i1 %or_ln392_50, i16 %select_ln392_149, i16 %tp_V_151"   --->   Operation 3445 'select' 'tp_V_152' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3446 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_315 = mul i32 %sext_ln1317_3, i32 %sext_ln198_51"   --->   Operation 3446 'mul' 'r_V_315' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3447 [1/1] (0.00ns)   --->   "%p_Result_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_315, i32 31"   --->   Operation 3447 'bitselect' 'p_Result_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3448 [1/1] (0.00ns)   --->   "%tp_V_153 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_315, i32 10, i32 25"   --->   Operation 3448 'partselect' 'tp_V_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3449 [1/1] (0.00ns)   --->   "%p_Result_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_315, i32 25"   --->   Operation 3449 'bitselect' 'p_Result_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3450 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_315, i32 9"   --->   Operation 3450 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln423_51 = zext i1 %tmp_449"   --->   Operation 3451 'zext' 'zext_ln423_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3452 [1/1] (0.85ns)   --->   "%tp_V_154 = add i16 %zext_ln423_51, i16 %tp_V_153"   --->   Operation 3452 'add' 'tp_V_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3453 [1/1] (0.00ns)   --->   "%p_Result_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_154, i32 15"   --->   Operation 3453 'bitselect' 'p_Result_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3454 [1/1] (0.28ns)   --->   "%xor_ln942_102 = xor i1 %p_Result_264, i1 1"   --->   Operation 3454 'xor' 'xor_ln942_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3455 [1/1] (0.28ns)   --->   "%carry_103 = and i1 %p_Result_263, i1 %xor_ln942_102"   --->   Operation 3455 'and' 'carry_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3456 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_315, i32 27, i32 31"   --->   Operation 3456 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3457 [1/1] (0.75ns)   --->   "%Range2_all_ones_51 = icmp_eq  i5 %tmp_165, i5 31"   --->   Operation 3457 'icmp' 'Range2_all_ones_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3458 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_315, i32 26, i32 31"   --->   Operation 3458 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3459 [1/1] (0.78ns)   --->   "%Range1_all_ones_101 = icmp_eq  i6 %tmp_166, i6 63"   --->   Operation 3459 'icmp' 'Range1_all_ones_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3460 [1/1] (0.78ns)   --->   "%Range1_all_zeros_51 = icmp_eq  i6 %tmp_166, i6 0"   --->   Operation 3460 'icmp' 'Range1_all_zeros_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%deleted_zeros_51 = select i1 %carry_103, i1 %Range1_all_ones_101, i1 %Range1_all_zeros_51"   --->   Operation 3461 'select' 'deleted_zeros_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_315, i32 26"   --->   Operation 3462 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%xor_ln936_51 = xor i1 %tmp_451, i1 1"   --->   Operation 3463 'xor' 'xor_ln936_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%and_ln936_51 = and i1 %Range2_all_ones_51, i1 %xor_ln936_51"   --->   Operation 3464 'and' 'and_ln936_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%deleted_ones_101 = select i1 %carry_103, i1 %and_ln936_51, i1 %Range1_all_ones_101"   --->   Operation 3465 'select' 'deleted_ones_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_51)   --->   "%and_ln937_51 = and i1 %carry_103, i1 %Range1_all_ones_101"   --->   Operation 3466 'and' 'and_ln937_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%xor_ln941_152 = xor i1 %deleted_zeros_51, i1 1"   --->   Operation 3467 'xor' 'xor_ln941_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%or_ln941_51 = or i1 %p_Result_264, i1 %xor_ln941_152"   --->   Operation 3468 'or' 'or_ln941_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%xor_ln941_153 = xor i1 %p_Result_262, i1 1"   --->   Operation 3469 'xor' 'xor_ln941_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3470 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_101 = and i1 %or_ln941_51, i1 %xor_ln941_153"   --->   Operation 3470 'and' 'overflow_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_51)   --->   "%xor_ln942_103 = xor i1 %deleted_ones_101, i1 1"   --->   Operation 3471 'xor' 'xor_ln942_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3472 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_51 = or i1 %xor_ln942_102, i1 %xor_ln942_103"   --->   Operation 3472 'or' 'or_ln942_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_51)   --->   "%xor_ln942_563 = xor i1 %and_ln937_51, i1 %or_ln942_51"   --->   Operation 3473 'xor' 'xor_ln942_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_51)   --->   "%underflow_51 = and i1 %xor_ln942_563, i1 %p_Result_262"   --->   Operation 3474 'and' 'underflow_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node tp_V_155)   --->   "%select_ln392_152 = select i1 %overflow_101, i16 32767, i16 32768"   --->   Operation 3475 'select' 'select_ln392_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3476 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_51 = or i1 %overflow_101, i1 %underflow_51"   --->   Operation 3476 'or' 'or_ln392_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3477 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_155 = select i1 %or_ln392_51, i16 %select_ln392_152, i16 %tp_V_154"   --->   Operation 3477 'select' 'tp_V_155' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3478 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_316 = mul i32 %sext_ln1317, i32 %sext_ln198_52"   --->   Operation 3478 'mul' 'r_V_316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3479 [1/1] (0.00ns)   --->   "%p_Result_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_316, i32 31"   --->   Operation 3479 'bitselect' 'p_Result_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3480 [1/1] (0.00ns)   --->   "%tp_V_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_316, i32 10, i32 25"   --->   Operation 3480 'partselect' 'tp_V_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3481 [1/1] (0.00ns)   --->   "%p_Result_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_316, i32 25"   --->   Operation 3481 'bitselect' 'p_Result_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3482 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_316, i32 9"   --->   Operation 3482 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln423_52 = zext i1 %tmp_459"   --->   Operation 3483 'zext' 'zext_ln423_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3484 [1/1] (0.85ns)   --->   "%tp_V_157 = add i16 %zext_ln423_52, i16 %tp_V_156"   --->   Operation 3484 'add' 'tp_V_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3485 [1/1] (0.00ns)   --->   "%p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_157, i32 15"   --->   Operation 3485 'bitselect' 'p_Result_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3486 [1/1] (0.28ns)   --->   "%xor_ln942_104 = xor i1 %p_Result_271, i1 1"   --->   Operation 3486 'xor' 'xor_ln942_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3487 [1/1] (0.28ns)   --->   "%carry_105 = and i1 %p_Result_270, i1 %xor_ln942_104"   --->   Operation 3487 'and' 'carry_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_316, i32 27, i32 31"   --->   Operation 3488 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3489 [1/1] (0.75ns)   --->   "%Range2_all_ones_52 = icmp_eq  i5 %tmp_167, i5 31"   --->   Operation 3489 'icmp' 'Range2_all_ones_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_316, i32 26, i32 31"   --->   Operation 3490 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3491 [1/1] (0.78ns)   --->   "%Range1_all_ones_104 = icmp_eq  i6 %tmp_168, i6 63"   --->   Operation 3491 'icmp' 'Range1_all_ones_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3492 [1/1] (0.78ns)   --->   "%Range1_all_zeros_52 = icmp_eq  i6 %tmp_168, i6 0"   --->   Operation 3492 'icmp' 'Range1_all_zeros_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%deleted_zeros_52 = select i1 %carry_105, i1 %Range1_all_ones_104, i1 %Range1_all_zeros_52"   --->   Operation 3493 'select' 'deleted_zeros_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_316, i32 26"   --->   Operation 3494 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%xor_ln936_52 = xor i1 %tmp_461, i1 1"   --->   Operation 3495 'xor' 'xor_ln936_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%and_ln936_52 = and i1 %Range2_all_ones_52, i1 %xor_ln936_52"   --->   Operation 3496 'and' 'and_ln936_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%deleted_ones_104 = select i1 %carry_105, i1 %and_ln936_52, i1 %Range1_all_ones_104"   --->   Operation 3497 'select' 'deleted_ones_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_52)   --->   "%and_ln937_52 = and i1 %carry_105, i1 %Range1_all_ones_104"   --->   Operation 3498 'and' 'and_ln937_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%xor_ln941_156 = xor i1 %deleted_zeros_52, i1 1"   --->   Operation 3499 'xor' 'xor_ln941_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%or_ln941_52 = or i1 %p_Result_271, i1 %xor_ln941_156"   --->   Operation 3500 'or' 'or_ln941_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%xor_ln941_157 = xor i1 %p_Result_269, i1 1"   --->   Operation 3501 'xor' 'xor_ln941_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3502 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_104 = and i1 %or_ln941_52, i1 %xor_ln941_157"   --->   Operation 3502 'and' 'overflow_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_52)   --->   "%xor_ln942_105 = xor i1 %deleted_ones_104, i1 1"   --->   Operation 3503 'xor' 'xor_ln942_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3504 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_52 = or i1 %xor_ln942_104, i1 %xor_ln942_105"   --->   Operation 3504 'or' 'or_ln942_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_52)   --->   "%xor_ln942_564 = xor i1 %and_ln937_52, i1 %or_ln942_52"   --->   Operation 3505 'xor' 'xor_ln942_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_52)   --->   "%underflow_52 = and i1 %xor_ln942_564, i1 %p_Result_269"   --->   Operation 3506 'and' 'underflow_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node tp_V_158)   --->   "%select_ln392_156 = select i1 %overflow_104, i16 32767, i16 32768"   --->   Operation 3507 'select' 'select_ln392_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3508 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_52 = or i1 %overflow_104, i1 %underflow_52"   --->   Operation 3508 'or' 'or_ln392_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3509 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_158 = select i1 %or_ln392_52, i16 %select_ln392_156, i16 %tp_V_157"   --->   Operation 3509 'select' 'tp_V_158' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3510 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_317 = mul i32 %sext_ln1317_1, i32 %sext_ln198_53"   --->   Operation 3510 'mul' 'r_V_317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3511 [1/1] (0.00ns)   --->   "%p_Result_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_317, i32 31"   --->   Operation 3511 'bitselect' 'p_Result_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3512 [1/1] (0.00ns)   --->   "%tp_V_159 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_317, i32 10, i32 25"   --->   Operation 3512 'partselect' 'tp_V_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3513 [1/1] (0.00ns)   --->   "%p_Result_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_317, i32 25"   --->   Operation 3513 'bitselect' 'p_Result_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_317, i32 9"   --->   Operation 3514 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3515 [1/1] (0.00ns)   --->   "%zext_ln423_53 = zext i1 %tmp_465"   --->   Operation 3515 'zext' 'zext_ln423_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3516 [1/1] (0.85ns)   --->   "%tp_V_160 = add i16 %zext_ln423_53, i16 %tp_V_159"   --->   Operation 3516 'add' 'tp_V_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3517 [1/1] (0.00ns)   --->   "%p_Result_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_160, i32 15"   --->   Operation 3517 'bitselect' 'p_Result_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3518 [1/1] (0.28ns)   --->   "%xor_ln942_106 = xor i1 %p_Result_274, i1 1"   --->   Operation 3518 'xor' 'xor_ln942_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3519 [1/1] (0.28ns)   --->   "%carry_107 = and i1 %p_Result_273, i1 %xor_ln942_106"   --->   Operation 3519 'and' 'carry_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3520 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_317, i32 27, i32 31"   --->   Operation 3520 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3521 [1/1] (0.75ns)   --->   "%Range2_all_ones_53 = icmp_eq  i5 %tmp_169, i5 31"   --->   Operation 3521 'icmp' 'Range2_all_ones_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3522 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_317, i32 26, i32 31"   --->   Operation 3522 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3523 [1/1] (0.78ns)   --->   "%Range1_all_ones_105 = icmp_eq  i6 %tmp_170, i6 63"   --->   Operation 3523 'icmp' 'Range1_all_ones_105' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3524 [1/1] (0.78ns)   --->   "%Range1_all_zeros_53 = icmp_eq  i6 %tmp_170, i6 0"   --->   Operation 3524 'icmp' 'Range1_all_zeros_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%deleted_zeros_53 = select i1 %carry_107, i1 %Range1_all_ones_105, i1 %Range1_all_zeros_53"   --->   Operation 3525 'select' 'deleted_zeros_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_317, i32 26"   --->   Operation 3526 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%xor_ln936_53 = xor i1 %tmp_467, i1 1"   --->   Operation 3527 'xor' 'xor_ln936_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%and_ln936_53 = and i1 %Range2_all_ones_53, i1 %xor_ln936_53"   --->   Operation 3528 'and' 'and_ln936_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%deleted_ones_105 = select i1 %carry_107, i1 %and_ln936_53, i1 %Range1_all_ones_105"   --->   Operation 3529 'select' 'deleted_ones_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_53)   --->   "%and_ln937_53 = and i1 %carry_107, i1 %Range1_all_ones_105"   --->   Operation 3530 'and' 'and_ln937_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%xor_ln941_158 = xor i1 %deleted_zeros_53, i1 1"   --->   Operation 3531 'xor' 'xor_ln941_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%or_ln941_53 = or i1 %p_Result_274, i1 %xor_ln941_158"   --->   Operation 3532 'or' 'or_ln941_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%xor_ln941_159 = xor i1 %p_Result_272, i1 1"   --->   Operation 3533 'xor' 'xor_ln941_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3534 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_105 = and i1 %or_ln941_53, i1 %xor_ln941_159"   --->   Operation 3534 'and' 'overflow_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_53)   --->   "%xor_ln942_107 = xor i1 %deleted_ones_105, i1 1"   --->   Operation 3535 'xor' 'xor_ln942_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3536 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_53 = or i1 %xor_ln942_106, i1 %xor_ln942_107"   --->   Operation 3536 'or' 'or_ln942_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_53)   --->   "%xor_ln942_565 = xor i1 %and_ln937_53, i1 %or_ln942_53"   --->   Operation 3537 'xor' 'xor_ln942_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_53)   --->   "%underflow_53 = and i1 %xor_ln942_565, i1 %p_Result_272"   --->   Operation 3538 'and' 'underflow_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node tp_V_161)   --->   "%select_ln392_158 = select i1 %overflow_105, i16 32767, i16 32768"   --->   Operation 3539 'select' 'select_ln392_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3540 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_53 = or i1 %overflow_105, i1 %underflow_53"   --->   Operation 3540 'or' 'or_ln392_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3541 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_161 = select i1 %or_ln392_53, i16 %select_ln392_158, i16 %tp_V_160"   --->   Operation 3541 'select' 'tp_V_161' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3542 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_318 = mul i32 %sext_ln1317_2, i32 %sext_ln198_54"   --->   Operation 3542 'mul' 'r_V_318' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3543 [1/1] (0.00ns)   --->   "%p_Result_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_318, i32 31"   --->   Operation 3543 'bitselect' 'p_Result_277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3544 [1/1] (0.00ns)   --->   "%tp_V_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_318, i32 10, i32 25"   --->   Operation 3544 'partselect' 'tp_V_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3545 [1/1] (0.00ns)   --->   "%p_Result_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_318, i32 25"   --->   Operation 3545 'bitselect' 'p_Result_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3546 [1/1] (0.00ns)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_318, i32 9"   --->   Operation 3546 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3547 [1/1] (0.00ns)   --->   "%zext_ln423_54 = zext i1 %tmp_473"   --->   Operation 3547 'zext' 'zext_ln423_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3548 [1/1] (0.85ns)   --->   "%tp_V_163 = add i16 %zext_ln423_54, i16 %tp_V_162"   --->   Operation 3548 'add' 'tp_V_163' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3549 [1/1] (0.00ns)   --->   "%p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_163, i32 15"   --->   Operation 3549 'bitselect' 'p_Result_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3550 [1/1] (0.28ns)   --->   "%xor_ln942_108 = xor i1 %p_Result_279, i1 1"   --->   Operation 3550 'xor' 'xor_ln942_108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3551 [1/1] (0.28ns)   --->   "%carry_109 = and i1 %p_Result_278, i1 %xor_ln942_108"   --->   Operation 3551 'and' 'carry_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3552 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_318, i32 27, i32 31"   --->   Operation 3552 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3553 [1/1] (0.75ns)   --->   "%Range2_all_ones_54 = icmp_eq  i5 %tmp_172, i5 31"   --->   Operation 3553 'icmp' 'Range2_all_ones_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3554 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_318, i32 26, i32 31"   --->   Operation 3554 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3555 [1/1] (0.78ns)   --->   "%Range1_all_ones_107 = icmp_eq  i6 %tmp_174, i6 63"   --->   Operation 3555 'icmp' 'Range1_all_ones_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3556 [1/1] (0.78ns)   --->   "%Range1_all_zeros_54 = icmp_eq  i6 %tmp_174, i6 0"   --->   Operation 3556 'icmp' 'Range1_all_zeros_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%deleted_zeros_54 = select i1 %carry_109, i1 %Range1_all_ones_107, i1 %Range1_all_zeros_54"   --->   Operation 3557 'select' 'deleted_zeros_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_318, i32 26"   --->   Operation 3558 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%xor_ln936_54 = xor i1 %tmp_475, i1 1"   --->   Operation 3559 'xor' 'xor_ln936_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%and_ln936_54 = and i1 %Range2_all_ones_54, i1 %xor_ln936_54"   --->   Operation 3560 'and' 'and_ln936_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%deleted_ones_107 = select i1 %carry_109, i1 %and_ln936_54, i1 %Range1_all_ones_107"   --->   Operation 3561 'select' 'deleted_ones_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_54)   --->   "%and_ln937_54 = and i1 %carry_109, i1 %Range1_all_ones_107"   --->   Operation 3562 'and' 'and_ln937_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%xor_ln941_161 = xor i1 %deleted_zeros_54, i1 1"   --->   Operation 3563 'xor' 'xor_ln941_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%or_ln941_54 = or i1 %p_Result_279, i1 %xor_ln941_161"   --->   Operation 3564 'or' 'or_ln941_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%xor_ln941_162 = xor i1 %p_Result_277, i1 1"   --->   Operation 3565 'xor' 'xor_ln941_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3566 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_107 = and i1 %or_ln941_54, i1 %xor_ln941_162"   --->   Operation 3566 'and' 'overflow_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_54)   --->   "%xor_ln942_109 = xor i1 %deleted_ones_107, i1 1"   --->   Operation 3567 'xor' 'xor_ln942_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3568 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_54 = or i1 %xor_ln942_108, i1 %xor_ln942_109"   --->   Operation 3568 'or' 'or_ln942_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_54)   --->   "%xor_ln942_566 = xor i1 %and_ln937_54, i1 %or_ln942_54"   --->   Operation 3569 'xor' 'xor_ln942_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_54)   --->   "%underflow_54 = and i1 %xor_ln942_566, i1 %p_Result_277"   --->   Operation 3570 'and' 'underflow_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node tp_V_164)   --->   "%select_ln392_161 = select i1 %overflow_107, i16 32767, i16 32768"   --->   Operation 3571 'select' 'select_ln392_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3572 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_54 = or i1 %overflow_107, i1 %underflow_54"   --->   Operation 3572 'or' 'or_ln392_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3573 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_164 = select i1 %or_ln392_54, i16 %select_ln392_161, i16 %tp_V_163"   --->   Operation 3573 'select' 'tp_V_164' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3574 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_319 = mul i32 %sext_ln1317_3, i32 %sext_ln198_55"   --->   Operation 3574 'mul' 'r_V_319' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3575 [1/1] (0.00ns)   --->   "%p_Result_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_319, i32 31"   --->   Operation 3575 'bitselect' 'p_Result_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3576 [1/1] (0.00ns)   --->   "%tp_V_165 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_319, i32 10, i32 25"   --->   Operation 3576 'partselect' 'tp_V_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3577 [1/1] (0.00ns)   --->   "%p_Result_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_319, i32 25"   --->   Operation 3577 'bitselect' 'p_Result_283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_319, i32 9"   --->   Operation 3578 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln423_55 = zext i1 %tmp_481"   --->   Operation 3579 'zext' 'zext_ln423_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3580 [1/1] (0.85ns)   --->   "%tp_V_166 = add i16 %zext_ln423_55, i16 %tp_V_165"   --->   Operation 3580 'add' 'tp_V_166' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3581 [1/1] (0.00ns)   --->   "%p_Result_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_166, i32 15"   --->   Operation 3581 'bitselect' 'p_Result_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3582 [1/1] (0.28ns)   --->   "%xor_ln942_110 = xor i1 %p_Result_284, i1 1"   --->   Operation 3582 'xor' 'xor_ln942_110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3583 [1/1] (0.28ns)   --->   "%carry_111 = and i1 %p_Result_283, i1 %xor_ln942_110"   --->   Operation 3583 'and' 'carry_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_319, i32 27, i32 31"   --->   Operation 3584 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3585 [1/1] (0.75ns)   --->   "%Range2_all_ones_55 = icmp_eq  i5 %tmp_175, i5 31"   --->   Operation 3585 'icmp' 'Range2_all_ones_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3586 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_319, i32 26, i32 31"   --->   Operation 3586 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3587 [1/1] (0.78ns)   --->   "%Range1_all_ones_109 = icmp_eq  i6 %tmp_177, i6 63"   --->   Operation 3587 'icmp' 'Range1_all_ones_109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3588 [1/1] (0.78ns)   --->   "%Range1_all_zeros_55 = icmp_eq  i6 %tmp_177, i6 0"   --->   Operation 3588 'icmp' 'Range1_all_zeros_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%deleted_zeros_55 = select i1 %carry_111, i1 %Range1_all_ones_109, i1 %Range1_all_zeros_55"   --->   Operation 3589 'select' 'deleted_zeros_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_319, i32 26"   --->   Operation 3590 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%xor_ln936_55 = xor i1 %tmp_483, i1 1"   --->   Operation 3591 'xor' 'xor_ln936_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%and_ln936_55 = and i1 %Range2_all_ones_55, i1 %xor_ln936_55"   --->   Operation 3592 'and' 'and_ln936_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%deleted_ones_109 = select i1 %carry_111, i1 %and_ln936_55, i1 %Range1_all_ones_109"   --->   Operation 3593 'select' 'deleted_ones_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_55)   --->   "%and_ln937_55 = and i1 %carry_111, i1 %Range1_all_ones_109"   --->   Operation 3594 'and' 'and_ln937_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%xor_ln941_164 = xor i1 %deleted_zeros_55, i1 1"   --->   Operation 3595 'xor' 'xor_ln941_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%or_ln941_55 = or i1 %p_Result_284, i1 %xor_ln941_164"   --->   Operation 3596 'or' 'or_ln941_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%xor_ln941_165 = xor i1 %p_Result_282, i1 1"   --->   Operation 3597 'xor' 'xor_ln941_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3598 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_109 = and i1 %or_ln941_55, i1 %xor_ln941_165"   --->   Operation 3598 'and' 'overflow_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_55)   --->   "%xor_ln942_111 = xor i1 %deleted_ones_109, i1 1"   --->   Operation 3599 'xor' 'xor_ln942_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3600 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_55 = or i1 %xor_ln942_110, i1 %xor_ln942_111"   --->   Operation 3600 'or' 'or_ln942_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_55)   --->   "%xor_ln942_567 = xor i1 %and_ln937_55, i1 %or_ln942_55"   --->   Operation 3601 'xor' 'xor_ln942_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_55)   --->   "%underflow_55 = and i1 %xor_ln942_567, i1 %p_Result_282"   --->   Operation 3602 'and' 'underflow_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node tp_V_167)   --->   "%select_ln392_164 = select i1 %overflow_109, i16 32767, i16 32768"   --->   Operation 3603 'select' 'select_ln392_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3604 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_55 = or i1 %overflow_109, i1 %underflow_55"   --->   Operation 3604 'or' 'or_ln392_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3605 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_167 = select i1 %or_ln392_55, i16 %select_ln392_164, i16 %tp_V_166"   --->   Operation 3605 'select' 'tp_V_167' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3606 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_320 = mul i32 %sext_ln1317, i32 %sext_ln198_56"   --->   Operation 3606 'mul' 'r_V_320' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3607 [1/1] (0.00ns)   --->   "%p_Result_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_320, i32 31"   --->   Operation 3607 'bitselect' 'p_Result_289' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3608 [1/1] (0.00ns)   --->   "%tp_V_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_320, i32 10, i32 25"   --->   Operation 3608 'partselect' 'tp_V_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3609 [1/1] (0.00ns)   --->   "%p_Result_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_320, i32 25"   --->   Operation 3609 'bitselect' 'p_Result_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_320, i32 9"   --->   Operation 3610 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3611 [1/1] (0.00ns)   --->   "%zext_ln423_56 = zext i1 %tmp_491"   --->   Operation 3611 'zext' 'zext_ln423_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3612 [1/1] (0.85ns)   --->   "%tp_V_169 = add i16 %zext_ln423_56, i16 %tp_V_168"   --->   Operation 3612 'add' 'tp_V_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3613 [1/1] (0.00ns)   --->   "%p_Result_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_169, i32 15"   --->   Operation 3613 'bitselect' 'p_Result_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3614 [1/1] (0.28ns)   --->   "%xor_ln942_112 = xor i1 %p_Result_291, i1 1"   --->   Operation 3614 'xor' 'xor_ln942_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3615 [1/1] (0.28ns)   --->   "%carry_113 = and i1 %p_Result_290, i1 %xor_ln942_112"   --->   Operation 3615 'and' 'carry_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3616 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_320, i32 27, i32 31"   --->   Operation 3616 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3617 [1/1] (0.75ns)   --->   "%Range2_all_ones_56 = icmp_eq  i5 %tmp_179, i5 31"   --->   Operation 3617 'icmp' 'Range2_all_ones_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_320, i32 26, i32 31"   --->   Operation 3618 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3619 [1/1] (0.78ns)   --->   "%Range1_all_ones_112 = icmp_eq  i6 %tmp_180, i6 63"   --->   Operation 3619 'icmp' 'Range1_all_ones_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3620 [1/1] (0.78ns)   --->   "%Range1_all_zeros_56 = icmp_eq  i6 %tmp_180, i6 0"   --->   Operation 3620 'icmp' 'Range1_all_zeros_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%deleted_zeros_56 = select i1 %carry_113, i1 %Range1_all_ones_112, i1 %Range1_all_zeros_56"   --->   Operation 3621 'select' 'deleted_zeros_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_320, i32 26"   --->   Operation 3622 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%xor_ln936_56 = xor i1 %tmp_493, i1 1"   --->   Operation 3623 'xor' 'xor_ln936_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%and_ln936_56 = and i1 %Range2_all_ones_56, i1 %xor_ln936_56"   --->   Operation 3624 'and' 'and_ln936_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%deleted_ones_112 = select i1 %carry_113, i1 %and_ln936_56, i1 %Range1_all_ones_112"   --->   Operation 3625 'select' 'deleted_ones_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_56)   --->   "%and_ln937_56 = and i1 %carry_113, i1 %Range1_all_ones_112"   --->   Operation 3626 'and' 'and_ln937_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%xor_ln941_168 = xor i1 %deleted_zeros_56, i1 1"   --->   Operation 3627 'xor' 'xor_ln941_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%or_ln941_56 = or i1 %p_Result_291, i1 %xor_ln941_168"   --->   Operation 3628 'or' 'or_ln941_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%xor_ln941_169 = xor i1 %p_Result_289, i1 1"   --->   Operation 3629 'xor' 'xor_ln941_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3630 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_112 = and i1 %or_ln941_56, i1 %xor_ln941_169"   --->   Operation 3630 'and' 'overflow_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_56)   --->   "%xor_ln942_113 = xor i1 %deleted_ones_112, i1 1"   --->   Operation 3631 'xor' 'xor_ln942_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3632 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_56 = or i1 %xor_ln942_112, i1 %xor_ln942_113"   --->   Operation 3632 'or' 'or_ln942_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_56)   --->   "%xor_ln942_568 = xor i1 %and_ln937_56, i1 %or_ln942_56"   --->   Operation 3633 'xor' 'xor_ln942_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_56)   --->   "%underflow_56 = and i1 %xor_ln942_568, i1 %p_Result_289"   --->   Operation 3634 'and' 'underflow_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node tp_V_170)   --->   "%select_ln392_168 = select i1 %overflow_112, i16 32767, i16 32768"   --->   Operation 3635 'select' 'select_ln392_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3636 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_56 = or i1 %overflow_112, i1 %underflow_56"   --->   Operation 3636 'or' 'or_ln392_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3637 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_170 = select i1 %or_ln392_56, i16 %select_ln392_168, i16 %tp_V_169"   --->   Operation 3637 'select' 'tp_V_170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3638 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_321 = mul i32 %sext_ln1317_1, i32 %sext_ln198_57"   --->   Operation 3638 'mul' 'r_V_321' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3639 [1/1] (0.00ns)   --->   "%p_Result_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_321, i32 31"   --->   Operation 3639 'bitselect' 'p_Result_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3640 [1/1] (0.00ns)   --->   "%tp_V_171 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_321, i32 10, i32 25"   --->   Operation 3640 'partselect' 'tp_V_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3641 [1/1] (0.00ns)   --->   "%p_Result_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_321, i32 25"   --->   Operation 3641 'bitselect' 'p_Result_293' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3642 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_321, i32 9"   --->   Operation 3642 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3643 [1/1] (0.00ns)   --->   "%zext_ln423_57 = zext i1 %tmp_496"   --->   Operation 3643 'zext' 'zext_ln423_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3644 [1/1] (0.85ns)   --->   "%tp_V_172 = add i16 %zext_ln423_57, i16 %tp_V_171"   --->   Operation 3644 'add' 'tp_V_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3645 [1/1] (0.00ns)   --->   "%p_Result_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_172, i32 15"   --->   Operation 3645 'bitselect' 'p_Result_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3646 [1/1] (0.28ns)   --->   "%xor_ln942_114 = xor i1 %p_Result_294, i1 1"   --->   Operation 3646 'xor' 'xor_ln942_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3647 [1/1] (0.28ns)   --->   "%carry_115 = and i1 %p_Result_293, i1 %xor_ln942_114"   --->   Operation 3647 'and' 'carry_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3648 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_321, i32 27, i32 31"   --->   Operation 3648 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3649 [1/1] (0.75ns)   --->   "%Range2_all_ones_57 = icmp_eq  i5 %tmp_181, i5 31"   --->   Operation 3649 'icmp' 'Range2_all_ones_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_321, i32 26, i32 31"   --->   Operation 3650 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3651 [1/1] (0.78ns)   --->   "%Range1_all_ones_113 = icmp_eq  i6 %tmp_182, i6 63"   --->   Operation 3651 'icmp' 'Range1_all_ones_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3652 [1/1] (0.78ns)   --->   "%Range1_all_zeros_57 = icmp_eq  i6 %tmp_182, i6 0"   --->   Operation 3652 'icmp' 'Range1_all_zeros_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%deleted_zeros_57 = select i1 %carry_115, i1 %Range1_all_ones_113, i1 %Range1_all_zeros_57"   --->   Operation 3653 'select' 'deleted_zeros_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_321, i32 26"   --->   Operation 3654 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%xor_ln936_57 = xor i1 %tmp_499, i1 1"   --->   Operation 3655 'xor' 'xor_ln936_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%and_ln936_57 = and i1 %Range2_all_ones_57, i1 %xor_ln936_57"   --->   Operation 3656 'and' 'and_ln936_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%deleted_ones_113 = select i1 %carry_115, i1 %and_ln936_57, i1 %Range1_all_ones_113"   --->   Operation 3657 'select' 'deleted_ones_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_57)   --->   "%and_ln937_57 = and i1 %carry_115, i1 %Range1_all_ones_113"   --->   Operation 3658 'and' 'and_ln937_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%xor_ln941_170 = xor i1 %deleted_zeros_57, i1 1"   --->   Operation 3659 'xor' 'xor_ln941_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%or_ln941_57 = or i1 %p_Result_294, i1 %xor_ln941_170"   --->   Operation 3660 'or' 'or_ln941_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%xor_ln941_171 = xor i1 %p_Result_292, i1 1"   --->   Operation 3661 'xor' 'xor_ln941_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3662 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_113 = and i1 %or_ln941_57, i1 %xor_ln941_171"   --->   Operation 3662 'and' 'overflow_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_57)   --->   "%xor_ln942_115 = xor i1 %deleted_ones_113, i1 1"   --->   Operation 3663 'xor' 'xor_ln942_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3664 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_57 = or i1 %xor_ln942_114, i1 %xor_ln942_115"   --->   Operation 3664 'or' 'or_ln942_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_57)   --->   "%xor_ln942_569 = xor i1 %and_ln937_57, i1 %or_ln942_57"   --->   Operation 3665 'xor' 'xor_ln942_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_57)   --->   "%underflow_57 = and i1 %xor_ln942_569, i1 %p_Result_292"   --->   Operation 3666 'and' 'underflow_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node tp_V_173)   --->   "%select_ln392_170 = select i1 %overflow_113, i16 32767, i16 32768"   --->   Operation 3667 'select' 'select_ln392_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3668 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_57 = or i1 %overflow_113, i1 %underflow_57"   --->   Operation 3668 'or' 'or_ln392_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3669 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_173 = select i1 %or_ln392_57, i16 %select_ln392_170, i16 %tp_V_172"   --->   Operation 3669 'select' 'tp_V_173' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3670 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_322 = mul i32 %sext_ln1317_2, i32 %sext_ln198_58"   --->   Operation 3670 'mul' 'r_V_322' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3671 [1/1] (0.00ns)   --->   "%p_Result_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_322, i32 31"   --->   Operation 3671 'bitselect' 'p_Result_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3672 [1/1] (0.00ns)   --->   "%tp_V_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_322, i32 10, i32 25"   --->   Operation 3672 'partselect' 'tp_V_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3673 [1/1] (0.00ns)   --->   "%p_Result_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_322, i32 25"   --->   Operation 3673 'bitselect' 'p_Result_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3674 [1/1] (0.00ns)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_322, i32 9"   --->   Operation 3674 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3675 [1/1] (0.00ns)   --->   "%zext_ln423_58 = zext i1 %tmp_504"   --->   Operation 3675 'zext' 'zext_ln423_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3676 [1/1] (0.85ns)   --->   "%tp_V_175 = add i16 %zext_ln423_58, i16 %tp_V_174"   --->   Operation 3676 'add' 'tp_V_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3677 [1/1] (0.00ns)   --->   "%p_Result_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_175, i32 15"   --->   Operation 3677 'bitselect' 'p_Result_299' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3678 [1/1] (0.28ns)   --->   "%xor_ln942_116 = xor i1 %p_Result_299, i1 1"   --->   Operation 3678 'xor' 'xor_ln942_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3679 [1/1] (0.28ns)   --->   "%carry_117 = and i1 %p_Result_298, i1 %xor_ln942_116"   --->   Operation 3679 'and' 'carry_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_322, i32 27, i32 31"   --->   Operation 3680 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3681 [1/1] (0.75ns)   --->   "%Range2_all_ones_58 = icmp_eq  i5 %tmp_184, i5 31"   --->   Operation 3681 'icmp' 'Range2_all_ones_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3682 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_322, i32 26, i32 31"   --->   Operation 3682 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3683 [1/1] (0.78ns)   --->   "%Range1_all_ones_115 = icmp_eq  i6 %tmp_186, i6 63"   --->   Operation 3683 'icmp' 'Range1_all_ones_115' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3684 [1/1] (0.78ns)   --->   "%Range1_all_zeros_58 = icmp_eq  i6 %tmp_186, i6 0"   --->   Operation 3684 'icmp' 'Range1_all_zeros_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%deleted_zeros_58 = select i1 %carry_117, i1 %Range1_all_ones_115, i1 %Range1_all_zeros_58"   --->   Operation 3685 'select' 'deleted_zeros_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_322, i32 26"   --->   Operation 3686 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%xor_ln936_58 = xor i1 %tmp_506, i1 1"   --->   Operation 3687 'xor' 'xor_ln936_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%and_ln936_58 = and i1 %Range2_all_ones_58, i1 %xor_ln936_58"   --->   Operation 3688 'and' 'and_ln936_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%deleted_ones_115 = select i1 %carry_117, i1 %and_ln936_58, i1 %Range1_all_ones_115"   --->   Operation 3689 'select' 'deleted_ones_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_58)   --->   "%and_ln937_58 = and i1 %carry_117, i1 %Range1_all_ones_115"   --->   Operation 3690 'and' 'and_ln937_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%xor_ln941_173 = xor i1 %deleted_zeros_58, i1 1"   --->   Operation 3691 'xor' 'xor_ln941_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%or_ln941_58 = or i1 %p_Result_299, i1 %xor_ln941_173"   --->   Operation 3692 'or' 'or_ln941_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%xor_ln941_174 = xor i1 %p_Result_297, i1 1"   --->   Operation 3693 'xor' 'xor_ln941_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3694 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_115 = and i1 %or_ln941_58, i1 %xor_ln941_174"   --->   Operation 3694 'and' 'overflow_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_58)   --->   "%xor_ln942_117 = xor i1 %deleted_ones_115, i1 1"   --->   Operation 3695 'xor' 'xor_ln942_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3696 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_58 = or i1 %xor_ln942_116, i1 %xor_ln942_117"   --->   Operation 3696 'or' 'or_ln942_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_58)   --->   "%xor_ln942_570 = xor i1 %and_ln937_58, i1 %or_ln942_58"   --->   Operation 3697 'xor' 'xor_ln942_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_58)   --->   "%underflow_58 = and i1 %xor_ln942_570, i1 %p_Result_297"   --->   Operation 3698 'and' 'underflow_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node tp_V_176)   --->   "%select_ln392_173 = select i1 %overflow_115, i16 32767, i16 32768"   --->   Operation 3699 'select' 'select_ln392_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3700 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_58 = or i1 %overflow_115, i1 %underflow_58"   --->   Operation 3700 'or' 'or_ln392_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3701 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_176 = select i1 %or_ln392_58, i16 %select_ln392_173, i16 %tp_V_175"   --->   Operation 3701 'select' 'tp_V_176' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3702 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_323 = mul i32 %sext_ln1317_3, i32 %sext_ln198_59"   --->   Operation 3702 'mul' 'r_V_323' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3703 [1/1] (0.00ns)   --->   "%p_Result_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_323, i32 31"   --->   Operation 3703 'bitselect' 'p_Result_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3704 [1/1] (0.00ns)   --->   "%tp_V_177 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_323, i32 10, i32 25"   --->   Operation 3704 'partselect' 'tp_V_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3705 [1/1] (0.00ns)   --->   "%p_Result_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_323, i32 25"   --->   Operation 3705 'bitselect' 'p_Result_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3706 [1/1] (0.00ns)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_323, i32 9"   --->   Operation 3706 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3707 [1/1] (0.00ns)   --->   "%zext_ln423_59 = zext i1 %tmp_512"   --->   Operation 3707 'zext' 'zext_ln423_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3708 [1/1] (0.85ns)   --->   "%tp_V_178 = add i16 %zext_ln423_59, i16 %tp_V_177"   --->   Operation 3708 'add' 'tp_V_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3709 [1/1] (0.00ns)   --->   "%p_Result_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_178, i32 15"   --->   Operation 3709 'bitselect' 'p_Result_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3710 [1/1] (0.28ns)   --->   "%xor_ln942_118 = xor i1 %p_Result_304, i1 1"   --->   Operation 3710 'xor' 'xor_ln942_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3711 [1/1] (0.28ns)   --->   "%carry_119 = and i1 %p_Result_303, i1 %xor_ln942_118"   --->   Operation 3711 'and' 'carry_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_323, i32 27, i32 31"   --->   Operation 3712 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3713 [1/1] (0.75ns)   --->   "%Range2_all_ones_59 = icmp_eq  i5 %tmp_187, i5 31"   --->   Operation 3713 'icmp' 'Range2_all_ones_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3714 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_323, i32 26, i32 31"   --->   Operation 3714 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3715 [1/1] (0.78ns)   --->   "%Range1_all_ones_117 = icmp_eq  i6 %tmp_188, i6 63"   --->   Operation 3715 'icmp' 'Range1_all_ones_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3716 [1/1] (0.78ns)   --->   "%Range1_all_zeros_59 = icmp_eq  i6 %tmp_188, i6 0"   --->   Operation 3716 'icmp' 'Range1_all_zeros_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%deleted_zeros_59 = select i1 %carry_119, i1 %Range1_all_ones_117, i1 %Range1_all_zeros_59"   --->   Operation 3717 'select' 'deleted_zeros_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_323, i32 26"   --->   Operation 3718 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%xor_ln936_59 = xor i1 %tmp_514, i1 1"   --->   Operation 3719 'xor' 'xor_ln936_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%and_ln936_59 = and i1 %Range2_all_ones_59, i1 %xor_ln936_59"   --->   Operation 3720 'and' 'and_ln936_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%deleted_ones_117 = select i1 %carry_119, i1 %and_ln936_59, i1 %Range1_all_ones_117"   --->   Operation 3721 'select' 'deleted_ones_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_59)   --->   "%and_ln937_59 = and i1 %carry_119, i1 %Range1_all_ones_117"   --->   Operation 3722 'and' 'and_ln937_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%xor_ln941_176 = xor i1 %deleted_zeros_59, i1 1"   --->   Operation 3723 'xor' 'xor_ln941_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%or_ln941_59 = or i1 %p_Result_304, i1 %xor_ln941_176"   --->   Operation 3724 'or' 'or_ln941_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%xor_ln941_177 = xor i1 %p_Result_302, i1 1"   --->   Operation 3725 'xor' 'xor_ln941_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3726 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_117 = and i1 %or_ln941_59, i1 %xor_ln941_177"   --->   Operation 3726 'and' 'overflow_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_59)   --->   "%xor_ln942_119 = xor i1 %deleted_ones_117, i1 1"   --->   Operation 3727 'xor' 'xor_ln942_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3728 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_59 = or i1 %xor_ln942_118, i1 %xor_ln942_119"   --->   Operation 3728 'or' 'or_ln942_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_59)   --->   "%xor_ln942_571 = xor i1 %and_ln937_59, i1 %or_ln942_59"   --->   Operation 3729 'xor' 'xor_ln942_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_59)   --->   "%underflow_59 = and i1 %xor_ln942_571, i1 %p_Result_302"   --->   Operation 3730 'and' 'underflow_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node tp_V_179)   --->   "%select_ln392_176 = select i1 %overflow_117, i16 32767, i16 32768"   --->   Operation 3731 'select' 'select_ln392_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3732 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_59 = or i1 %overflow_117, i1 %underflow_59"   --->   Operation 3732 'or' 'or_ln392_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3733 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_179 = select i1 %or_ln392_59, i16 %select_ln392_176, i16 %tp_V_178"   --->   Operation 3733 'select' 'tp_V_179' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3734 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_324 = mul i32 %sext_ln1317, i32 %sext_ln198_60"   --->   Operation 3734 'mul' 'r_V_324' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3735 [1/1] (0.00ns)   --->   "%p_Result_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_324, i32 31"   --->   Operation 3735 'bitselect' 'p_Result_309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3736 [1/1] (0.00ns)   --->   "%tp_V_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_324, i32 10, i32 25"   --->   Operation 3736 'partselect' 'tp_V_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3737 [1/1] (0.00ns)   --->   "%p_Result_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_324, i32 25"   --->   Operation 3737 'bitselect' 'p_Result_310' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3738 [1/1] (0.00ns)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_324, i32 9"   --->   Operation 3738 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3739 [1/1] (0.00ns)   --->   "%zext_ln423_60 = zext i1 %tmp_522"   --->   Operation 3739 'zext' 'zext_ln423_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3740 [1/1] (0.85ns)   --->   "%tp_V_181 = add i16 %zext_ln423_60, i16 %tp_V_180"   --->   Operation 3740 'add' 'tp_V_181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3741 [1/1] (0.00ns)   --->   "%p_Result_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_181, i32 15"   --->   Operation 3741 'bitselect' 'p_Result_311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3742 [1/1] (0.28ns)   --->   "%xor_ln942_120 = xor i1 %p_Result_311, i1 1"   --->   Operation 3742 'xor' 'xor_ln942_120' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3743 [1/1] (0.28ns)   --->   "%carry_121 = and i1 %p_Result_310, i1 %xor_ln942_120"   --->   Operation 3743 'and' 'carry_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3744 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_324, i32 27, i32 31"   --->   Operation 3744 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3745 [1/1] (0.75ns)   --->   "%Range2_all_ones_60 = icmp_eq  i5 %tmp_189, i5 31"   --->   Operation 3745 'icmp' 'Range2_all_ones_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3746 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_324, i32 26, i32 31"   --->   Operation 3746 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3747 [1/1] (0.78ns)   --->   "%Range1_all_ones_120 = icmp_eq  i6 %tmp_191, i6 63"   --->   Operation 3747 'icmp' 'Range1_all_ones_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3748 [1/1] (0.78ns)   --->   "%Range1_all_zeros_60 = icmp_eq  i6 %tmp_191, i6 0"   --->   Operation 3748 'icmp' 'Range1_all_zeros_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%deleted_zeros_60 = select i1 %carry_121, i1 %Range1_all_ones_120, i1 %Range1_all_zeros_60"   --->   Operation 3749 'select' 'deleted_zeros_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_324, i32 26"   --->   Operation 3750 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%xor_ln936_60 = xor i1 %tmp_524, i1 1"   --->   Operation 3751 'xor' 'xor_ln936_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%and_ln936_60 = and i1 %Range2_all_ones_60, i1 %xor_ln936_60"   --->   Operation 3752 'and' 'and_ln936_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%deleted_ones_120 = select i1 %carry_121, i1 %and_ln936_60, i1 %Range1_all_ones_120"   --->   Operation 3753 'select' 'deleted_ones_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_60)   --->   "%and_ln937_60 = and i1 %carry_121, i1 %Range1_all_ones_120"   --->   Operation 3754 'and' 'and_ln937_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%xor_ln941_180 = xor i1 %deleted_zeros_60, i1 1"   --->   Operation 3755 'xor' 'xor_ln941_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%or_ln941_60 = or i1 %p_Result_311, i1 %xor_ln941_180"   --->   Operation 3756 'or' 'or_ln941_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%xor_ln941_181 = xor i1 %p_Result_309, i1 1"   --->   Operation 3757 'xor' 'xor_ln941_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3758 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_120 = and i1 %or_ln941_60, i1 %xor_ln941_181"   --->   Operation 3758 'and' 'overflow_120' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_60)   --->   "%xor_ln942_121 = xor i1 %deleted_ones_120, i1 1"   --->   Operation 3759 'xor' 'xor_ln942_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3760 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_60 = or i1 %xor_ln942_120, i1 %xor_ln942_121"   --->   Operation 3760 'or' 'or_ln942_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_60)   --->   "%xor_ln942_572 = xor i1 %and_ln937_60, i1 %or_ln942_60"   --->   Operation 3761 'xor' 'xor_ln942_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_60)   --->   "%underflow_60 = and i1 %xor_ln942_572, i1 %p_Result_309"   --->   Operation 3762 'and' 'underflow_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node tp_V_182)   --->   "%select_ln392_180 = select i1 %overflow_120, i16 32767, i16 32768"   --->   Operation 3763 'select' 'select_ln392_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3764 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_60 = or i1 %overflow_120, i1 %underflow_60"   --->   Operation 3764 'or' 'or_ln392_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3765 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_182 = select i1 %or_ln392_60, i16 %select_ln392_180, i16 %tp_V_181"   --->   Operation 3765 'select' 'tp_V_182' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3766 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_325 = mul i32 %sext_ln1317_1, i32 %sext_ln198_61"   --->   Operation 3766 'mul' 'r_V_325' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3767 [1/1] (0.00ns)   --->   "%p_Result_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_325, i32 31"   --->   Operation 3767 'bitselect' 'p_Result_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3768 [1/1] (0.00ns)   --->   "%tp_V_183 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_325, i32 10, i32 25"   --->   Operation 3768 'partselect' 'tp_V_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3769 [1/1] (0.00ns)   --->   "%p_Result_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_325, i32 25"   --->   Operation 3769 'bitselect' 'p_Result_313' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3770 [1/1] (0.00ns)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_325, i32 9"   --->   Operation 3770 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3771 [1/1] (0.00ns)   --->   "%zext_ln423_61 = zext i1 %tmp_528"   --->   Operation 3771 'zext' 'zext_ln423_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3772 [1/1] (0.85ns)   --->   "%tp_V_184 = add i16 %zext_ln423_61, i16 %tp_V_183"   --->   Operation 3772 'add' 'tp_V_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3773 [1/1] (0.00ns)   --->   "%p_Result_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_184, i32 15"   --->   Operation 3773 'bitselect' 'p_Result_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3774 [1/1] (0.28ns)   --->   "%xor_ln942_122 = xor i1 %p_Result_314, i1 1"   --->   Operation 3774 'xor' 'xor_ln942_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3775 [1/1] (0.28ns)   --->   "%carry_123 = and i1 %p_Result_313, i1 %xor_ln942_122"   --->   Operation 3775 'and' 'carry_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3776 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_325, i32 27, i32 31"   --->   Operation 3776 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3777 [1/1] (0.75ns)   --->   "%Range2_all_ones_61 = icmp_eq  i5 %tmp_193, i5 31"   --->   Operation 3777 'icmp' 'Range2_all_ones_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3778 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_325, i32 26, i32 31"   --->   Operation 3778 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3779 [1/1] (0.78ns)   --->   "%Range1_all_ones_121 = icmp_eq  i6 %tmp_194, i6 63"   --->   Operation 3779 'icmp' 'Range1_all_ones_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3780 [1/1] (0.78ns)   --->   "%Range1_all_zeros_61 = icmp_eq  i6 %tmp_194, i6 0"   --->   Operation 3780 'icmp' 'Range1_all_zeros_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%deleted_zeros_61 = select i1 %carry_123, i1 %Range1_all_ones_121, i1 %Range1_all_zeros_61"   --->   Operation 3781 'select' 'deleted_zeros_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_325, i32 26"   --->   Operation 3782 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%xor_ln936_61 = xor i1 %tmp_530, i1 1"   --->   Operation 3783 'xor' 'xor_ln936_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%and_ln936_61 = and i1 %Range2_all_ones_61, i1 %xor_ln936_61"   --->   Operation 3784 'and' 'and_ln936_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%deleted_ones_121 = select i1 %carry_123, i1 %and_ln936_61, i1 %Range1_all_ones_121"   --->   Operation 3785 'select' 'deleted_ones_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_61)   --->   "%and_ln937_61 = and i1 %carry_123, i1 %Range1_all_ones_121"   --->   Operation 3786 'and' 'and_ln937_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%xor_ln941_182 = xor i1 %deleted_zeros_61, i1 1"   --->   Operation 3787 'xor' 'xor_ln941_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%or_ln941_61 = or i1 %p_Result_314, i1 %xor_ln941_182"   --->   Operation 3788 'or' 'or_ln941_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%xor_ln941_183 = xor i1 %p_Result_312, i1 1"   --->   Operation 3789 'xor' 'xor_ln941_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3790 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_121 = and i1 %or_ln941_61, i1 %xor_ln941_183"   --->   Operation 3790 'and' 'overflow_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_61)   --->   "%xor_ln942_123 = xor i1 %deleted_ones_121, i1 1"   --->   Operation 3791 'xor' 'xor_ln942_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3792 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_61 = or i1 %xor_ln942_122, i1 %xor_ln942_123"   --->   Operation 3792 'or' 'or_ln942_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_61)   --->   "%xor_ln942_573 = xor i1 %and_ln937_61, i1 %or_ln942_61"   --->   Operation 3793 'xor' 'xor_ln942_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_61)   --->   "%underflow_61 = and i1 %xor_ln942_573, i1 %p_Result_312"   --->   Operation 3794 'and' 'underflow_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node tp_V_185)   --->   "%select_ln392_182 = select i1 %overflow_121, i16 32767, i16 32768"   --->   Operation 3795 'select' 'select_ln392_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3796 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_61 = or i1 %overflow_121, i1 %underflow_61"   --->   Operation 3796 'or' 'or_ln392_61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3797 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_185 = select i1 %or_ln392_61, i16 %select_ln392_182, i16 %tp_V_184"   --->   Operation 3797 'select' 'tp_V_185' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3798 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_326 = mul i32 %sext_ln1317_2, i32 %sext_ln198_62"   --->   Operation 3798 'mul' 'r_V_326' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3799 [1/1] (0.00ns)   --->   "%p_Result_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_326, i32 31"   --->   Operation 3799 'bitselect' 'p_Result_317' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3800 [1/1] (0.00ns)   --->   "%tp_V_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_326, i32 10, i32 25"   --->   Operation 3800 'partselect' 'tp_V_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3801 [1/1] (0.00ns)   --->   "%p_Result_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_326, i32 25"   --->   Operation 3801 'bitselect' 'p_Result_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_326, i32 9"   --->   Operation 3802 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3803 [1/1] (0.00ns)   --->   "%zext_ln423_62 = zext i1 %tmp_536"   --->   Operation 3803 'zext' 'zext_ln423_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3804 [1/1] (0.85ns)   --->   "%tp_V_187 = add i16 %zext_ln423_62, i16 %tp_V_186"   --->   Operation 3804 'add' 'tp_V_187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3805 [1/1] (0.00ns)   --->   "%p_Result_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_187, i32 15"   --->   Operation 3805 'bitselect' 'p_Result_319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3806 [1/1] (0.28ns)   --->   "%xor_ln942_124 = xor i1 %p_Result_319, i1 1"   --->   Operation 3806 'xor' 'xor_ln942_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3807 [1/1] (0.28ns)   --->   "%carry_125 = and i1 %p_Result_318, i1 %xor_ln942_124"   --->   Operation 3807 'and' 'carry_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3808 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_326, i32 27, i32 31"   --->   Operation 3808 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3809 [1/1] (0.75ns)   --->   "%Range2_all_ones_62 = icmp_eq  i5 %tmp_195, i5 31"   --->   Operation 3809 'icmp' 'Range2_all_ones_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3810 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_326, i32 26, i32 31"   --->   Operation 3810 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3811 [1/1] (0.78ns)   --->   "%Range1_all_ones_123 = icmp_eq  i6 %tmp_196, i6 63"   --->   Operation 3811 'icmp' 'Range1_all_ones_123' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3812 [1/1] (0.78ns)   --->   "%Range1_all_zeros_62 = icmp_eq  i6 %tmp_196, i6 0"   --->   Operation 3812 'icmp' 'Range1_all_zeros_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%deleted_zeros_62 = select i1 %carry_125, i1 %Range1_all_ones_123, i1 %Range1_all_zeros_62"   --->   Operation 3813 'select' 'deleted_zeros_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_326, i32 26"   --->   Operation 3814 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%xor_ln936_62 = xor i1 %tmp_538, i1 1"   --->   Operation 3815 'xor' 'xor_ln936_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%and_ln936_62 = and i1 %Range2_all_ones_62, i1 %xor_ln936_62"   --->   Operation 3816 'and' 'and_ln936_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%deleted_ones_123 = select i1 %carry_125, i1 %and_ln936_62, i1 %Range1_all_ones_123"   --->   Operation 3817 'select' 'deleted_ones_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_62)   --->   "%and_ln937_62 = and i1 %carry_125, i1 %Range1_all_ones_123"   --->   Operation 3818 'and' 'and_ln937_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%xor_ln941_185 = xor i1 %deleted_zeros_62, i1 1"   --->   Operation 3819 'xor' 'xor_ln941_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%or_ln941_62 = or i1 %p_Result_319, i1 %xor_ln941_185"   --->   Operation 3820 'or' 'or_ln941_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%xor_ln941_186 = xor i1 %p_Result_317, i1 1"   --->   Operation 3821 'xor' 'xor_ln941_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3822 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_123 = and i1 %or_ln941_62, i1 %xor_ln941_186"   --->   Operation 3822 'and' 'overflow_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_62)   --->   "%xor_ln942_125 = xor i1 %deleted_ones_123, i1 1"   --->   Operation 3823 'xor' 'xor_ln942_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3824 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_62 = or i1 %xor_ln942_124, i1 %xor_ln942_125"   --->   Operation 3824 'or' 'or_ln942_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_62)   --->   "%xor_ln942_574 = xor i1 %and_ln937_62, i1 %or_ln942_62"   --->   Operation 3825 'xor' 'xor_ln942_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_62)   --->   "%underflow_62 = and i1 %xor_ln942_574, i1 %p_Result_317"   --->   Operation 3826 'and' 'underflow_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node tp_V_188)   --->   "%select_ln392_185 = select i1 %overflow_123, i16 32767, i16 32768"   --->   Operation 3827 'select' 'select_ln392_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3828 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_62 = or i1 %overflow_123, i1 %underflow_62"   --->   Operation 3828 'or' 'or_ln392_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3829 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_188 = select i1 %or_ln392_62, i16 %select_ln392_185, i16 %tp_V_187"   --->   Operation 3829 'select' 'tp_V_188' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3830 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_327 = mul i32 %sext_ln1317_3, i32 %sext_ln198_63"   --->   Operation 3830 'mul' 'r_V_327' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3831 [1/1] (0.00ns)   --->   "%p_Result_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_327, i32 31"   --->   Operation 3831 'bitselect' 'p_Result_322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3832 [1/1] (0.00ns)   --->   "%tp_V_189 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_327, i32 10, i32 25"   --->   Operation 3832 'partselect' 'tp_V_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3833 [1/1] (0.00ns)   --->   "%p_Result_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_327, i32 25"   --->   Operation 3833 'bitselect' 'p_Result_323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_327, i32 9"   --->   Operation 3834 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3835 [1/1] (0.00ns)   --->   "%zext_ln423_63 = zext i1 %tmp_544"   --->   Operation 3835 'zext' 'zext_ln423_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3836 [1/1] (0.85ns)   --->   "%tp_V_190 = add i16 %zext_ln423_63, i16 %tp_V_189"   --->   Operation 3836 'add' 'tp_V_190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3837 [1/1] (0.00ns)   --->   "%p_Result_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_190, i32 15"   --->   Operation 3837 'bitselect' 'p_Result_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3838 [1/1] (0.28ns)   --->   "%xor_ln942_126 = xor i1 %p_Result_324, i1 1"   --->   Operation 3838 'xor' 'xor_ln942_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3839 [1/1] (0.28ns)   --->   "%carry_127 = and i1 %p_Result_323, i1 %xor_ln942_126"   --->   Operation 3839 'and' 'carry_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3840 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_327, i32 27, i32 31"   --->   Operation 3840 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3841 [1/1] (0.75ns)   --->   "%Range2_all_ones_63 = icmp_eq  i5 %tmp_197, i5 31"   --->   Operation 3841 'icmp' 'Range2_all_ones_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3842 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_327, i32 26, i32 31"   --->   Operation 3842 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3843 [1/1] (0.78ns)   --->   "%Range1_all_ones_125 = icmp_eq  i6 %tmp_198, i6 63"   --->   Operation 3843 'icmp' 'Range1_all_ones_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3844 [1/1] (0.78ns)   --->   "%Range1_all_zeros_63 = icmp_eq  i6 %tmp_198, i6 0"   --->   Operation 3844 'icmp' 'Range1_all_zeros_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%deleted_zeros_63 = select i1 %carry_127, i1 %Range1_all_ones_125, i1 %Range1_all_zeros_63"   --->   Operation 3845 'select' 'deleted_zeros_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_327, i32 26"   --->   Operation 3846 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%xor_ln936_63 = xor i1 %tmp_546, i1 1"   --->   Operation 3847 'xor' 'xor_ln936_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%and_ln936_63 = and i1 %Range2_all_ones_63, i1 %xor_ln936_63"   --->   Operation 3848 'and' 'and_ln936_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%deleted_ones_125 = select i1 %carry_127, i1 %and_ln936_63, i1 %Range1_all_ones_125"   --->   Operation 3849 'select' 'deleted_ones_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_63)   --->   "%and_ln937_63 = and i1 %carry_127, i1 %Range1_all_ones_125"   --->   Operation 3850 'and' 'and_ln937_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%xor_ln941_188 = xor i1 %deleted_zeros_63, i1 1"   --->   Operation 3851 'xor' 'xor_ln941_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%or_ln941_63 = or i1 %p_Result_324, i1 %xor_ln941_188"   --->   Operation 3852 'or' 'or_ln941_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%xor_ln941_189 = xor i1 %p_Result_322, i1 1"   --->   Operation 3853 'xor' 'xor_ln941_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3854 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_125 = and i1 %or_ln941_63, i1 %xor_ln941_189"   --->   Operation 3854 'and' 'overflow_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_63)   --->   "%xor_ln942_127 = xor i1 %deleted_ones_125, i1 1"   --->   Operation 3855 'xor' 'xor_ln942_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3856 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_63 = or i1 %xor_ln942_126, i1 %xor_ln942_127"   --->   Operation 3856 'or' 'or_ln942_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_63)   --->   "%xor_ln942_575 = xor i1 %and_ln937_63, i1 %or_ln942_63"   --->   Operation 3857 'xor' 'xor_ln942_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_63)   --->   "%underflow_63 = and i1 %xor_ln942_575, i1 %p_Result_322"   --->   Operation 3858 'and' 'underflow_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node tp_V_191)   --->   "%select_ln392_188 = select i1 %overflow_125, i16 32767, i16 32768"   --->   Operation 3859 'select' 'select_ln392_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3860 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_63 = or i1 %overflow_125, i1 %underflow_63"   --->   Operation 3860 'or' 'or_ln392_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3861 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_191 = select i1 %or_ln392_63, i16 %select_ln392_188, i16 %tp_V_190"   --->   Operation 3861 'select' 'tp_V_191' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3862 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_328 = mul i32 %sext_ln1317, i32 %sext_ln198_64"   --->   Operation 3862 'mul' 'r_V_328' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3863 [1/1] (0.00ns)   --->   "%p_Result_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_328, i32 31"   --->   Operation 3863 'bitselect' 'p_Result_329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3864 [1/1] (0.00ns)   --->   "%tp_V_192 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_328, i32 10, i32 25"   --->   Operation 3864 'partselect' 'tp_V_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3865 [1/1] (0.00ns)   --->   "%p_Result_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_328, i32 25"   --->   Operation 3865 'bitselect' 'p_Result_330' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_328, i32 9"   --->   Operation 3866 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3867 [1/1] (0.00ns)   --->   "%zext_ln423_64 = zext i1 %tmp_554"   --->   Operation 3867 'zext' 'zext_ln423_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3868 [1/1] (0.85ns)   --->   "%tp_V_193 = add i16 %zext_ln423_64, i16 %tp_V_192"   --->   Operation 3868 'add' 'tp_V_193' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3869 [1/1] (0.00ns)   --->   "%p_Result_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_193, i32 15"   --->   Operation 3869 'bitselect' 'p_Result_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3870 [1/1] (0.28ns)   --->   "%xor_ln942_128 = xor i1 %p_Result_331, i1 1"   --->   Operation 3870 'xor' 'xor_ln942_128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3871 [1/1] (0.28ns)   --->   "%carry_129 = and i1 %p_Result_330, i1 %xor_ln942_128"   --->   Operation 3871 'and' 'carry_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3872 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_328, i32 27, i32 31"   --->   Operation 3872 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3873 [1/1] (0.75ns)   --->   "%Range2_all_ones_64 = icmp_eq  i5 %tmp_200, i5 31"   --->   Operation 3873 'icmp' 'Range2_all_ones_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_328, i32 26, i32 31"   --->   Operation 3874 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3875 [1/1] (0.78ns)   --->   "%Range1_all_ones_128 = icmp_eq  i6 %tmp_202, i6 63"   --->   Operation 3875 'icmp' 'Range1_all_ones_128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3876 [1/1] (0.78ns)   --->   "%Range1_all_zeros_64 = icmp_eq  i6 %tmp_202, i6 0"   --->   Operation 3876 'icmp' 'Range1_all_zeros_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%deleted_zeros_64 = select i1 %carry_129, i1 %Range1_all_ones_128, i1 %Range1_all_zeros_64"   --->   Operation 3877 'select' 'deleted_zeros_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_64)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_328, i32 26"   --->   Operation 3878 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_64)   --->   "%xor_ln936_64 = xor i1 %tmp_556, i1 1"   --->   Operation 3879 'xor' 'xor_ln936_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_64)   --->   "%and_ln936_64 = and i1 %Range2_all_ones_64, i1 %xor_ln936_64"   --->   Operation 3880 'and' 'and_ln936_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_64)   --->   "%deleted_ones_128 = select i1 %carry_129, i1 %and_ln936_64, i1 %Range1_all_ones_128"   --->   Operation 3881 'select' 'deleted_ones_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_64)   --->   "%and_ln937_64 = and i1 %carry_129, i1 %Range1_all_ones_128"   --->   Operation 3882 'and' 'and_ln937_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%xor_ln941_192 = xor i1 %deleted_zeros_64, i1 1"   --->   Operation 3883 'xor' 'xor_ln941_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%or_ln941_64 = or i1 %p_Result_331, i1 %xor_ln941_192"   --->   Operation 3884 'or' 'or_ln941_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node overflow_128)   --->   "%xor_ln941_193 = xor i1 %p_Result_329, i1 1"   --->   Operation 3885 'xor' 'xor_ln941_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3886 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_128 = and i1 %or_ln941_64, i1 %xor_ln941_193"   --->   Operation 3886 'and' 'overflow_128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_64)   --->   "%xor_ln942_129 = xor i1 %deleted_ones_128, i1 1"   --->   Operation 3887 'xor' 'xor_ln942_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3888 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_64 = or i1 %xor_ln942_128, i1 %xor_ln942_129"   --->   Operation 3888 'or' 'or_ln942_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_64)   --->   "%xor_ln942_576 = xor i1 %and_ln937_64, i1 %or_ln942_64"   --->   Operation 3889 'xor' 'xor_ln942_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_64)   --->   "%underflow_64 = and i1 %xor_ln942_576, i1 %p_Result_329"   --->   Operation 3890 'and' 'underflow_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node tp_V_194)   --->   "%select_ln392_192 = select i1 %overflow_128, i16 32767, i16 32768"   --->   Operation 3891 'select' 'select_ln392_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3892 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_64 = or i1 %overflow_128, i1 %underflow_64"   --->   Operation 3892 'or' 'or_ln392_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3893 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_194 = select i1 %or_ln392_64, i16 %select_ln392_192, i16 %tp_V_193"   --->   Operation 3893 'select' 'tp_V_194' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3894 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_329 = mul i32 %sext_ln1317_1, i32 %sext_ln198_65"   --->   Operation 3894 'mul' 'r_V_329' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3895 [1/1] (0.00ns)   --->   "%p_Result_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_329, i32 31"   --->   Operation 3895 'bitselect' 'p_Result_332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3896 [1/1] (0.00ns)   --->   "%tp_V_195 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_329, i32 10, i32 25"   --->   Operation 3896 'partselect' 'tp_V_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3897 [1/1] (0.00ns)   --->   "%p_Result_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_329, i32 25"   --->   Operation 3897 'bitselect' 'p_Result_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3898 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_329, i32 9"   --->   Operation 3898 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3899 [1/1] (0.00ns)   --->   "%zext_ln423_65 = zext i1 %tmp_559"   --->   Operation 3899 'zext' 'zext_ln423_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3900 [1/1] (0.85ns)   --->   "%tp_V_196 = add i16 %zext_ln423_65, i16 %tp_V_195"   --->   Operation 3900 'add' 'tp_V_196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3901 [1/1] (0.00ns)   --->   "%p_Result_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_196, i32 15"   --->   Operation 3901 'bitselect' 'p_Result_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3902 [1/1] (0.28ns)   --->   "%xor_ln942_130 = xor i1 %p_Result_334, i1 1"   --->   Operation 3902 'xor' 'xor_ln942_130' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3903 [1/1] (0.28ns)   --->   "%carry_131 = and i1 %p_Result_333, i1 %xor_ln942_130"   --->   Operation 3903 'and' 'carry_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3904 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_329, i32 27, i32 31"   --->   Operation 3904 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3905 [1/1] (0.75ns)   --->   "%Range2_all_ones_65 = icmp_eq  i5 %tmp_203, i5 31"   --->   Operation 3905 'icmp' 'Range2_all_ones_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3906 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_329, i32 26, i32 31"   --->   Operation 3906 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3907 [1/1] (0.78ns)   --->   "%Range1_all_ones_129 = icmp_eq  i6 %tmp_205, i6 63"   --->   Operation 3907 'icmp' 'Range1_all_ones_129' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3908 [1/1] (0.78ns)   --->   "%Range1_all_zeros_65 = icmp_eq  i6 %tmp_205, i6 0"   --->   Operation 3908 'icmp' 'Range1_all_zeros_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%deleted_zeros_65 = select i1 %carry_131, i1 %Range1_all_ones_129, i1 %Range1_all_zeros_65"   --->   Operation 3909 'select' 'deleted_zeros_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_65)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_329, i32 26"   --->   Operation 3910 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_65)   --->   "%xor_ln936_65 = xor i1 %tmp_562, i1 1"   --->   Operation 3911 'xor' 'xor_ln936_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_65)   --->   "%and_ln936_65 = and i1 %Range2_all_ones_65, i1 %xor_ln936_65"   --->   Operation 3912 'and' 'and_ln936_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_65)   --->   "%deleted_ones_129 = select i1 %carry_131, i1 %and_ln936_65, i1 %Range1_all_ones_129"   --->   Operation 3913 'select' 'deleted_ones_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_65)   --->   "%and_ln937_65 = and i1 %carry_131, i1 %Range1_all_ones_129"   --->   Operation 3914 'and' 'and_ln937_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%xor_ln941_194 = xor i1 %deleted_zeros_65, i1 1"   --->   Operation 3915 'xor' 'xor_ln941_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%or_ln941_65 = or i1 %p_Result_334, i1 %xor_ln941_194"   --->   Operation 3916 'or' 'or_ln941_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node overflow_129)   --->   "%xor_ln941_195 = xor i1 %p_Result_332, i1 1"   --->   Operation 3917 'xor' 'xor_ln941_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3918 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_129 = and i1 %or_ln941_65, i1 %xor_ln941_195"   --->   Operation 3918 'and' 'overflow_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_65)   --->   "%xor_ln942_131 = xor i1 %deleted_ones_129, i1 1"   --->   Operation 3919 'xor' 'xor_ln942_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3920 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_65 = or i1 %xor_ln942_130, i1 %xor_ln942_131"   --->   Operation 3920 'or' 'or_ln942_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_65)   --->   "%xor_ln942_577 = xor i1 %and_ln937_65, i1 %or_ln942_65"   --->   Operation 3921 'xor' 'xor_ln942_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_65)   --->   "%underflow_65 = and i1 %xor_ln942_577, i1 %p_Result_332"   --->   Operation 3922 'and' 'underflow_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node tp_V_197)   --->   "%select_ln392_194 = select i1 %overflow_129, i16 32767, i16 32768"   --->   Operation 3923 'select' 'select_ln392_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3924 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_65 = or i1 %overflow_129, i1 %underflow_65"   --->   Operation 3924 'or' 'or_ln392_65' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3925 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_197 = select i1 %or_ln392_65, i16 %select_ln392_194, i16 %tp_V_196"   --->   Operation 3925 'select' 'tp_V_197' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3926 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_330 = mul i32 %sext_ln1317_2, i32 %sext_ln198_66"   --->   Operation 3926 'mul' 'r_V_330' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3927 [1/1] (0.00ns)   --->   "%p_Result_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_330, i32 31"   --->   Operation 3927 'bitselect' 'p_Result_337' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3928 [1/1] (0.00ns)   --->   "%tp_V_198 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_330, i32 10, i32 25"   --->   Operation 3928 'partselect' 'tp_V_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3929 [1/1] (0.00ns)   --->   "%p_Result_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_330, i32 25"   --->   Operation 3929 'bitselect' 'p_Result_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3930 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_330, i32 9"   --->   Operation 3930 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3931 [1/1] (0.00ns)   --->   "%zext_ln423_66 = zext i1 %tmp_567"   --->   Operation 3931 'zext' 'zext_ln423_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3932 [1/1] (0.85ns)   --->   "%tp_V_199 = add i16 %zext_ln423_66, i16 %tp_V_198"   --->   Operation 3932 'add' 'tp_V_199' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3933 [1/1] (0.00ns)   --->   "%p_Result_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_199, i32 15"   --->   Operation 3933 'bitselect' 'p_Result_339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3934 [1/1] (0.28ns)   --->   "%xor_ln942_132 = xor i1 %p_Result_339, i1 1"   --->   Operation 3934 'xor' 'xor_ln942_132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3935 [1/1] (0.28ns)   --->   "%carry_133 = and i1 %p_Result_338, i1 %xor_ln942_132"   --->   Operation 3935 'and' 'carry_133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3936 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_330, i32 27, i32 31"   --->   Operation 3936 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3937 [1/1] (0.75ns)   --->   "%Range2_all_ones_66 = icmp_eq  i5 %tmp_207, i5 31"   --->   Operation 3937 'icmp' 'Range2_all_ones_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3938 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_330, i32 26, i32 31"   --->   Operation 3938 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3939 [1/1] (0.78ns)   --->   "%Range1_all_ones_131 = icmp_eq  i6 %tmp_208, i6 63"   --->   Operation 3939 'icmp' 'Range1_all_ones_131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3940 [1/1] (0.78ns)   --->   "%Range1_all_zeros_66 = icmp_eq  i6 %tmp_208, i6 0"   --->   Operation 3940 'icmp' 'Range1_all_zeros_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%deleted_zeros_66 = select i1 %carry_133, i1 %Range1_all_ones_131, i1 %Range1_all_zeros_66"   --->   Operation 3941 'select' 'deleted_zeros_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_66)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_330, i32 26"   --->   Operation 3942 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_66)   --->   "%xor_ln936_66 = xor i1 %tmp_569, i1 1"   --->   Operation 3943 'xor' 'xor_ln936_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_66)   --->   "%and_ln936_66 = and i1 %Range2_all_ones_66, i1 %xor_ln936_66"   --->   Operation 3944 'and' 'and_ln936_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_66)   --->   "%deleted_ones_131 = select i1 %carry_133, i1 %and_ln936_66, i1 %Range1_all_ones_131"   --->   Operation 3945 'select' 'deleted_ones_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_66)   --->   "%and_ln937_66 = and i1 %carry_133, i1 %Range1_all_ones_131"   --->   Operation 3946 'and' 'and_ln937_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%xor_ln941_197 = xor i1 %deleted_zeros_66, i1 1"   --->   Operation 3947 'xor' 'xor_ln941_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%or_ln941_66 = or i1 %p_Result_339, i1 %xor_ln941_197"   --->   Operation 3948 'or' 'or_ln941_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node overflow_131)   --->   "%xor_ln941_198 = xor i1 %p_Result_337, i1 1"   --->   Operation 3949 'xor' 'xor_ln941_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3950 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_131 = and i1 %or_ln941_66, i1 %xor_ln941_198"   --->   Operation 3950 'and' 'overflow_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_66)   --->   "%xor_ln942_133 = xor i1 %deleted_ones_131, i1 1"   --->   Operation 3951 'xor' 'xor_ln942_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3952 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_66 = or i1 %xor_ln942_132, i1 %xor_ln942_133"   --->   Operation 3952 'or' 'or_ln942_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_66)   --->   "%xor_ln942_578 = xor i1 %and_ln937_66, i1 %or_ln942_66"   --->   Operation 3953 'xor' 'xor_ln942_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_66)   --->   "%underflow_66 = and i1 %xor_ln942_578, i1 %p_Result_337"   --->   Operation 3954 'and' 'underflow_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node tp_V_200)   --->   "%select_ln392_197 = select i1 %overflow_131, i16 32767, i16 32768"   --->   Operation 3955 'select' 'select_ln392_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3956 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_66 = or i1 %overflow_131, i1 %underflow_66"   --->   Operation 3956 'or' 'or_ln392_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3957 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_200 = select i1 %or_ln392_66, i16 %select_ln392_197, i16 %tp_V_199"   --->   Operation 3957 'select' 'tp_V_200' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3958 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_331 = mul i32 %sext_ln1317_3, i32 %sext_ln198_67"   --->   Operation 3958 'mul' 'r_V_331' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3959 [1/1] (0.00ns)   --->   "%p_Result_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_331, i32 31"   --->   Operation 3959 'bitselect' 'p_Result_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3960 [1/1] (0.00ns)   --->   "%tp_V_201 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_331, i32 10, i32 25"   --->   Operation 3960 'partselect' 'tp_V_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3961 [1/1] (0.00ns)   --->   "%p_Result_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_331, i32 25"   --->   Operation 3961 'bitselect' 'p_Result_343' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3962 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_331, i32 9"   --->   Operation 3962 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3963 [1/1] (0.00ns)   --->   "%zext_ln423_67 = zext i1 %tmp_575"   --->   Operation 3963 'zext' 'zext_ln423_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3964 [1/1] (0.85ns)   --->   "%tp_V_202 = add i16 %zext_ln423_67, i16 %tp_V_201"   --->   Operation 3964 'add' 'tp_V_202' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3965 [1/1] (0.00ns)   --->   "%p_Result_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_202, i32 15"   --->   Operation 3965 'bitselect' 'p_Result_344' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3966 [1/1] (0.28ns)   --->   "%xor_ln942_134 = xor i1 %p_Result_344, i1 1"   --->   Operation 3966 'xor' 'xor_ln942_134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3967 [1/1] (0.28ns)   --->   "%carry_135 = and i1 %p_Result_343, i1 %xor_ln942_134"   --->   Operation 3967 'and' 'carry_135' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3968 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_331, i32 27, i32 31"   --->   Operation 3968 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3969 [1/1] (0.75ns)   --->   "%Range2_all_ones_67 = icmp_eq  i5 %tmp_209, i5 31"   --->   Operation 3969 'icmp' 'Range2_all_ones_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3970 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_331, i32 26, i32 31"   --->   Operation 3970 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3971 [1/1] (0.78ns)   --->   "%Range1_all_ones_133 = icmp_eq  i6 %tmp_210, i6 63"   --->   Operation 3971 'icmp' 'Range1_all_ones_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3972 [1/1] (0.78ns)   --->   "%Range1_all_zeros_67 = icmp_eq  i6 %tmp_210, i6 0"   --->   Operation 3972 'icmp' 'Range1_all_zeros_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%deleted_zeros_67 = select i1 %carry_135, i1 %Range1_all_ones_133, i1 %Range1_all_zeros_67"   --->   Operation 3973 'select' 'deleted_zeros_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_67)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_331, i32 26"   --->   Operation 3974 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_67)   --->   "%xor_ln936_67 = xor i1 %tmp_577, i1 1"   --->   Operation 3975 'xor' 'xor_ln936_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_67)   --->   "%and_ln936_67 = and i1 %Range2_all_ones_67, i1 %xor_ln936_67"   --->   Operation 3976 'and' 'and_ln936_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_67)   --->   "%deleted_ones_133 = select i1 %carry_135, i1 %and_ln936_67, i1 %Range1_all_ones_133"   --->   Operation 3977 'select' 'deleted_ones_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_67)   --->   "%and_ln937_67 = and i1 %carry_135, i1 %Range1_all_ones_133"   --->   Operation 3978 'and' 'and_ln937_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%xor_ln941_200 = xor i1 %deleted_zeros_67, i1 1"   --->   Operation 3979 'xor' 'xor_ln941_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%or_ln941_67 = or i1 %p_Result_344, i1 %xor_ln941_200"   --->   Operation 3980 'or' 'or_ln941_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node overflow_133)   --->   "%xor_ln941_201 = xor i1 %p_Result_342, i1 1"   --->   Operation 3981 'xor' 'xor_ln941_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3982 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_133 = and i1 %or_ln941_67, i1 %xor_ln941_201"   --->   Operation 3982 'and' 'overflow_133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_67)   --->   "%xor_ln942_135 = xor i1 %deleted_ones_133, i1 1"   --->   Operation 3983 'xor' 'xor_ln942_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3984 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_67 = or i1 %xor_ln942_134, i1 %xor_ln942_135"   --->   Operation 3984 'or' 'or_ln942_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_67)   --->   "%xor_ln942_579 = xor i1 %and_ln937_67, i1 %or_ln942_67"   --->   Operation 3985 'xor' 'xor_ln942_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_67)   --->   "%underflow_67 = and i1 %xor_ln942_579, i1 %p_Result_342"   --->   Operation 3986 'and' 'underflow_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node tp_V_203)   --->   "%select_ln392_200 = select i1 %overflow_133, i16 32767, i16 32768"   --->   Operation 3987 'select' 'select_ln392_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3988 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_67 = or i1 %overflow_133, i1 %underflow_67"   --->   Operation 3988 'or' 'or_ln392_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3989 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_203 = select i1 %or_ln392_67, i16 %select_ln392_200, i16 %tp_V_202"   --->   Operation 3989 'select' 'tp_V_203' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 3990 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_332 = mul i32 %sext_ln1317, i32 %sext_ln198_68"   --->   Operation 3990 'mul' 'r_V_332' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3991 [1/1] (0.00ns)   --->   "%p_Result_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_332, i32 31"   --->   Operation 3991 'bitselect' 'p_Result_349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3992 [1/1] (0.00ns)   --->   "%tp_V_204 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_332, i32 10, i32 25"   --->   Operation 3992 'partselect' 'tp_V_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3993 [1/1] (0.00ns)   --->   "%p_Result_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_332, i32 25"   --->   Operation 3993 'bitselect' 'p_Result_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3994 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_332, i32 9"   --->   Operation 3994 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3995 [1/1] (0.00ns)   --->   "%zext_ln423_68 = zext i1 %tmp_585"   --->   Operation 3995 'zext' 'zext_ln423_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3996 [1/1] (0.85ns)   --->   "%tp_V_205 = add i16 %zext_ln423_68, i16 %tp_V_204"   --->   Operation 3996 'add' 'tp_V_205' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3997 [1/1] (0.00ns)   --->   "%p_Result_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_205, i32 15"   --->   Operation 3997 'bitselect' 'p_Result_351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3998 [1/1] (0.28ns)   --->   "%xor_ln942_136 = xor i1 %p_Result_351, i1 1"   --->   Operation 3998 'xor' 'xor_ln942_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3999 [1/1] (0.28ns)   --->   "%carry_137 = and i1 %p_Result_350, i1 %xor_ln942_136"   --->   Operation 3999 'and' 'carry_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4000 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_332, i32 27, i32 31"   --->   Operation 4000 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4001 [1/1] (0.75ns)   --->   "%Range2_all_ones_68 = icmp_eq  i5 %tmp_212, i5 31"   --->   Operation 4001 'icmp' 'Range2_all_ones_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4002 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_332, i32 26, i32 31"   --->   Operation 4002 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4003 [1/1] (0.78ns)   --->   "%Range1_all_ones_136 = icmp_eq  i6 %tmp_214, i6 63"   --->   Operation 4003 'icmp' 'Range1_all_ones_136' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4004 [1/1] (0.78ns)   --->   "%Range1_all_zeros_68 = icmp_eq  i6 %tmp_214, i6 0"   --->   Operation 4004 'icmp' 'Range1_all_zeros_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%deleted_zeros_68 = select i1 %carry_137, i1 %Range1_all_ones_136, i1 %Range1_all_zeros_68"   --->   Operation 4005 'select' 'deleted_zeros_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_68)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_332, i32 26"   --->   Operation 4006 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_68)   --->   "%xor_ln936_68 = xor i1 %tmp_587, i1 1"   --->   Operation 4007 'xor' 'xor_ln936_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_68)   --->   "%and_ln936_68 = and i1 %Range2_all_ones_68, i1 %xor_ln936_68"   --->   Operation 4008 'and' 'and_ln936_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_68)   --->   "%deleted_ones_136 = select i1 %carry_137, i1 %and_ln936_68, i1 %Range1_all_ones_136"   --->   Operation 4009 'select' 'deleted_ones_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_68)   --->   "%and_ln937_68 = and i1 %carry_137, i1 %Range1_all_ones_136"   --->   Operation 4010 'and' 'and_ln937_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%xor_ln941_204 = xor i1 %deleted_zeros_68, i1 1"   --->   Operation 4011 'xor' 'xor_ln941_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%or_ln941_68 = or i1 %p_Result_351, i1 %xor_ln941_204"   --->   Operation 4012 'or' 'or_ln941_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node overflow_136)   --->   "%xor_ln941_205 = xor i1 %p_Result_349, i1 1"   --->   Operation 4013 'xor' 'xor_ln941_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4014 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_136 = and i1 %or_ln941_68, i1 %xor_ln941_205"   --->   Operation 4014 'and' 'overflow_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_68)   --->   "%xor_ln942_137 = xor i1 %deleted_ones_136, i1 1"   --->   Operation 4015 'xor' 'xor_ln942_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4016 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_68 = or i1 %xor_ln942_136, i1 %xor_ln942_137"   --->   Operation 4016 'or' 'or_ln942_68' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_68)   --->   "%xor_ln942_580 = xor i1 %and_ln937_68, i1 %or_ln942_68"   --->   Operation 4017 'xor' 'xor_ln942_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_68)   --->   "%underflow_68 = and i1 %xor_ln942_580, i1 %p_Result_349"   --->   Operation 4018 'and' 'underflow_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node tp_V_206)   --->   "%select_ln392_204 = select i1 %overflow_136, i16 32767, i16 32768"   --->   Operation 4019 'select' 'select_ln392_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4020 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_68 = or i1 %overflow_136, i1 %underflow_68"   --->   Operation 4020 'or' 'or_ln392_68' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4021 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_206 = select i1 %or_ln392_68, i16 %select_ln392_204, i16 %tp_V_205"   --->   Operation 4021 'select' 'tp_V_206' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4022 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_333 = mul i32 %sext_ln1317_1, i32 %sext_ln198_69"   --->   Operation 4022 'mul' 'r_V_333' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4023 [1/1] (0.00ns)   --->   "%p_Result_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_333, i32 31"   --->   Operation 4023 'bitselect' 'p_Result_352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4024 [1/1] (0.00ns)   --->   "%tp_V_207 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_333, i32 10, i32 25"   --->   Operation 4024 'partselect' 'tp_V_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4025 [1/1] (0.00ns)   --->   "%p_Result_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_333, i32 25"   --->   Operation 4025 'bitselect' 'p_Result_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4026 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_333, i32 9"   --->   Operation 4026 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4027 [1/1] (0.00ns)   --->   "%zext_ln423_69 = zext i1 %tmp_591"   --->   Operation 4027 'zext' 'zext_ln423_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4028 [1/1] (0.85ns)   --->   "%tp_V_208 = add i16 %zext_ln423_69, i16 %tp_V_207"   --->   Operation 4028 'add' 'tp_V_208' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4029 [1/1] (0.00ns)   --->   "%p_Result_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_208, i32 15"   --->   Operation 4029 'bitselect' 'p_Result_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4030 [1/1] (0.28ns)   --->   "%xor_ln942_138 = xor i1 %p_Result_354, i1 1"   --->   Operation 4030 'xor' 'xor_ln942_138' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4031 [1/1] (0.28ns)   --->   "%carry_139 = and i1 %p_Result_353, i1 %xor_ln942_138"   --->   Operation 4031 'and' 'carry_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4032 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_333, i32 27, i32 31"   --->   Operation 4032 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4033 [1/1] (0.75ns)   --->   "%Range2_all_ones_69 = icmp_eq  i5 %tmp_215, i5 31"   --->   Operation 4033 'icmp' 'Range2_all_ones_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_333, i32 26, i32 31"   --->   Operation 4034 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4035 [1/1] (0.78ns)   --->   "%Range1_all_ones_137 = icmp_eq  i6 %tmp_216, i6 63"   --->   Operation 4035 'icmp' 'Range1_all_ones_137' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4036 [1/1] (0.78ns)   --->   "%Range1_all_zeros_69 = icmp_eq  i6 %tmp_216, i6 0"   --->   Operation 4036 'icmp' 'Range1_all_zeros_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%deleted_zeros_69 = select i1 %carry_139, i1 %Range1_all_ones_137, i1 %Range1_all_zeros_69"   --->   Operation 4037 'select' 'deleted_zeros_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_69)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_333, i32 26"   --->   Operation 4038 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_69)   --->   "%xor_ln936_69 = xor i1 %tmp_593, i1 1"   --->   Operation 4039 'xor' 'xor_ln936_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_69)   --->   "%and_ln936_69 = and i1 %Range2_all_ones_69, i1 %xor_ln936_69"   --->   Operation 4040 'and' 'and_ln936_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_69)   --->   "%deleted_ones_137 = select i1 %carry_139, i1 %and_ln936_69, i1 %Range1_all_ones_137"   --->   Operation 4041 'select' 'deleted_ones_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_69)   --->   "%and_ln937_69 = and i1 %carry_139, i1 %Range1_all_ones_137"   --->   Operation 4042 'and' 'and_ln937_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%xor_ln941_206 = xor i1 %deleted_zeros_69, i1 1"   --->   Operation 4043 'xor' 'xor_ln941_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%or_ln941_69 = or i1 %p_Result_354, i1 %xor_ln941_206"   --->   Operation 4044 'or' 'or_ln941_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node overflow_137)   --->   "%xor_ln941_207 = xor i1 %p_Result_352, i1 1"   --->   Operation 4045 'xor' 'xor_ln941_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4046 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_137 = and i1 %or_ln941_69, i1 %xor_ln941_207"   --->   Operation 4046 'and' 'overflow_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_69)   --->   "%xor_ln942_139 = xor i1 %deleted_ones_137, i1 1"   --->   Operation 4047 'xor' 'xor_ln942_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4048 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_69 = or i1 %xor_ln942_138, i1 %xor_ln942_139"   --->   Operation 4048 'or' 'or_ln942_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_69)   --->   "%xor_ln942_581 = xor i1 %and_ln937_69, i1 %or_ln942_69"   --->   Operation 4049 'xor' 'xor_ln942_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_69)   --->   "%underflow_69 = and i1 %xor_ln942_581, i1 %p_Result_352"   --->   Operation 4050 'and' 'underflow_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node tp_V_209)   --->   "%select_ln392_206 = select i1 %overflow_137, i16 32767, i16 32768"   --->   Operation 4051 'select' 'select_ln392_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4052 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_69 = or i1 %overflow_137, i1 %underflow_69"   --->   Operation 4052 'or' 'or_ln392_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4053 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_209 = select i1 %or_ln392_69, i16 %select_ln392_206, i16 %tp_V_208"   --->   Operation 4053 'select' 'tp_V_209' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4054 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_334 = mul i32 %sext_ln1317_2, i32 %sext_ln198_70"   --->   Operation 4054 'mul' 'r_V_334' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4055 [1/1] (0.00ns)   --->   "%p_Result_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_334, i32 31"   --->   Operation 4055 'bitselect' 'p_Result_357' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4056 [1/1] (0.00ns)   --->   "%tp_V_210 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_334, i32 10, i32 25"   --->   Operation 4056 'partselect' 'tp_V_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4057 [1/1] (0.00ns)   --->   "%p_Result_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_334, i32 25"   --->   Operation 4057 'bitselect' 'p_Result_358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_334, i32 9"   --->   Operation 4058 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4059 [1/1] (0.00ns)   --->   "%zext_ln423_70 = zext i1 %tmp_599"   --->   Operation 4059 'zext' 'zext_ln423_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4060 [1/1] (0.85ns)   --->   "%tp_V_211 = add i16 %zext_ln423_70, i16 %tp_V_210"   --->   Operation 4060 'add' 'tp_V_211' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4061 [1/1] (0.00ns)   --->   "%p_Result_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_211, i32 15"   --->   Operation 4061 'bitselect' 'p_Result_359' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4062 [1/1] (0.28ns)   --->   "%xor_ln942_140 = xor i1 %p_Result_359, i1 1"   --->   Operation 4062 'xor' 'xor_ln942_140' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4063 [1/1] (0.28ns)   --->   "%carry_141 = and i1 %p_Result_358, i1 %xor_ln942_140"   --->   Operation 4063 'and' 'carry_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4064 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_334, i32 27, i32 31"   --->   Operation 4064 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4065 [1/1] (0.75ns)   --->   "%Range2_all_ones_70 = icmp_eq  i5 %tmp_217, i5 31"   --->   Operation 4065 'icmp' 'Range2_all_ones_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4066 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_334, i32 26, i32 31"   --->   Operation 4066 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4067 [1/1] (0.78ns)   --->   "%Range1_all_ones_139 = icmp_eq  i6 %tmp_219, i6 63"   --->   Operation 4067 'icmp' 'Range1_all_ones_139' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4068 [1/1] (0.78ns)   --->   "%Range1_all_zeros_70 = icmp_eq  i6 %tmp_219, i6 0"   --->   Operation 4068 'icmp' 'Range1_all_zeros_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%deleted_zeros_70 = select i1 %carry_141, i1 %Range1_all_ones_139, i1 %Range1_all_zeros_70"   --->   Operation 4069 'select' 'deleted_zeros_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_70)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_334, i32 26"   --->   Operation 4070 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_70)   --->   "%xor_ln936_70 = xor i1 %tmp_601, i1 1"   --->   Operation 4071 'xor' 'xor_ln936_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_70)   --->   "%and_ln936_70 = and i1 %Range2_all_ones_70, i1 %xor_ln936_70"   --->   Operation 4072 'and' 'and_ln936_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_70)   --->   "%deleted_ones_139 = select i1 %carry_141, i1 %and_ln936_70, i1 %Range1_all_ones_139"   --->   Operation 4073 'select' 'deleted_ones_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_70)   --->   "%and_ln937_70 = and i1 %carry_141, i1 %Range1_all_ones_139"   --->   Operation 4074 'and' 'and_ln937_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%xor_ln941_209 = xor i1 %deleted_zeros_70, i1 1"   --->   Operation 4075 'xor' 'xor_ln941_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%or_ln941_70 = or i1 %p_Result_359, i1 %xor_ln941_209"   --->   Operation 4076 'or' 'or_ln941_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node overflow_139)   --->   "%xor_ln941_210 = xor i1 %p_Result_357, i1 1"   --->   Operation 4077 'xor' 'xor_ln941_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4078 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_139 = and i1 %or_ln941_70, i1 %xor_ln941_210"   --->   Operation 4078 'and' 'overflow_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_70)   --->   "%xor_ln942_141 = xor i1 %deleted_ones_139, i1 1"   --->   Operation 4079 'xor' 'xor_ln942_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4080 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_70 = or i1 %xor_ln942_140, i1 %xor_ln942_141"   --->   Operation 4080 'or' 'or_ln942_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_70)   --->   "%xor_ln942_582 = xor i1 %and_ln937_70, i1 %or_ln942_70"   --->   Operation 4081 'xor' 'xor_ln942_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_70)   --->   "%underflow_70 = and i1 %xor_ln942_582, i1 %p_Result_357"   --->   Operation 4082 'and' 'underflow_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node tp_V_212)   --->   "%select_ln392_209 = select i1 %overflow_139, i16 32767, i16 32768"   --->   Operation 4083 'select' 'select_ln392_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4084 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_70 = or i1 %overflow_139, i1 %underflow_70"   --->   Operation 4084 'or' 'or_ln392_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4085 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_212 = select i1 %or_ln392_70, i16 %select_ln392_209, i16 %tp_V_211"   --->   Operation 4085 'select' 'tp_V_212' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4086 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_335 = mul i32 %sext_ln1317_3, i32 %sext_ln198_71"   --->   Operation 4086 'mul' 'r_V_335' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4087 [1/1] (0.00ns)   --->   "%p_Result_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_335, i32 31"   --->   Operation 4087 'bitselect' 'p_Result_362' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4088 [1/1] (0.00ns)   --->   "%tp_V_213 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_335, i32 10, i32 25"   --->   Operation 4088 'partselect' 'tp_V_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4089 [1/1] (0.00ns)   --->   "%p_Result_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_335, i32 25"   --->   Operation 4089 'bitselect' 'p_Result_363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4090 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_335, i32 9"   --->   Operation 4090 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4091 [1/1] (0.00ns)   --->   "%zext_ln423_71 = zext i1 %tmp_607"   --->   Operation 4091 'zext' 'zext_ln423_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4092 [1/1] (0.85ns)   --->   "%tp_V_214 = add i16 %zext_ln423_71, i16 %tp_V_213"   --->   Operation 4092 'add' 'tp_V_214' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4093 [1/1] (0.00ns)   --->   "%p_Result_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_214, i32 15"   --->   Operation 4093 'bitselect' 'p_Result_364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4094 [1/1] (0.28ns)   --->   "%xor_ln942_142 = xor i1 %p_Result_364, i1 1"   --->   Operation 4094 'xor' 'xor_ln942_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4095 [1/1] (0.28ns)   --->   "%carry_143 = and i1 %p_Result_363, i1 %xor_ln942_142"   --->   Operation 4095 'and' 'carry_143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_335, i32 27, i32 31"   --->   Operation 4096 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4097 [1/1] (0.75ns)   --->   "%Range2_all_ones_71 = icmp_eq  i5 %tmp_221, i5 31"   --->   Operation 4097 'icmp' 'Range2_all_ones_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4098 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_335, i32 26, i32 31"   --->   Operation 4098 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4099 [1/1] (0.78ns)   --->   "%Range1_all_ones_141 = icmp_eq  i6 %tmp_222, i6 63"   --->   Operation 4099 'icmp' 'Range1_all_ones_141' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4100 [1/1] (0.78ns)   --->   "%Range1_all_zeros_71 = icmp_eq  i6 %tmp_222, i6 0"   --->   Operation 4100 'icmp' 'Range1_all_zeros_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%deleted_zeros_71 = select i1 %carry_143, i1 %Range1_all_ones_141, i1 %Range1_all_zeros_71"   --->   Operation 4101 'select' 'deleted_zeros_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_71)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_335, i32 26"   --->   Operation 4102 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_71)   --->   "%xor_ln936_71 = xor i1 %tmp_609, i1 1"   --->   Operation 4103 'xor' 'xor_ln936_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_71)   --->   "%and_ln936_71 = and i1 %Range2_all_ones_71, i1 %xor_ln936_71"   --->   Operation 4104 'and' 'and_ln936_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_71)   --->   "%deleted_ones_141 = select i1 %carry_143, i1 %and_ln936_71, i1 %Range1_all_ones_141"   --->   Operation 4105 'select' 'deleted_ones_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_71)   --->   "%and_ln937_71 = and i1 %carry_143, i1 %Range1_all_ones_141"   --->   Operation 4106 'and' 'and_ln937_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%xor_ln941_212 = xor i1 %deleted_zeros_71, i1 1"   --->   Operation 4107 'xor' 'xor_ln941_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%or_ln941_71 = or i1 %p_Result_364, i1 %xor_ln941_212"   --->   Operation 4108 'or' 'or_ln941_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node overflow_141)   --->   "%xor_ln941_213 = xor i1 %p_Result_362, i1 1"   --->   Operation 4109 'xor' 'xor_ln941_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4110 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_141 = and i1 %or_ln941_71, i1 %xor_ln941_213"   --->   Operation 4110 'and' 'overflow_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_71)   --->   "%xor_ln942_143 = xor i1 %deleted_ones_141, i1 1"   --->   Operation 4111 'xor' 'xor_ln942_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4112 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_71 = or i1 %xor_ln942_142, i1 %xor_ln942_143"   --->   Operation 4112 'or' 'or_ln942_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_71)   --->   "%xor_ln942_583 = xor i1 %and_ln937_71, i1 %or_ln942_71"   --->   Operation 4113 'xor' 'xor_ln942_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_71)   --->   "%underflow_71 = and i1 %xor_ln942_583, i1 %p_Result_362"   --->   Operation 4114 'and' 'underflow_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node tp_V_215)   --->   "%select_ln392_212 = select i1 %overflow_141, i16 32767, i16 32768"   --->   Operation 4115 'select' 'select_ln392_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4116 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_71 = or i1 %overflow_141, i1 %underflow_71"   --->   Operation 4116 'or' 'or_ln392_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4117 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_215 = select i1 %or_ln392_71, i16 %select_ln392_212, i16 %tp_V_214"   --->   Operation 4117 'select' 'tp_V_215' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4118 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_336 = mul i32 %sext_ln1317, i32 %sext_ln198_72"   --->   Operation 4118 'mul' 'r_V_336' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4119 [1/1] (0.00ns)   --->   "%p_Result_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_336, i32 31"   --->   Operation 4119 'bitselect' 'p_Result_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4120 [1/1] (0.00ns)   --->   "%tp_V_216 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_336, i32 10, i32 25"   --->   Operation 4120 'partselect' 'tp_V_216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4121 [1/1] (0.00ns)   --->   "%p_Result_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_336, i32 25"   --->   Operation 4121 'bitselect' 'p_Result_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4122 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_336, i32 9"   --->   Operation 4122 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4123 [1/1] (0.00ns)   --->   "%zext_ln423_72 = zext i1 %tmp_617"   --->   Operation 4123 'zext' 'zext_ln423_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4124 [1/1] (0.85ns)   --->   "%tp_V_217 = add i16 %zext_ln423_72, i16 %tp_V_216"   --->   Operation 4124 'add' 'tp_V_217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4125 [1/1] (0.00ns)   --->   "%p_Result_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_217, i32 15"   --->   Operation 4125 'bitselect' 'p_Result_371' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4126 [1/1] (0.28ns)   --->   "%xor_ln942_144 = xor i1 %p_Result_371, i1 1"   --->   Operation 4126 'xor' 'xor_ln942_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4127 [1/1] (0.28ns)   --->   "%carry_145 = and i1 %p_Result_370, i1 %xor_ln942_144"   --->   Operation 4127 'and' 'carry_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4128 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_336, i32 27, i32 31"   --->   Operation 4128 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4129 [1/1] (0.75ns)   --->   "%Range2_all_ones_72 = icmp_eq  i5 %tmp_223, i5 31"   --->   Operation 4129 'icmp' 'Range2_all_ones_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4130 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_336, i32 26, i32 31"   --->   Operation 4130 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4131 [1/1] (0.78ns)   --->   "%Range1_all_ones_144 = icmp_eq  i6 %tmp_224, i6 63"   --->   Operation 4131 'icmp' 'Range1_all_ones_144' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4132 [1/1] (0.78ns)   --->   "%Range1_all_zeros_72 = icmp_eq  i6 %tmp_224, i6 0"   --->   Operation 4132 'icmp' 'Range1_all_zeros_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%deleted_zeros_72 = select i1 %carry_145, i1 %Range1_all_ones_144, i1 %Range1_all_zeros_72"   --->   Operation 4133 'select' 'deleted_zeros_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_72)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_336, i32 26"   --->   Operation 4134 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_72)   --->   "%xor_ln936_72 = xor i1 %tmp_619, i1 1"   --->   Operation 4135 'xor' 'xor_ln936_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_72)   --->   "%and_ln936_72 = and i1 %Range2_all_ones_72, i1 %xor_ln936_72"   --->   Operation 4136 'and' 'and_ln936_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_72)   --->   "%deleted_ones_144 = select i1 %carry_145, i1 %and_ln936_72, i1 %Range1_all_ones_144"   --->   Operation 4137 'select' 'deleted_ones_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_72)   --->   "%and_ln937_72 = and i1 %carry_145, i1 %Range1_all_ones_144"   --->   Operation 4138 'and' 'and_ln937_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%xor_ln941_216 = xor i1 %deleted_zeros_72, i1 1"   --->   Operation 4139 'xor' 'xor_ln941_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%or_ln941_72 = or i1 %p_Result_371, i1 %xor_ln941_216"   --->   Operation 4140 'or' 'or_ln941_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node overflow_144)   --->   "%xor_ln941_217 = xor i1 %p_Result_369, i1 1"   --->   Operation 4141 'xor' 'xor_ln941_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4142 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_144 = and i1 %or_ln941_72, i1 %xor_ln941_217"   --->   Operation 4142 'and' 'overflow_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_72)   --->   "%xor_ln942_145 = xor i1 %deleted_ones_144, i1 1"   --->   Operation 4143 'xor' 'xor_ln942_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4144 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_72 = or i1 %xor_ln942_144, i1 %xor_ln942_145"   --->   Operation 4144 'or' 'or_ln942_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_72)   --->   "%xor_ln942_584 = xor i1 %and_ln937_72, i1 %or_ln942_72"   --->   Operation 4145 'xor' 'xor_ln942_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_72)   --->   "%underflow_72 = and i1 %xor_ln942_584, i1 %p_Result_369"   --->   Operation 4146 'and' 'underflow_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node tp_V_218)   --->   "%select_ln392_216 = select i1 %overflow_144, i16 32767, i16 32768"   --->   Operation 4147 'select' 'select_ln392_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4148 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_72 = or i1 %overflow_144, i1 %underflow_72"   --->   Operation 4148 'or' 'or_ln392_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4149 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_218 = select i1 %or_ln392_72, i16 %select_ln392_216, i16 %tp_V_217"   --->   Operation 4149 'select' 'tp_V_218' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4150 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_337 = mul i32 %sext_ln1317_1, i32 %sext_ln198_73"   --->   Operation 4150 'mul' 'r_V_337' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4151 [1/1] (0.00ns)   --->   "%p_Result_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_337, i32 31"   --->   Operation 4151 'bitselect' 'p_Result_372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4152 [1/1] (0.00ns)   --->   "%tp_V_219 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_337, i32 10, i32 25"   --->   Operation 4152 'partselect' 'tp_V_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4153 [1/1] (0.00ns)   --->   "%p_Result_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_337, i32 25"   --->   Operation 4153 'bitselect' 'p_Result_373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4154 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_337, i32 9"   --->   Operation 4154 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln423_73 = zext i1 %tmp_622"   --->   Operation 4155 'zext' 'zext_ln423_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4156 [1/1] (0.85ns)   --->   "%tp_V_220 = add i16 %zext_ln423_73, i16 %tp_V_219"   --->   Operation 4156 'add' 'tp_V_220' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4157 [1/1] (0.00ns)   --->   "%p_Result_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_220, i32 15"   --->   Operation 4157 'bitselect' 'p_Result_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4158 [1/1] (0.28ns)   --->   "%xor_ln942_146 = xor i1 %p_Result_374, i1 1"   --->   Operation 4158 'xor' 'xor_ln942_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4159 [1/1] (0.28ns)   --->   "%carry_147 = and i1 %p_Result_373, i1 %xor_ln942_146"   --->   Operation 4159 'and' 'carry_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4160 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_337, i32 27, i32 31"   --->   Operation 4160 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4161 [1/1] (0.75ns)   --->   "%Range2_all_ones_73 = icmp_eq  i5 %tmp_225, i5 31"   --->   Operation 4161 'icmp' 'Range2_all_ones_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4162 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_337, i32 26, i32 31"   --->   Operation 4162 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4163 [1/1] (0.78ns)   --->   "%Range1_all_ones_145 = icmp_eq  i6 %tmp_226, i6 63"   --->   Operation 4163 'icmp' 'Range1_all_ones_145' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4164 [1/1] (0.78ns)   --->   "%Range1_all_zeros_73 = icmp_eq  i6 %tmp_226, i6 0"   --->   Operation 4164 'icmp' 'Range1_all_zeros_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%deleted_zeros_73 = select i1 %carry_147, i1 %Range1_all_ones_145, i1 %Range1_all_zeros_73"   --->   Operation 4165 'select' 'deleted_zeros_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_73)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_337, i32 26"   --->   Operation 4166 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_73)   --->   "%xor_ln936_73 = xor i1 %tmp_625, i1 1"   --->   Operation 4167 'xor' 'xor_ln936_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_73)   --->   "%and_ln936_73 = and i1 %Range2_all_ones_73, i1 %xor_ln936_73"   --->   Operation 4168 'and' 'and_ln936_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4169 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_73)   --->   "%deleted_ones_145 = select i1 %carry_147, i1 %and_ln936_73, i1 %Range1_all_ones_145"   --->   Operation 4169 'select' 'deleted_ones_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_73)   --->   "%and_ln937_73 = and i1 %carry_147, i1 %Range1_all_ones_145"   --->   Operation 4170 'and' 'and_ln937_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%xor_ln941_218 = xor i1 %deleted_zeros_73, i1 1"   --->   Operation 4171 'xor' 'xor_ln941_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%or_ln941_73 = or i1 %p_Result_374, i1 %xor_ln941_218"   --->   Operation 4172 'or' 'or_ln941_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node overflow_145)   --->   "%xor_ln941_219 = xor i1 %p_Result_372, i1 1"   --->   Operation 4173 'xor' 'xor_ln941_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4174 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_145 = and i1 %or_ln941_73, i1 %xor_ln941_219"   --->   Operation 4174 'and' 'overflow_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_73)   --->   "%xor_ln942_147 = xor i1 %deleted_ones_145, i1 1"   --->   Operation 4175 'xor' 'xor_ln942_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4176 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_73 = or i1 %xor_ln942_146, i1 %xor_ln942_147"   --->   Operation 4176 'or' 'or_ln942_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_73)   --->   "%xor_ln942_585 = xor i1 %and_ln937_73, i1 %or_ln942_73"   --->   Operation 4177 'xor' 'xor_ln942_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_73)   --->   "%underflow_73 = and i1 %xor_ln942_585, i1 %p_Result_372"   --->   Operation 4178 'and' 'underflow_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node tp_V_221)   --->   "%select_ln392_218 = select i1 %overflow_145, i16 32767, i16 32768"   --->   Operation 4179 'select' 'select_ln392_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4180 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_73 = or i1 %overflow_145, i1 %underflow_73"   --->   Operation 4180 'or' 'or_ln392_73' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4181 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_221 = select i1 %or_ln392_73, i16 %select_ln392_218, i16 %tp_V_220"   --->   Operation 4181 'select' 'tp_V_221' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4182 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_338 = mul i32 %sext_ln1317_2, i32 %sext_ln198_74"   --->   Operation 4182 'mul' 'r_V_338' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4183 [1/1] (0.00ns)   --->   "%p_Result_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_338, i32 31"   --->   Operation 4183 'bitselect' 'p_Result_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4184 [1/1] (0.00ns)   --->   "%tp_V_222 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_338, i32 10, i32 25"   --->   Operation 4184 'partselect' 'tp_V_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4185 [1/1] (0.00ns)   --->   "%p_Result_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_338, i32 25"   --->   Operation 4185 'bitselect' 'p_Result_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4186 [1/1] (0.00ns)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_338, i32 9"   --->   Operation 4186 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4187 [1/1] (0.00ns)   --->   "%zext_ln423_74 = zext i1 %tmp_630"   --->   Operation 4187 'zext' 'zext_ln423_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4188 [1/1] (0.85ns)   --->   "%tp_V_223 = add i16 %zext_ln423_74, i16 %tp_V_222"   --->   Operation 4188 'add' 'tp_V_223' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4189 [1/1] (0.00ns)   --->   "%p_Result_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_223, i32 15"   --->   Operation 4189 'bitselect' 'p_Result_379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4190 [1/1] (0.28ns)   --->   "%xor_ln942_148 = xor i1 %p_Result_379, i1 1"   --->   Operation 4190 'xor' 'xor_ln942_148' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4191 [1/1] (0.28ns)   --->   "%carry_149 = and i1 %p_Result_378, i1 %xor_ln942_148"   --->   Operation 4191 'and' 'carry_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4192 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_338, i32 27, i32 31"   --->   Operation 4192 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4193 [1/1] (0.75ns)   --->   "%Range2_all_ones_74 = icmp_eq  i5 %tmp_228, i5 31"   --->   Operation 4193 'icmp' 'Range2_all_ones_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4194 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_338, i32 26, i32 31"   --->   Operation 4194 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4195 [1/1] (0.78ns)   --->   "%Range1_all_ones_147 = icmp_eq  i6 %tmp_230, i6 63"   --->   Operation 4195 'icmp' 'Range1_all_ones_147' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4196 [1/1] (0.78ns)   --->   "%Range1_all_zeros_74 = icmp_eq  i6 %tmp_230, i6 0"   --->   Operation 4196 'icmp' 'Range1_all_zeros_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%deleted_zeros_74 = select i1 %carry_149, i1 %Range1_all_ones_147, i1 %Range1_all_zeros_74"   --->   Operation 4197 'select' 'deleted_zeros_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_74)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_338, i32 26"   --->   Operation 4198 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_74)   --->   "%xor_ln936_74 = xor i1 %tmp_632, i1 1"   --->   Operation 4199 'xor' 'xor_ln936_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_74)   --->   "%and_ln936_74 = and i1 %Range2_all_ones_74, i1 %xor_ln936_74"   --->   Operation 4200 'and' 'and_ln936_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_74)   --->   "%deleted_ones_147 = select i1 %carry_149, i1 %and_ln936_74, i1 %Range1_all_ones_147"   --->   Operation 4201 'select' 'deleted_ones_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_74)   --->   "%and_ln937_74 = and i1 %carry_149, i1 %Range1_all_ones_147"   --->   Operation 4202 'and' 'and_ln937_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%xor_ln941_221 = xor i1 %deleted_zeros_74, i1 1"   --->   Operation 4203 'xor' 'xor_ln941_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%or_ln941_74 = or i1 %p_Result_379, i1 %xor_ln941_221"   --->   Operation 4204 'or' 'or_ln941_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node overflow_147)   --->   "%xor_ln941_222 = xor i1 %p_Result_377, i1 1"   --->   Operation 4205 'xor' 'xor_ln941_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4206 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_147 = and i1 %or_ln941_74, i1 %xor_ln941_222"   --->   Operation 4206 'and' 'overflow_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_74)   --->   "%xor_ln942_149 = xor i1 %deleted_ones_147, i1 1"   --->   Operation 4207 'xor' 'xor_ln942_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4208 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_74 = or i1 %xor_ln942_148, i1 %xor_ln942_149"   --->   Operation 4208 'or' 'or_ln942_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_74)   --->   "%xor_ln942_586 = xor i1 %and_ln937_74, i1 %or_ln942_74"   --->   Operation 4209 'xor' 'xor_ln942_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_74)   --->   "%underflow_74 = and i1 %xor_ln942_586, i1 %p_Result_377"   --->   Operation 4210 'and' 'underflow_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node tp_V_224)   --->   "%select_ln392_221 = select i1 %overflow_147, i16 32767, i16 32768"   --->   Operation 4211 'select' 'select_ln392_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4212 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_74 = or i1 %overflow_147, i1 %underflow_74"   --->   Operation 4212 'or' 'or_ln392_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4213 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_224 = select i1 %or_ln392_74, i16 %select_ln392_221, i16 %tp_V_223"   --->   Operation 4213 'select' 'tp_V_224' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4214 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_339 = mul i32 %sext_ln1317_3, i32 %sext_ln198_75"   --->   Operation 4214 'mul' 'r_V_339' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4215 [1/1] (0.00ns)   --->   "%p_Result_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_339, i32 31"   --->   Operation 4215 'bitselect' 'p_Result_382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4216 [1/1] (0.00ns)   --->   "%tp_V_225 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_339, i32 10, i32 25"   --->   Operation 4216 'partselect' 'tp_V_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4217 [1/1] (0.00ns)   --->   "%p_Result_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_339, i32 25"   --->   Operation 4217 'bitselect' 'p_Result_383' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4218 [1/1] (0.00ns)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_339, i32 9"   --->   Operation 4218 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4219 [1/1] (0.00ns)   --->   "%zext_ln423_75 = zext i1 %tmp_638"   --->   Operation 4219 'zext' 'zext_ln423_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4220 [1/1] (0.85ns)   --->   "%tp_V_226 = add i16 %zext_ln423_75, i16 %tp_V_225"   --->   Operation 4220 'add' 'tp_V_226' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4221 [1/1] (0.00ns)   --->   "%p_Result_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_226, i32 15"   --->   Operation 4221 'bitselect' 'p_Result_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4222 [1/1] (0.28ns)   --->   "%xor_ln942_150 = xor i1 %p_Result_384, i1 1"   --->   Operation 4222 'xor' 'xor_ln942_150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4223 [1/1] (0.28ns)   --->   "%carry_151 = and i1 %p_Result_383, i1 %xor_ln942_150"   --->   Operation 4223 'and' 'carry_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4224 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_339, i32 27, i32 31"   --->   Operation 4224 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4225 [1/1] (0.75ns)   --->   "%Range2_all_ones_75 = icmp_eq  i5 %tmp_231, i5 31"   --->   Operation 4225 'icmp' 'Range2_all_ones_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4226 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_339, i32 26, i32 31"   --->   Operation 4226 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4227 [1/1] (0.78ns)   --->   "%Range1_all_ones_149 = icmp_eq  i6 %tmp_233, i6 63"   --->   Operation 4227 'icmp' 'Range1_all_ones_149' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4228 [1/1] (0.78ns)   --->   "%Range1_all_zeros_75 = icmp_eq  i6 %tmp_233, i6 0"   --->   Operation 4228 'icmp' 'Range1_all_zeros_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%deleted_zeros_75 = select i1 %carry_151, i1 %Range1_all_ones_149, i1 %Range1_all_zeros_75"   --->   Operation 4229 'select' 'deleted_zeros_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_75)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_339, i32 26"   --->   Operation 4230 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_75)   --->   "%xor_ln936_75 = xor i1 %tmp_640, i1 1"   --->   Operation 4231 'xor' 'xor_ln936_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_75)   --->   "%and_ln936_75 = and i1 %Range2_all_ones_75, i1 %xor_ln936_75"   --->   Operation 4232 'and' 'and_ln936_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_75)   --->   "%deleted_ones_149 = select i1 %carry_151, i1 %and_ln936_75, i1 %Range1_all_ones_149"   --->   Operation 4233 'select' 'deleted_ones_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_75)   --->   "%and_ln937_75 = and i1 %carry_151, i1 %Range1_all_ones_149"   --->   Operation 4234 'and' 'and_ln937_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%xor_ln941_224 = xor i1 %deleted_zeros_75, i1 1"   --->   Operation 4235 'xor' 'xor_ln941_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%or_ln941_75 = or i1 %p_Result_384, i1 %xor_ln941_224"   --->   Operation 4236 'or' 'or_ln941_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node overflow_149)   --->   "%xor_ln941_225 = xor i1 %p_Result_382, i1 1"   --->   Operation 4237 'xor' 'xor_ln941_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4238 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_149 = and i1 %or_ln941_75, i1 %xor_ln941_225"   --->   Operation 4238 'and' 'overflow_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_75)   --->   "%xor_ln942_151 = xor i1 %deleted_ones_149, i1 1"   --->   Operation 4239 'xor' 'xor_ln942_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4240 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_75 = or i1 %xor_ln942_150, i1 %xor_ln942_151"   --->   Operation 4240 'or' 'or_ln942_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_75)   --->   "%xor_ln942_587 = xor i1 %and_ln937_75, i1 %or_ln942_75"   --->   Operation 4241 'xor' 'xor_ln942_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_75)   --->   "%underflow_75 = and i1 %xor_ln942_587, i1 %p_Result_382"   --->   Operation 4242 'and' 'underflow_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node tp_V_227)   --->   "%select_ln392_224 = select i1 %overflow_149, i16 32767, i16 32768"   --->   Operation 4243 'select' 'select_ln392_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4244 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_75 = or i1 %overflow_149, i1 %underflow_75"   --->   Operation 4244 'or' 'or_ln392_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4245 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_227 = select i1 %or_ln392_75, i16 %select_ln392_224, i16 %tp_V_226"   --->   Operation 4245 'select' 'tp_V_227' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4246 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_340 = mul i32 %sext_ln1317, i32 %sext_ln198_76"   --->   Operation 4246 'mul' 'r_V_340' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4247 [1/1] (0.00ns)   --->   "%p_Result_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_340, i32 31"   --->   Operation 4247 'bitselect' 'p_Result_389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4248 [1/1] (0.00ns)   --->   "%tp_V_228 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_340, i32 10, i32 25"   --->   Operation 4248 'partselect' 'tp_V_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4249 [1/1] (0.00ns)   --->   "%p_Result_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_340, i32 25"   --->   Operation 4249 'bitselect' 'p_Result_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4250 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_340, i32 9"   --->   Operation 4250 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4251 [1/1] (0.00ns)   --->   "%zext_ln423_76 = zext i1 %tmp_648"   --->   Operation 4251 'zext' 'zext_ln423_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4252 [1/1] (0.85ns)   --->   "%tp_V_229 = add i16 %zext_ln423_76, i16 %tp_V_228"   --->   Operation 4252 'add' 'tp_V_229' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4253 [1/1] (0.00ns)   --->   "%p_Result_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_229, i32 15"   --->   Operation 4253 'bitselect' 'p_Result_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4254 [1/1] (0.28ns)   --->   "%xor_ln942_152 = xor i1 %p_Result_391, i1 1"   --->   Operation 4254 'xor' 'xor_ln942_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4255 [1/1] (0.28ns)   --->   "%carry_153 = and i1 %p_Result_390, i1 %xor_ln942_152"   --->   Operation 4255 'and' 'carry_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4256 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_340, i32 27, i32 31"   --->   Operation 4256 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4257 [1/1] (0.75ns)   --->   "%Range2_all_ones_76 = icmp_eq  i5 %tmp_235, i5 31"   --->   Operation 4257 'icmp' 'Range2_all_ones_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4258 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_340, i32 26, i32 31"   --->   Operation 4258 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4259 [1/1] (0.78ns)   --->   "%Range1_all_ones_152 = icmp_eq  i6 %tmp_236, i6 63"   --->   Operation 4259 'icmp' 'Range1_all_ones_152' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4260 [1/1] (0.78ns)   --->   "%Range1_all_zeros_76 = icmp_eq  i6 %tmp_236, i6 0"   --->   Operation 4260 'icmp' 'Range1_all_zeros_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%deleted_zeros_76 = select i1 %carry_153, i1 %Range1_all_ones_152, i1 %Range1_all_zeros_76"   --->   Operation 4261 'select' 'deleted_zeros_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_76)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_340, i32 26"   --->   Operation 4262 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_76)   --->   "%xor_ln936_76 = xor i1 %tmp_650, i1 1"   --->   Operation 4263 'xor' 'xor_ln936_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_76)   --->   "%and_ln936_76 = and i1 %Range2_all_ones_76, i1 %xor_ln936_76"   --->   Operation 4264 'and' 'and_ln936_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_76)   --->   "%deleted_ones_152 = select i1 %carry_153, i1 %and_ln936_76, i1 %Range1_all_ones_152"   --->   Operation 4265 'select' 'deleted_ones_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_76)   --->   "%and_ln937_76 = and i1 %carry_153, i1 %Range1_all_ones_152"   --->   Operation 4266 'and' 'and_ln937_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%xor_ln941_228 = xor i1 %deleted_zeros_76, i1 1"   --->   Operation 4267 'xor' 'xor_ln941_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%or_ln941_76 = or i1 %p_Result_391, i1 %xor_ln941_228"   --->   Operation 4268 'or' 'or_ln941_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node overflow_152)   --->   "%xor_ln941_229 = xor i1 %p_Result_389, i1 1"   --->   Operation 4269 'xor' 'xor_ln941_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4270 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_152 = and i1 %or_ln941_76, i1 %xor_ln941_229"   --->   Operation 4270 'and' 'overflow_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_76)   --->   "%xor_ln942_153 = xor i1 %deleted_ones_152, i1 1"   --->   Operation 4271 'xor' 'xor_ln942_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4272 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_76 = or i1 %xor_ln942_152, i1 %xor_ln942_153"   --->   Operation 4272 'or' 'or_ln942_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_76)   --->   "%xor_ln942_588 = xor i1 %and_ln937_76, i1 %or_ln942_76"   --->   Operation 4273 'xor' 'xor_ln942_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_76)   --->   "%underflow_76 = and i1 %xor_ln942_588, i1 %p_Result_389"   --->   Operation 4274 'and' 'underflow_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node tp_V_230)   --->   "%select_ln392_228 = select i1 %overflow_152, i16 32767, i16 32768"   --->   Operation 4275 'select' 'select_ln392_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4276 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_76 = or i1 %overflow_152, i1 %underflow_76"   --->   Operation 4276 'or' 'or_ln392_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4277 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_230 = select i1 %or_ln392_76, i16 %select_ln392_228, i16 %tp_V_229"   --->   Operation 4277 'select' 'tp_V_230' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4278 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_341 = mul i32 %sext_ln1317_1, i32 %sext_ln198_77"   --->   Operation 4278 'mul' 'r_V_341' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4279 [1/1] (0.00ns)   --->   "%p_Result_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_341, i32 31"   --->   Operation 4279 'bitselect' 'p_Result_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4280 [1/1] (0.00ns)   --->   "%tp_V_231 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_341, i32 10, i32 25"   --->   Operation 4280 'partselect' 'tp_V_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4281 [1/1] (0.00ns)   --->   "%p_Result_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_341, i32 25"   --->   Operation 4281 'bitselect' 'p_Result_393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4282 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_341, i32 9"   --->   Operation 4282 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4283 [1/1] (0.00ns)   --->   "%zext_ln423_77 = zext i1 %tmp_654"   --->   Operation 4283 'zext' 'zext_ln423_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4284 [1/1] (0.85ns)   --->   "%tp_V_232 = add i16 %zext_ln423_77, i16 %tp_V_231"   --->   Operation 4284 'add' 'tp_V_232' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4285 [1/1] (0.00ns)   --->   "%p_Result_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_232, i32 15"   --->   Operation 4285 'bitselect' 'p_Result_394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4286 [1/1] (0.28ns)   --->   "%xor_ln942_154 = xor i1 %p_Result_394, i1 1"   --->   Operation 4286 'xor' 'xor_ln942_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4287 [1/1] (0.28ns)   --->   "%carry_155 = and i1 %p_Result_393, i1 %xor_ln942_154"   --->   Operation 4287 'and' 'carry_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4288 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_341, i32 27, i32 31"   --->   Operation 4288 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4289 [1/1] (0.75ns)   --->   "%Range2_all_ones_77 = icmp_eq  i5 %tmp_237, i5 31"   --->   Operation 4289 'icmp' 'Range2_all_ones_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_341, i32 26, i32 31"   --->   Operation 4290 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4291 [1/1] (0.78ns)   --->   "%Range1_all_ones_153 = icmp_eq  i6 %tmp_238, i6 63"   --->   Operation 4291 'icmp' 'Range1_all_ones_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4292 [1/1] (0.78ns)   --->   "%Range1_all_zeros_77 = icmp_eq  i6 %tmp_238, i6 0"   --->   Operation 4292 'icmp' 'Range1_all_zeros_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%deleted_zeros_77 = select i1 %carry_155, i1 %Range1_all_ones_153, i1 %Range1_all_zeros_77"   --->   Operation 4293 'select' 'deleted_zeros_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_77)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_341, i32 26"   --->   Operation 4294 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_77)   --->   "%xor_ln936_77 = xor i1 %tmp_656, i1 1"   --->   Operation 4295 'xor' 'xor_ln936_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_77)   --->   "%and_ln936_77 = and i1 %Range2_all_ones_77, i1 %xor_ln936_77"   --->   Operation 4296 'and' 'and_ln936_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_77)   --->   "%deleted_ones_153 = select i1 %carry_155, i1 %and_ln936_77, i1 %Range1_all_ones_153"   --->   Operation 4297 'select' 'deleted_ones_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_77)   --->   "%and_ln937_77 = and i1 %carry_155, i1 %Range1_all_ones_153"   --->   Operation 4298 'and' 'and_ln937_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%xor_ln941_230 = xor i1 %deleted_zeros_77, i1 1"   --->   Operation 4299 'xor' 'xor_ln941_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%or_ln941_77 = or i1 %p_Result_394, i1 %xor_ln941_230"   --->   Operation 4300 'or' 'or_ln941_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node overflow_153)   --->   "%xor_ln941_231 = xor i1 %p_Result_392, i1 1"   --->   Operation 4301 'xor' 'xor_ln941_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4302 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_153 = and i1 %or_ln941_77, i1 %xor_ln941_231"   --->   Operation 4302 'and' 'overflow_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_77)   --->   "%xor_ln942_155 = xor i1 %deleted_ones_153, i1 1"   --->   Operation 4303 'xor' 'xor_ln942_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4304 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_77 = or i1 %xor_ln942_154, i1 %xor_ln942_155"   --->   Operation 4304 'or' 'or_ln942_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_77)   --->   "%xor_ln942_589 = xor i1 %and_ln937_77, i1 %or_ln942_77"   --->   Operation 4305 'xor' 'xor_ln942_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_77)   --->   "%underflow_77 = and i1 %xor_ln942_589, i1 %p_Result_392"   --->   Operation 4306 'and' 'underflow_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node tp_V_233)   --->   "%select_ln392_230 = select i1 %overflow_153, i16 32767, i16 32768"   --->   Operation 4307 'select' 'select_ln392_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4308 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_77 = or i1 %overflow_153, i1 %underflow_77"   --->   Operation 4308 'or' 'or_ln392_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4309 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_233 = select i1 %or_ln392_77, i16 %select_ln392_230, i16 %tp_V_232"   --->   Operation 4309 'select' 'tp_V_233' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4310 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_342 = mul i32 %sext_ln1317_2, i32 %sext_ln198_78"   --->   Operation 4310 'mul' 'r_V_342' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4311 [1/1] (0.00ns)   --->   "%p_Result_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_342, i32 31"   --->   Operation 4311 'bitselect' 'p_Result_397' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4312 [1/1] (0.00ns)   --->   "%tp_V_234 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_342, i32 10, i32 25"   --->   Operation 4312 'partselect' 'tp_V_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4313 [1/1] (0.00ns)   --->   "%p_Result_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_342, i32 25"   --->   Operation 4313 'bitselect' 'p_Result_398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4314 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_342, i32 9"   --->   Operation 4314 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4315 [1/1] (0.00ns)   --->   "%zext_ln423_78 = zext i1 %tmp_662"   --->   Operation 4315 'zext' 'zext_ln423_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4316 [1/1] (0.85ns)   --->   "%tp_V_235 = add i16 %zext_ln423_78, i16 %tp_V_234"   --->   Operation 4316 'add' 'tp_V_235' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4317 [1/1] (0.00ns)   --->   "%p_Result_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_235, i32 15"   --->   Operation 4317 'bitselect' 'p_Result_399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4318 [1/1] (0.28ns)   --->   "%xor_ln942_156 = xor i1 %p_Result_399, i1 1"   --->   Operation 4318 'xor' 'xor_ln942_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4319 [1/1] (0.28ns)   --->   "%carry_157 = and i1 %p_Result_398, i1 %xor_ln942_156"   --->   Operation 4319 'and' 'carry_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4320 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_342, i32 27, i32 31"   --->   Operation 4320 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4321 [1/1] (0.75ns)   --->   "%Range2_all_ones_78 = icmp_eq  i5 %tmp_240, i5 31"   --->   Operation 4321 'icmp' 'Range2_all_ones_78' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4322 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_342, i32 26, i32 31"   --->   Operation 4322 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4323 [1/1] (0.78ns)   --->   "%Range1_all_ones_155 = icmp_eq  i6 %tmp_242, i6 63"   --->   Operation 4323 'icmp' 'Range1_all_ones_155' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4324 [1/1] (0.78ns)   --->   "%Range1_all_zeros_78 = icmp_eq  i6 %tmp_242, i6 0"   --->   Operation 4324 'icmp' 'Range1_all_zeros_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%deleted_zeros_78 = select i1 %carry_157, i1 %Range1_all_ones_155, i1 %Range1_all_zeros_78"   --->   Operation 4325 'select' 'deleted_zeros_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_78)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_342, i32 26"   --->   Operation 4326 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_78)   --->   "%xor_ln936_78 = xor i1 %tmp_664, i1 1"   --->   Operation 4327 'xor' 'xor_ln936_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_78)   --->   "%and_ln936_78 = and i1 %Range2_all_ones_78, i1 %xor_ln936_78"   --->   Operation 4328 'and' 'and_ln936_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_78)   --->   "%deleted_ones_155 = select i1 %carry_157, i1 %and_ln936_78, i1 %Range1_all_ones_155"   --->   Operation 4329 'select' 'deleted_ones_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_78)   --->   "%and_ln937_78 = and i1 %carry_157, i1 %Range1_all_ones_155"   --->   Operation 4330 'and' 'and_ln937_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%xor_ln941_233 = xor i1 %deleted_zeros_78, i1 1"   --->   Operation 4331 'xor' 'xor_ln941_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%or_ln941_78 = or i1 %p_Result_399, i1 %xor_ln941_233"   --->   Operation 4332 'or' 'or_ln941_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node overflow_155)   --->   "%xor_ln941_234 = xor i1 %p_Result_397, i1 1"   --->   Operation 4333 'xor' 'xor_ln941_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4334 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_155 = and i1 %or_ln941_78, i1 %xor_ln941_234"   --->   Operation 4334 'and' 'overflow_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_78)   --->   "%xor_ln942_157 = xor i1 %deleted_ones_155, i1 1"   --->   Operation 4335 'xor' 'xor_ln942_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4336 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_78 = or i1 %xor_ln942_156, i1 %xor_ln942_157"   --->   Operation 4336 'or' 'or_ln942_78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_78)   --->   "%xor_ln942_590 = xor i1 %and_ln937_78, i1 %or_ln942_78"   --->   Operation 4337 'xor' 'xor_ln942_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_78)   --->   "%underflow_78 = and i1 %xor_ln942_590, i1 %p_Result_397"   --->   Operation 4338 'and' 'underflow_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node tp_V_236)   --->   "%select_ln392_233 = select i1 %overflow_155, i16 32767, i16 32768"   --->   Operation 4339 'select' 'select_ln392_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4340 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_78 = or i1 %overflow_155, i1 %underflow_78"   --->   Operation 4340 'or' 'or_ln392_78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4341 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_236 = select i1 %or_ln392_78, i16 %select_ln392_233, i16 %tp_V_235"   --->   Operation 4341 'select' 'tp_V_236' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4342 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_343 = mul i32 %sext_ln1317_3, i32 %sext_ln198_79"   --->   Operation 4342 'mul' 'r_V_343' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4343 [1/1] (0.00ns)   --->   "%p_Result_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_343, i32 31"   --->   Operation 4343 'bitselect' 'p_Result_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4344 [1/1] (0.00ns)   --->   "%tp_V_237 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_343, i32 10, i32 25"   --->   Operation 4344 'partselect' 'tp_V_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4345 [1/1] (0.00ns)   --->   "%p_Result_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_343, i32 25"   --->   Operation 4345 'bitselect' 'p_Result_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4346 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_343, i32 9"   --->   Operation 4346 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4347 [1/1] (0.00ns)   --->   "%zext_ln423_79 = zext i1 %tmp_670"   --->   Operation 4347 'zext' 'zext_ln423_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4348 [1/1] (0.85ns)   --->   "%tp_V_238 = add i16 %zext_ln423_79, i16 %tp_V_237"   --->   Operation 4348 'add' 'tp_V_238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4349 [1/1] (0.00ns)   --->   "%p_Result_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_238, i32 15"   --->   Operation 4349 'bitselect' 'p_Result_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4350 [1/1] (0.28ns)   --->   "%xor_ln942_158 = xor i1 %p_Result_404, i1 1"   --->   Operation 4350 'xor' 'xor_ln942_158' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4351 [1/1] (0.28ns)   --->   "%carry_159 = and i1 %p_Result_403, i1 %xor_ln942_158"   --->   Operation 4351 'and' 'carry_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4352 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_343, i32 27, i32 31"   --->   Operation 4352 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4353 [1/1] (0.75ns)   --->   "%Range2_all_ones_79 = icmp_eq  i5 %tmp_243, i5 31"   --->   Operation 4353 'icmp' 'Range2_all_ones_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4354 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_343, i32 26, i32 31"   --->   Operation 4354 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4355 [1/1] (0.78ns)   --->   "%Range1_all_ones_157 = icmp_eq  i6 %tmp_244, i6 63"   --->   Operation 4355 'icmp' 'Range1_all_ones_157' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4356 [1/1] (0.78ns)   --->   "%Range1_all_zeros_79 = icmp_eq  i6 %tmp_244, i6 0"   --->   Operation 4356 'icmp' 'Range1_all_zeros_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%deleted_zeros_79 = select i1 %carry_159, i1 %Range1_all_ones_157, i1 %Range1_all_zeros_79"   --->   Operation 4357 'select' 'deleted_zeros_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_79)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_343, i32 26"   --->   Operation 4358 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_79)   --->   "%xor_ln936_79 = xor i1 %tmp_672, i1 1"   --->   Operation 4359 'xor' 'xor_ln936_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_79)   --->   "%and_ln936_79 = and i1 %Range2_all_ones_79, i1 %xor_ln936_79"   --->   Operation 4360 'and' 'and_ln936_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_79)   --->   "%deleted_ones_157 = select i1 %carry_159, i1 %and_ln936_79, i1 %Range1_all_ones_157"   --->   Operation 4361 'select' 'deleted_ones_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_79)   --->   "%and_ln937_79 = and i1 %carry_159, i1 %Range1_all_ones_157"   --->   Operation 4362 'and' 'and_ln937_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%xor_ln941_236 = xor i1 %deleted_zeros_79, i1 1"   --->   Operation 4363 'xor' 'xor_ln941_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%or_ln941_79 = or i1 %p_Result_404, i1 %xor_ln941_236"   --->   Operation 4364 'or' 'or_ln941_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node overflow_157)   --->   "%xor_ln941_237 = xor i1 %p_Result_402, i1 1"   --->   Operation 4365 'xor' 'xor_ln941_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4366 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_157 = and i1 %or_ln941_79, i1 %xor_ln941_237"   --->   Operation 4366 'and' 'overflow_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_79)   --->   "%xor_ln942_159 = xor i1 %deleted_ones_157, i1 1"   --->   Operation 4367 'xor' 'xor_ln942_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4368 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_79 = or i1 %xor_ln942_158, i1 %xor_ln942_159"   --->   Operation 4368 'or' 'or_ln942_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_79)   --->   "%xor_ln942_591 = xor i1 %and_ln937_79, i1 %or_ln942_79"   --->   Operation 4369 'xor' 'xor_ln942_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_79)   --->   "%underflow_79 = and i1 %xor_ln942_591, i1 %p_Result_402"   --->   Operation 4370 'and' 'underflow_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node tp_V_239)   --->   "%select_ln392_236 = select i1 %overflow_157, i16 32767, i16 32768"   --->   Operation 4371 'select' 'select_ln392_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4372 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_79 = or i1 %overflow_157, i1 %underflow_79"   --->   Operation 4372 'or' 'or_ln392_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4373 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_239 = select i1 %or_ln392_79, i16 %select_ln392_236, i16 %tp_V_238"   --->   Operation 4373 'select' 'tp_V_239' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4374 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_344 = mul i32 %sext_ln1317, i32 %sext_ln198_80"   --->   Operation 4374 'mul' 'r_V_344' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4375 [1/1] (0.00ns)   --->   "%p_Result_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_344, i32 31"   --->   Operation 4375 'bitselect' 'p_Result_409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4376 [1/1] (0.00ns)   --->   "%tp_V_240 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_344, i32 10, i32 25"   --->   Operation 4376 'partselect' 'tp_V_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4377 [1/1] (0.00ns)   --->   "%p_Result_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_344, i32 25"   --->   Operation 4377 'bitselect' 'p_Result_410' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4378 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_344, i32 9"   --->   Operation 4378 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4379 [1/1] (0.00ns)   --->   "%zext_ln423_80 = zext i1 %tmp_679"   --->   Operation 4379 'zext' 'zext_ln423_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4380 [1/1] (0.85ns)   --->   "%tp_V_241 = add i16 %zext_ln423_80, i16 %tp_V_240"   --->   Operation 4380 'add' 'tp_V_241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4381 [1/1] (0.00ns)   --->   "%p_Result_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_241, i32 15"   --->   Operation 4381 'bitselect' 'p_Result_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4382 [1/1] (0.28ns)   --->   "%xor_ln942_160 = xor i1 %p_Result_411, i1 1"   --->   Operation 4382 'xor' 'xor_ln942_160' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4383 [1/1] (0.28ns)   --->   "%carry_161 = and i1 %p_Result_410, i1 %xor_ln942_160"   --->   Operation 4383 'and' 'carry_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4384 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_344, i32 27, i32 31"   --->   Operation 4384 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4385 [1/1] (0.75ns)   --->   "%Range2_all_ones_80 = icmp_eq  i5 %tmp_245, i5 31"   --->   Operation 4385 'icmp' 'Range2_all_ones_80' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4386 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_344, i32 26, i32 31"   --->   Operation 4386 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4387 [1/1] (0.78ns)   --->   "%Range1_all_ones_160 = icmp_eq  i6 %tmp_247, i6 63"   --->   Operation 4387 'icmp' 'Range1_all_ones_160' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4388 [1/1] (0.78ns)   --->   "%Range1_all_zeros_80 = icmp_eq  i6 %tmp_247, i6 0"   --->   Operation 4388 'icmp' 'Range1_all_zeros_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%deleted_zeros_80 = select i1 %carry_161, i1 %Range1_all_ones_160, i1 %Range1_all_zeros_80"   --->   Operation 4389 'select' 'deleted_zeros_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_80)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_344, i32 26"   --->   Operation 4390 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_80)   --->   "%xor_ln936_80 = xor i1 %tmp_681, i1 1"   --->   Operation 4391 'xor' 'xor_ln936_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_80)   --->   "%and_ln936_80 = and i1 %Range2_all_ones_80, i1 %xor_ln936_80"   --->   Operation 4392 'and' 'and_ln936_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_80)   --->   "%deleted_ones_160 = select i1 %carry_161, i1 %and_ln936_80, i1 %Range1_all_ones_160"   --->   Operation 4393 'select' 'deleted_ones_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_80)   --->   "%and_ln937_80 = and i1 %carry_161, i1 %Range1_all_ones_160"   --->   Operation 4394 'and' 'and_ln937_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%xor_ln941_240 = xor i1 %deleted_zeros_80, i1 1"   --->   Operation 4395 'xor' 'xor_ln941_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%or_ln941_80 = or i1 %p_Result_411, i1 %xor_ln941_240"   --->   Operation 4396 'or' 'or_ln941_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node overflow_160)   --->   "%xor_ln941_241 = xor i1 %p_Result_409, i1 1"   --->   Operation 4397 'xor' 'xor_ln941_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4398 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_160 = and i1 %or_ln941_80, i1 %xor_ln941_241"   --->   Operation 4398 'and' 'overflow_160' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_80)   --->   "%xor_ln942_161 = xor i1 %deleted_ones_160, i1 1"   --->   Operation 4399 'xor' 'xor_ln942_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4400 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_80 = or i1 %xor_ln942_160, i1 %xor_ln942_161"   --->   Operation 4400 'or' 'or_ln942_80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_80)   --->   "%xor_ln942_592 = xor i1 %and_ln937_80, i1 %or_ln942_80"   --->   Operation 4401 'xor' 'xor_ln942_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_80)   --->   "%underflow_80 = and i1 %xor_ln942_592, i1 %p_Result_409"   --->   Operation 4402 'and' 'underflow_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node tp_V_242)   --->   "%select_ln392_240 = select i1 %overflow_160, i16 32767, i16 32768"   --->   Operation 4403 'select' 'select_ln392_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4404 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_80 = or i1 %overflow_160, i1 %underflow_80"   --->   Operation 4404 'or' 'or_ln392_80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4405 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_242 = select i1 %or_ln392_80, i16 %select_ln392_240, i16 %tp_V_241"   --->   Operation 4405 'select' 'tp_V_242' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4406 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_345 = mul i32 %sext_ln1317_1, i32 %sext_ln198_81"   --->   Operation 4406 'mul' 'r_V_345' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4407 [1/1] (0.00ns)   --->   "%p_Result_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_345, i32 31"   --->   Operation 4407 'bitselect' 'p_Result_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4408 [1/1] (0.00ns)   --->   "%tp_V_243 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_345, i32 10, i32 25"   --->   Operation 4408 'partselect' 'tp_V_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4409 [1/1] (0.00ns)   --->   "%p_Result_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_345, i32 25"   --->   Operation 4409 'bitselect' 'p_Result_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4410 [1/1] (0.00ns)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_345, i32 9"   --->   Operation 4410 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4411 [1/1] (0.00ns)   --->   "%zext_ln423_81 = zext i1 %tmp_684"   --->   Operation 4411 'zext' 'zext_ln423_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4412 [1/1] (0.85ns)   --->   "%tp_V_244 = add i16 %zext_ln423_81, i16 %tp_V_243"   --->   Operation 4412 'add' 'tp_V_244' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4413 [1/1] (0.00ns)   --->   "%p_Result_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_244, i32 15"   --->   Operation 4413 'bitselect' 'p_Result_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4414 [1/1] (0.28ns)   --->   "%xor_ln942_162 = xor i1 %p_Result_414, i1 1"   --->   Operation 4414 'xor' 'xor_ln942_162' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4415 [1/1] (0.28ns)   --->   "%carry_163 = and i1 %p_Result_413, i1 %xor_ln942_162"   --->   Operation 4415 'and' 'carry_163' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_345, i32 27, i32 31"   --->   Operation 4416 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4417 [1/1] (0.75ns)   --->   "%Range2_all_ones_81 = icmp_eq  i5 %tmp_249, i5 31"   --->   Operation 4417 'icmp' 'Range2_all_ones_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4418 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_345, i32 26, i32 31"   --->   Operation 4418 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4419 [1/1] (0.78ns)   --->   "%Range1_all_ones_161 = icmp_eq  i6 %tmp_250, i6 63"   --->   Operation 4419 'icmp' 'Range1_all_ones_161' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4420 [1/1] (0.78ns)   --->   "%Range1_all_zeros_81 = icmp_eq  i6 %tmp_250, i6 0"   --->   Operation 4420 'icmp' 'Range1_all_zeros_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%deleted_zeros_81 = select i1 %carry_163, i1 %Range1_all_ones_161, i1 %Range1_all_zeros_81"   --->   Operation 4421 'select' 'deleted_zeros_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_81)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_345, i32 26"   --->   Operation 4422 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_81)   --->   "%xor_ln936_81 = xor i1 %tmp_686, i1 1"   --->   Operation 4423 'xor' 'xor_ln936_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_81)   --->   "%and_ln936_81 = and i1 %Range2_all_ones_81, i1 %xor_ln936_81"   --->   Operation 4424 'and' 'and_ln936_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_81)   --->   "%deleted_ones_161 = select i1 %carry_163, i1 %and_ln936_81, i1 %Range1_all_ones_161"   --->   Operation 4425 'select' 'deleted_ones_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_81)   --->   "%and_ln937_81 = and i1 %carry_163, i1 %Range1_all_ones_161"   --->   Operation 4426 'and' 'and_ln937_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%xor_ln941_242 = xor i1 %deleted_zeros_81, i1 1"   --->   Operation 4427 'xor' 'xor_ln941_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%or_ln941_81 = or i1 %p_Result_414, i1 %xor_ln941_242"   --->   Operation 4428 'or' 'or_ln941_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node overflow_161)   --->   "%xor_ln941_243 = xor i1 %p_Result_412, i1 1"   --->   Operation 4429 'xor' 'xor_ln941_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4430 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_161 = and i1 %or_ln941_81, i1 %xor_ln941_243"   --->   Operation 4430 'and' 'overflow_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_81)   --->   "%xor_ln942_163 = xor i1 %deleted_ones_161, i1 1"   --->   Operation 4431 'xor' 'xor_ln942_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4432 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_81 = or i1 %xor_ln942_162, i1 %xor_ln942_163"   --->   Operation 4432 'or' 'or_ln942_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_81)   --->   "%xor_ln942_593 = xor i1 %and_ln937_81, i1 %or_ln942_81"   --->   Operation 4433 'xor' 'xor_ln942_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_81)   --->   "%underflow_81 = and i1 %xor_ln942_593, i1 %p_Result_412"   --->   Operation 4434 'and' 'underflow_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node tp_V_245)   --->   "%select_ln392_242 = select i1 %overflow_161, i16 32767, i16 32768"   --->   Operation 4435 'select' 'select_ln392_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4436 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_81 = or i1 %overflow_161, i1 %underflow_81"   --->   Operation 4436 'or' 'or_ln392_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4437 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_245 = select i1 %or_ln392_81, i16 %select_ln392_242, i16 %tp_V_244"   --->   Operation 4437 'select' 'tp_V_245' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4438 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_346 = mul i32 %sext_ln1317_2, i32 %sext_ln198_82"   --->   Operation 4438 'mul' 'r_V_346' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4439 [1/1] (0.00ns)   --->   "%p_Result_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_346, i32 31"   --->   Operation 4439 'bitselect' 'p_Result_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4440 [1/1] (0.00ns)   --->   "%tp_V_246 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_346, i32 10, i32 25"   --->   Operation 4440 'partselect' 'tp_V_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4441 [1/1] (0.00ns)   --->   "%p_Result_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_346, i32 25"   --->   Operation 4441 'bitselect' 'p_Result_418' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4442 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_346, i32 9"   --->   Operation 4442 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4443 [1/1] (0.00ns)   --->   "%zext_ln423_82 = zext i1 %tmp_691"   --->   Operation 4443 'zext' 'zext_ln423_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4444 [1/1] (0.85ns)   --->   "%tp_V_247 = add i16 %zext_ln423_82, i16 %tp_V_246"   --->   Operation 4444 'add' 'tp_V_247' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4445 [1/1] (0.00ns)   --->   "%p_Result_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_247, i32 15"   --->   Operation 4445 'bitselect' 'p_Result_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4446 [1/1] (0.28ns)   --->   "%xor_ln942_164 = xor i1 %p_Result_419, i1 1"   --->   Operation 4446 'xor' 'xor_ln942_164' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4447 [1/1] (0.28ns)   --->   "%carry_165 = and i1 %p_Result_418, i1 %xor_ln942_164"   --->   Operation 4447 'and' 'carry_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4448 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_346, i32 27, i32 31"   --->   Operation 4448 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4449 [1/1] (0.75ns)   --->   "%Range2_all_ones_82 = icmp_eq  i5 %tmp_251, i5 31"   --->   Operation 4449 'icmp' 'Range2_all_ones_82' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4450 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_346, i32 26, i32 31"   --->   Operation 4450 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4451 [1/1] (0.78ns)   --->   "%Range1_all_ones_163 = icmp_eq  i6 %tmp_252, i6 63"   --->   Operation 4451 'icmp' 'Range1_all_ones_163' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4452 [1/1] (0.78ns)   --->   "%Range1_all_zeros_82 = icmp_eq  i6 %tmp_252, i6 0"   --->   Operation 4452 'icmp' 'Range1_all_zeros_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%deleted_zeros_82 = select i1 %carry_165, i1 %Range1_all_ones_163, i1 %Range1_all_zeros_82"   --->   Operation 4453 'select' 'deleted_zeros_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_82)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_346, i32 26"   --->   Operation 4454 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_82)   --->   "%xor_ln936_82 = xor i1 %tmp_693, i1 1"   --->   Operation 4455 'xor' 'xor_ln936_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_82)   --->   "%and_ln936_82 = and i1 %Range2_all_ones_82, i1 %xor_ln936_82"   --->   Operation 4456 'and' 'and_ln936_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_82)   --->   "%deleted_ones_163 = select i1 %carry_165, i1 %and_ln936_82, i1 %Range1_all_ones_163"   --->   Operation 4457 'select' 'deleted_ones_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_82)   --->   "%and_ln937_82 = and i1 %carry_165, i1 %Range1_all_ones_163"   --->   Operation 4458 'and' 'and_ln937_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%xor_ln941_245 = xor i1 %deleted_zeros_82, i1 1"   --->   Operation 4459 'xor' 'xor_ln941_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%or_ln941_82 = or i1 %p_Result_419, i1 %xor_ln941_245"   --->   Operation 4460 'or' 'or_ln941_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node overflow_163)   --->   "%xor_ln941_246 = xor i1 %p_Result_417, i1 1"   --->   Operation 4461 'xor' 'xor_ln941_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4462 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_163 = and i1 %or_ln941_82, i1 %xor_ln941_246"   --->   Operation 4462 'and' 'overflow_163' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_82)   --->   "%xor_ln942_165 = xor i1 %deleted_ones_163, i1 1"   --->   Operation 4463 'xor' 'xor_ln942_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4464 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_82 = or i1 %xor_ln942_164, i1 %xor_ln942_165"   --->   Operation 4464 'or' 'or_ln942_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_82)   --->   "%xor_ln942_594 = xor i1 %and_ln937_82, i1 %or_ln942_82"   --->   Operation 4465 'xor' 'xor_ln942_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_82)   --->   "%underflow_82 = and i1 %xor_ln942_594, i1 %p_Result_417"   --->   Operation 4466 'and' 'underflow_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node tp_V_248)   --->   "%select_ln392_245 = select i1 %overflow_163, i16 32767, i16 32768"   --->   Operation 4467 'select' 'select_ln392_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4468 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_82 = or i1 %overflow_163, i1 %underflow_82"   --->   Operation 4468 'or' 'or_ln392_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4469 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_248 = select i1 %or_ln392_82, i16 %select_ln392_245, i16 %tp_V_247"   --->   Operation 4469 'select' 'tp_V_248' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4470 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_347 = mul i32 %sext_ln1317_3, i32 %sext_ln198_83"   --->   Operation 4470 'mul' 'r_V_347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4471 [1/1] (0.00ns)   --->   "%p_Result_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_347, i32 31"   --->   Operation 4471 'bitselect' 'p_Result_422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4472 [1/1] (0.00ns)   --->   "%tp_V_249 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_347, i32 10, i32 25"   --->   Operation 4472 'partselect' 'tp_V_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4473 [1/1] (0.00ns)   --->   "%p_Result_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_347, i32 25"   --->   Operation 4473 'bitselect' 'p_Result_423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4474 [1/1] (0.00ns)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_347, i32 9"   --->   Operation 4474 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4475 [1/1] (0.00ns)   --->   "%zext_ln423_83 = zext i1 %tmp_698"   --->   Operation 4475 'zext' 'zext_ln423_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4476 [1/1] (0.85ns)   --->   "%tp_V_250 = add i16 %zext_ln423_83, i16 %tp_V_249"   --->   Operation 4476 'add' 'tp_V_250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4477 [1/1] (0.00ns)   --->   "%p_Result_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_250, i32 15"   --->   Operation 4477 'bitselect' 'p_Result_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4478 [1/1] (0.28ns)   --->   "%xor_ln942_166 = xor i1 %p_Result_424, i1 1"   --->   Operation 4478 'xor' 'xor_ln942_166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4479 [1/1] (0.28ns)   --->   "%carry_167 = and i1 %p_Result_423, i1 %xor_ln942_166"   --->   Operation 4479 'and' 'carry_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4480 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_347, i32 27, i32 31"   --->   Operation 4480 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4481 [1/1] (0.75ns)   --->   "%Range2_all_ones_83 = icmp_eq  i5 %tmp_253, i5 31"   --->   Operation 4481 'icmp' 'Range2_all_ones_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_347, i32 26, i32 31"   --->   Operation 4482 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4483 [1/1] (0.78ns)   --->   "%Range1_all_ones_165 = icmp_eq  i6 %tmp_254, i6 63"   --->   Operation 4483 'icmp' 'Range1_all_ones_165' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4484 [1/1] (0.78ns)   --->   "%Range1_all_zeros_83 = icmp_eq  i6 %tmp_254, i6 0"   --->   Operation 4484 'icmp' 'Range1_all_zeros_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%deleted_zeros_83 = select i1 %carry_167, i1 %Range1_all_ones_165, i1 %Range1_all_zeros_83"   --->   Operation 4485 'select' 'deleted_zeros_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_83)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_347, i32 26"   --->   Operation 4486 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_83)   --->   "%xor_ln936_83 = xor i1 %tmp_700, i1 1"   --->   Operation 4487 'xor' 'xor_ln936_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_83)   --->   "%and_ln936_83 = and i1 %Range2_all_ones_83, i1 %xor_ln936_83"   --->   Operation 4488 'and' 'and_ln936_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_83)   --->   "%deleted_ones_165 = select i1 %carry_167, i1 %and_ln936_83, i1 %Range1_all_ones_165"   --->   Operation 4489 'select' 'deleted_ones_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_83)   --->   "%and_ln937_83 = and i1 %carry_167, i1 %Range1_all_ones_165"   --->   Operation 4490 'and' 'and_ln937_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%xor_ln941_248 = xor i1 %deleted_zeros_83, i1 1"   --->   Operation 4491 'xor' 'xor_ln941_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%or_ln941_83 = or i1 %p_Result_424, i1 %xor_ln941_248"   --->   Operation 4492 'or' 'or_ln941_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node overflow_165)   --->   "%xor_ln941_249 = xor i1 %p_Result_422, i1 1"   --->   Operation 4493 'xor' 'xor_ln941_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4494 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_165 = and i1 %or_ln941_83, i1 %xor_ln941_249"   --->   Operation 4494 'and' 'overflow_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_83)   --->   "%xor_ln942_167 = xor i1 %deleted_ones_165, i1 1"   --->   Operation 4495 'xor' 'xor_ln942_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4496 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_83 = or i1 %xor_ln942_166, i1 %xor_ln942_167"   --->   Operation 4496 'or' 'or_ln942_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_83)   --->   "%xor_ln942_595 = xor i1 %and_ln937_83, i1 %or_ln942_83"   --->   Operation 4497 'xor' 'xor_ln942_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_83)   --->   "%underflow_83 = and i1 %xor_ln942_595, i1 %p_Result_422"   --->   Operation 4498 'and' 'underflow_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node tp_V_251)   --->   "%select_ln392_248 = select i1 %overflow_165, i16 32767, i16 32768"   --->   Operation 4499 'select' 'select_ln392_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4500 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_83 = or i1 %overflow_165, i1 %underflow_83"   --->   Operation 4500 'or' 'or_ln392_83' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4501 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_251 = select i1 %or_ln392_83, i16 %select_ln392_248, i16 %tp_V_250"   --->   Operation 4501 'select' 'tp_V_251' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4502 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_348 = mul i32 %sext_ln1317, i32 %sext_ln198_84"   --->   Operation 4502 'mul' 'r_V_348' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4503 [1/1] (0.00ns)   --->   "%p_Result_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_348, i32 31"   --->   Operation 4503 'bitselect' 'p_Result_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4504 [1/1] (0.00ns)   --->   "%tp_V_252 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_348, i32 10, i32 25"   --->   Operation 4504 'partselect' 'tp_V_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4505 [1/1] (0.00ns)   --->   "%p_Result_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_348, i32 25"   --->   Operation 4505 'bitselect' 'p_Result_430' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4506 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_348, i32 9"   --->   Operation 4506 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4507 [1/1] (0.00ns)   --->   "%zext_ln423_84 = zext i1 %tmp_707"   --->   Operation 4507 'zext' 'zext_ln423_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4508 [1/1] (0.85ns)   --->   "%tp_V_253 = add i16 %zext_ln423_84, i16 %tp_V_252"   --->   Operation 4508 'add' 'tp_V_253' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4509 [1/1] (0.00ns)   --->   "%p_Result_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_253, i32 15"   --->   Operation 4509 'bitselect' 'p_Result_431' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4510 [1/1] (0.28ns)   --->   "%xor_ln942_168 = xor i1 %p_Result_431, i1 1"   --->   Operation 4510 'xor' 'xor_ln942_168' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4511 [1/1] (0.28ns)   --->   "%carry_169 = and i1 %p_Result_430, i1 %xor_ln942_168"   --->   Operation 4511 'and' 'carry_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4512 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_348, i32 27, i32 31"   --->   Operation 4512 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4513 [1/1] (0.75ns)   --->   "%Range2_all_ones_84 = icmp_eq  i5 %tmp_256, i5 31"   --->   Operation 4513 'icmp' 'Range2_all_ones_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4514 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_348, i32 26, i32 31"   --->   Operation 4514 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4515 [1/1] (0.78ns)   --->   "%Range1_all_ones_168 = icmp_eq  i6 %tmp_258, i6 63"   --->   Operation 4515 'icmp' 'Range1_all_ones_168' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4516 [1/1] (0.78ns)   --->   "%Range1_all_zeros_84 = icmp_eq  i6 %tmp_258, i6 0"   --->   Operation 4516 'icmp' 'Range1_all_zeros_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%deleted_zeros_84 = select i1 %carry_169, i1 %Range1_all_ones_168, i1 %Range1_all_zeros_84"   --->   Operation 4517 'select' 'deleted_zeros_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_84)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_348, i32 26"   --->   Operation 4518 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_84)   --->   "%xor_ln936_84 = xor i1 %tmp_709, i1 1"   --->   Operation 4519 'xor' 'xor_ln936_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_84)   --->   "%and_ln936_84 = and i1 %Range2_all_ones_84, i1 %xor_ln936_84"   --->   Operation 4520 'and' 'and_ln936_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_84)   --->   "%deleted_ones_168 = select i1 %carry_169, i1 %and_ln936_84, i1 %Range1_all_ones_168"   --->   Operation 4521 'select' 'deleted_ones_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_84)   --->   "%and_ln937_84 = and i1 %carry_169, i1 %Range1_all_ones_168"   --->   Operation 4522 'and' 'and_ln937_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%xor_ln941_252 = xor i1 %deleted_zeros_84, i1 1"   --->   Operation 4523 'xor' 'xor_ln941_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%or_ln941_84 = or i1 %p_Result_431, i1 %xor_ln941_252"   --->   Operation 4524 'or' 'or_ln941_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node overflow_168)   --->   "%xor_ln941_253 = xor i1 %p_Result_429, i1 1"   --->   Operation 4525 'xor' 'xor_ln941_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4526 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_168 = and i1 %or_ln941_84, i1 %xor_ln941_253"   --->   Operation 4526 'and' 'overflow_168' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_84)   --->   "%xor_ln942_169 = xor i1 %deleted_ones_168, i1 1"   --->   Operation 4527 'xor' 'xor_ln942_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4528 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_84 = or i1 %xor_ln942_168, i1 %xor_ln942_169"   --->   Operation 4528 'or' 'or_ln942_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_84)   --->   "%xor_ln942_596 = xor i1 %and_ln937_84, i1 %or_ln942_84"   --->   Operation 4529 'xor' 'xor_ln942_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_84)   --->   "%underflow_84 = and i1 %xor_ln942_596, i1 %p_Result_429"   --->   Operation 4530 'and' 'underflow_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node tp_V_254)   --->   "%select_ln392_252 = select i1 %overflow_168, i16 32767, i16 32768"   --->   Operation 4531 'select' 'select_ln392_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4532 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_84 = or i1 %overflow_168, i1 %underflow_84"   --->   Operation 4532 'or' 'or_ln392_84' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4533 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_254 = select i1 %or_ln392_84, i16 %select_ln392_252, i16 %tp_V_253"   --->   Operation 4533 'select' 'tp_V_254' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4534 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_349 = mul i32 %sext_ln1317_1, i32 %sext_ln198_85"   --->   Operation 4534 'mul' 'r_V_349' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4535 [1/1] (0.00ns)   --->   "%p_Result_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_349, i32 31"   --->   Operation 4535 'bitselect' 'p_Result_432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4536 [1/1] (0.00ns)   --->   "%tp_V_255 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_349, i32 10, i32 25"   --->   Operation 4536 'partselect' 'tp_V_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4537 [1/1] (0.00ns)   --->   "%p_Result_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_349, i32 25"   --->   Operation 4537 'bitselect' 'p_Result_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4538 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_349, i32 9"   --->   Operation 4538 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4539 [1/1] (0.00ns)   --->   "%zext_ln423_85 = zext i1 %tmp_712"   --->   Operation 4539 'zext' 'zext_ln423_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4540 [1/1] (0.85ns)   --->   "%tp_V_256 = add i16 %zext_ln423_85, i16 %tp_V_255"   --->   Operation 4540 'add' 'tp_V_256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4541 [1/1] (0.00ns)   --->   "%p_Result_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_256, i32 15"   --->   Operation 4541 'bitselect' 'p_Result_434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4542 [1/1] (0.28ns)   --->   "%xor_ln942_170 = xor i1 %p_Result_434, i1 1"   --->   Operation 4542 'xor' 'xor_ln942_170' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4543 [1/1] (0.28ns)   --->   "%carry_171 = and i1 %p_Result_433, i1 %xor_ln942_170"   --->   Operation 4543 'and' 'carry_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4544 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_349, i32 27, i32 31"   --->   Operation 4544 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4545 [1/1] (0.75ns)   --->   "%Range2_all_ones_85 = icmp_eq  i5 %tmp_259, i5 31"   --->   Operation 4545 'icmp' 'Range2_all_ones_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4546 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_349, i32 26, i32 31"   --->   Operation 4546 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4547 [1/1] (0.78ns)   --->   "%Range1_all_ones_169 = icmp_eq  i6 %tmp_261, i6 63"   --->   Operation 4547 'icmp' 'Range1_all_ones_169' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4548 [1/1] (0.78ns)   --->   "%Range1_all_zeros_85 = icmp_eq  i6 %tmp_261, i6 0"   --->   Operation 4548 'icmp' 'Range1_all_zeros_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%deleted_zeros_85 = select i1 %carry_171, i1 %Range1_all_ones_169, i1 %Range1_all_zeros_85"   --->   Operation 4549 'select' 'deleted_zeros_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_85)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_349, i32 26"   --->   Operation 4550 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_85)   --->   "%xor_ln936_85 = xor i1 %tmp_714, i1 1"   --->   Operation 4551 'xor' 'xor_ln936_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_85)   --->   "%and_ln936_85 = and i1 %Range2_all_ones_85, i1 %xor_ln936_85"   --->   Operation 4552 'and' 'and_ln936_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_85)   --->   "%deleted_ones_169 = select i1 %carry_171, i1 %and_ln936_85, i1 %Range1_all_ones_169"   --->   Operation 4553 'select' 'deleted_ones_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_85)   --->   "%and_ln937_85 = and i1 %carry_171, i1 %Range1_all_ones_169"   --->   Operation 4554 'and' 'and_ln937_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%xor_ln941_254 = xor i1 %deleted_zeros_85, i1 1"   --->   Operation 4555 'xor' 'xor_ln941_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%or_ln941_85 = or i1 %p_Result_434, i1 %xor_ln941_254"   --->   Operation 4556 'or' 'or_ln941_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node overflow_169)   --->   "%xor_ln941_255 = xor i1 %p_Result_432, i1 1"   --->   Operation 4557 'xor' 'xor_ln941_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4558 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_169 = and i1 %or_ln941_85, i1 %xor_ln941_255"   --->   Operation 4558 'and' 'overflow_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_85)   --->   "%xor_ln942_171 = xor i1 %deleted_ones_169, i1 1"   --->   Operation 4559 'xor' 'xor_ln942_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4560 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_85 = or i1 %xor_ln942_170, i1 %xor_ln942_171"   --->   Operation 4560 'or' 'or_ln942_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_85)   --->   "%xor_ln942_597 = xor i1 %and_ln937_85, i1 %or_ln942_85"   --->   Operation 4561 'xor' 'xor_ln942_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_85)   --->   "%underflow_85 = and i1 %xor_ln942_597, i1 %p_Result_432"   --->   Operation 4562 'and' 'underflow_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node tp_V_257)   --->   "%select_ln392_254 = select i1 %overflow_169, i16 32767, i16 32768"   --->   Operation 4563 'select' 'select_ln392_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4564 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_85 = or i1 %overflow_169, i1 %underflow_85"   --->   Operation 4564 'or' 'or_ln392_85' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4565 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_257 = select i1 %or_ln392_85, i16 %select_ln392_254, i16 %tp_V_256"   --->   Operation 4565 'select' 'tp_V_257' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4566 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_350 = mul i32 %sext_ln1317_2, i32 %sext_ln198_86"   --->   Operation 4566 'mul' 'r_V_350' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4567 [1/1] (0.00ns)   --->   "%p_Result_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_350, i32 31"   --->   Operation 4567 'bitselect' 'p_Result_437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4568 [1/1] (0.00ns)   --->   "%tp_V_258 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_350, i32 10, i32 25"   --->   Operation 4568 'partselect' 'tp_V_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4569 [1/1] (0.00ns)   --->   "%p_Result_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_350, i32 25"   --->   Operation 4569 'bitselect' 'p_Result_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4570 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_350, i32 9"   --->   Operation 4570 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4571 [1/1] (0.00ns)   --->   "%zext_ln423_86 = zext i1 %tmp_719"   --->   Operation 4571 'zext' 'zext_ln423_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4572 [1/1] (0.85ns)   --->   "%tp_V_259 = add i16 %zext_ln423_86, i16 %tp_V_258"   --->   Operation 4572 'add' 'tp_V_259' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4573 [1/1] (0.00ns)   --->   "%p_Result_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_259, i32 15"   --->   Operation 4573 'bitselect' 'p_Result_439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4574 [1/1] (0.28ns)   --->   "%xor_ln942_172 = xor i1 %p_Result_439, i1 1"   --->   Operation 4574 'xor' 'xor_ln942_172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4575 [1/1] (0.28ns)   --->   "%carry_173 = and i1 %p_Result_438, i1 %xor_ln942_172"   --->   Operation 4575 'and' 'carry_173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4576 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_350, i32 27, i32 31"   --->   Operation 4576 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4577 [1/1] (0.75ns)   --->   "%Range2_all_ones_86 = icmp_eq  i5 %tmp_263, i5 31"   --->   Operation 4577 'icmp' 'Range2_all_ones_86' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4578 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_350, i32 26, i32 31"   --->   Operation 4578 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4579 [1/1] (0.78ns)   --->   "%Range1_all_ones_171 = icmp_eq  i6 %tmp_264, i6 63"   --->   Operation 4579 'icmp' 'Range1_all_ones_171' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4580 [1/1] (0.78ns)   --->   "%Range1_all_zeros_86 = icmp_eq  i6 %tmp_264, i6 0"   --->   Operation 4580 'icmp' 'Range1_all_zeros_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%deleted_zeros_86 = select i1 %carry_173, i1 %Range1_all_ones_171, i1 %Range1_all_zeros_86"   --->   Operation 4581 'select' 'deleted_zeros_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_86)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_350, i32 26"   --->   Operation 4582 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_86)   --->   "%xor_ln936_86 = xor i1 %tmp_721, i1 1"   --->   Operation 4583 'xor' 'xor_ln936_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_86)   --->   "%and_ln936_86 = and i1 %Range2_all_ones_86, i1 %xor_ln936_86"   --->   Operation 4584 'and' 'and_ln936_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_86)   --->   "%deleted_ones_171 = select i1 %carry_173, i1 %and_ln936_86, i1 %Range1_all_ones_171"   --->   Operation 4585 'select' 'deleted_ones_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_86)   --->   "%and_ln937_86 = and i1 %carry_173, i1 %Range1_all_ones_171"   --->   Operation 4586 'and' 'and_ln937_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%xor_ln941_257 = xor i1 %deleted_zeros_86, i1 1"   --->   Operation 4587 'xor' 'xor_ln941_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%or_ln941_86 = or i1 %p_Result_439, i1 %xor_ln941_257"   --->   Operation 4588 'or' 'or_ln941_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node overflow_171)   --->   "%xor_ln941_258 = xor i1 %p_Result_437, i1 1"   --->   Operation 4589 'xor' 'xor_ln941_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4590 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_171 = and i1 %or_ln941_86, i1 %xor_ln941_258"   --->   Operation 4590 'and' 'overflow_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_86)   --->   "%xor_ln942_173 = xor i1 %deleted_ones_171, i1 1"   --->   Operation 4591 'xor' 'xor_ln942_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4592 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_86 = or i1 %xor_ln942_172, i1 %xor_ln942_173"   --->   Operation 4592 'or' 'or_ln942_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_86)   --->   "%xor_ln942_598 = xor i1 %and_ln937_86, i1 %or_ln942_86"   --->   Operation 4593 'xor' 'xor_ln942_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_86)   --->   "%underflow_86 = and i1 %xor_ln942_598, i1 %p_Result_437"   --->   Operation 4594 'and' 'underflow_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node tp_V_260)   --->   "%select_ln392_257 = select i1 %overflow_171, i16 32767, i16 32768"   --->   Operation 4595 'select' 'select_ln392_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4596 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_86 = or i1 %overflow_171, i1 %underflow_86"   --->   Operation 4596 'or' 'or_ln392_86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4597 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_260 = select i1 %or_ln392_86, i16 %select_ln392_257, i16 %tp_V_259"   --->   Operation 4597 'select' 'tp_V_260' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4598 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_351 = mul i32 %sext_ln1317_3, i32 %sext_ln198_87"   --->   Operation 4598 'mul' 'r_V_351' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4599 [1/1] (0.00ns)   --->   "%p_Result_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_351, i32 31"   --->   Operation 4599 'bitselect' 'p_Result_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4600 [1/1] (0.00ns)   --->   "%tp_V_261 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_351, i32 10, i32 25"   --->   Operation 4600 'partselect' 'tp_V_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4601 [1/1] (0.00ns)   --->   "%p_Result_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_351, i32 25"   --->   Operation 4601 'bitselect' 'p_Result_443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4602 [1/1] (0.00ns)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_351, i32 9"   --->   Operation 4602 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4603 [1/1] (0.00ns)   --->   "%zext_ln423_87 = zext i1 %tmp_726"   --->   Operation 4603 'zext' 'zext_ln423_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4604 [1/1] (0.85ns)   --->   "%tp_V_262 = add i16 %zext_ln423_87, i16 %tp_V_261"   --->   Operation 4604 'add' 'tp_V_262' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4605 [1/1] (0.00ns)   --->   "%p_Result_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_262, i32 15"   --->   Operation 4605 'bitselect' 'p_Result_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4606 [1/1] (0.28ns)   --->   "%xor_ln942_174 = xor i1 %p_Result_444, i1 1"   --->   Operation 4606 'xor' 'xor_ln942_174' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4607 [1/1] (0.28ns)   --->   "%carry_175 = and i1 %p_Result_443, i1 %xor_ln942_174"   --->   Operation 4607 'and' 'carry_175' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4608 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_351, i32 27, i32 31"   --->   Operation 4608 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4609 [1/1] (0.75ns)   --->   "%Range2_all_ones_87 = icmp_eq  i5 %tmp_265, i5 31"   --->   Operation 4609 'icmp' 'Range2_all_ones_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4610 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_351, i32 26, i32 31"   --->   Operation 4610 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4611 [1/1] (0.78ns)   --->   "%Range1_all_ones_173 = icmp_eq  i6 %tmp_266, i6 63"   --->   Operation 4611 'icmp' 'Range1_all_ones_173' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4612 [1/1] (0.78ns)   --->   "%Range1_all_zeros_87 = icmp_eq  i6 %tmp_266, i6 0"   --->   Operation 4612 'icmp' 'Range1_all_zeros_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%deleted_zeros_87 = select i1 %carry_175, i1 %Range1_all_ones_173, i1 %Range1_all_zeros_87"   --->   Operation 4613 'select' 'deleted_zeros_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_87)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_351, i32 26"   --->   Operation 4614 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_87)   --->   "%xor_ln936_87 = xor i1 %tmp_728, i1 1"   --->   Operation 4615 'xor' 'xor_ln936_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_87)   --->   "%and_ln936_87 = and i1 %Range2_all_ones_87, i1 %xor_ln936_87"   --->   Operation 4616 'and' 'and_ln936_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_87)   --->   "%deleted_ones_173 = select i1 %carry_175, i1 %and_ln936_87, i1 %Range1_all_ones_173"   --->   Operation 4617 'select' 'deleted_ones_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_87)   --->   "%and_ln937_87 = and i1 %carry_175, i1 %Range1_all_ones_173"   --->   Operation 4618 'and' 'and_ln937_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%xor_ln941_260 = xor i1 %deleted_zeros_87, i1 1"   --->   Operation 4619 'xor' 'xor_ln941_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%or_ln941_87 = or i1 %p_Result_444, i1 %xor_ln941_260"   --->   Operation 4620 'or' 'or_ln941_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node overflow_173)   --->   "%xor_ln941_261 = xor i1 %p_Result_442, i1 1"   --->   Operation 4621 'xor' 'xor_ln941_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4622 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_173 = and i1 %or_ln941_87, i1 %xor_ln941_261"   --->   Operation 4622 'and' 'overflow_173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_87)   --->   "%xor_ln942_175 = xor i1 %deleted_ones_173, i1 1"   --->   Operation 4623 'xor' 'xor_ln942_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4624 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_87 = or i1 %xor_ln942_174, i1 %xor_ln942_175"   --->   Operation 4624 'or' 'or_ln942_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_87)   --->   "%xor_ln942_599 = xor i1 %and_ln937_87, i1 %or_ln942_87"   --->   Operation 4625 'xor' 'xor_ln942_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_87)   --->   "%underflow_87 = and i1 %xor_ln942_599, i1 %p_Result_442"   --->   Operation 4626 'and' 'underflow_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node tp_V_263)   --->   "%select_ln392_260 = select i1 %overflow_173, i16 32767, i16 32768"   --->   Operation 4627 'select' 'select_ln392_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4628 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_87 = or i1 %overflow_173, i1 %underflow_87"   --->   Operation 4628 'or' 'or_ln392_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4629 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_263 = select i1 %or_ln392_87, i16 %select_ln392_260, i16 %tp_V_262"   --->   Operation 4629 'select' 'tp_V_263' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4630 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_352 = mul i32 %sext_ln1317, i32 %sext_ln198_88"   --->   Operation 4630 'mul' 'r_V_352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4631 [1/1] (0.00ns)   --->   "%p_Result_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_352, i32 31"   --->   Operation 4631 'bitselect' 'p_Result_449' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4632 [1/1] (0.00ns)   --->   "%tp_V_264 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_352, i32 10, i32 25"   --->   Operation 4632 'partselect' 'tp_V_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4633 [1/1] (0.00ns)   --->   "%p_Result_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_352, i32 25"   --->   Operation 4633 'bitselect' 'p_Result_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4634 [1/1] (0.00ns)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_352, i32 9"   --->   Operation 4634 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4635 [1/1] (0.00ns)   --->   "%zext_ln423_88 = zext i1 %tmp_735"   --->   Operation 4635 'zext' 'zext_ln423_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4636 [1/1] (0.85ns)   --->   "%tp_V_265 = add i16 %zext_ln423_88, i16 %tp_V_264"   --->   Operation 4636 'add' 'tp_V_265' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4637 [1/1] (0.00ns)   --->   "%p_Result_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_265, i32 15"   --->   Operation 4637 'bitselect' 'p_Result_451' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4638 [1/1] (0.28ns)   --->   "%xor_ln942_176 = xor i1 %p_Result_451, i1 1"   --->   Operation 4638 'xor' 'xor_ln942_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4639 [1/1] (0.28ns)   --->   "%carry_177 = and i1 %p_Result_450, i1 %xor_ln942_176"   --->   Operation 4639 'and' 'carry_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4640 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_352, i32 27, i32 31"   --->   Operation 4640 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4641 [1/1] (0.75ns)   --->   "%Range2_all_ones_88 = icmp_eq  i5 %tmp_268, i5 31"   --->   Operation 4641 'icmp' 'Range2_all_ones_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4642 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_352, i32 26, i32 31"   --->   Operation 4642 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4643 [1/1] (0.78ns)   --->   "%Range1_all_ones_176 = icmp_eq  i6 %tmp_270, i6 63"   --->   Operation 4643 'icmp' 'Range1_all_ones_176' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4644 [1/1] (0.78ns)   --->   "%Range1_all_zeros_88 = icmp_eq  i6 %tmp_270, i6 0"   --->   Operation 4644 'icmp' 'Range1_all_zeros_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%deleted_zeros_88 = select i1 %carry_177, i1 %Range1_all_ones_176, i1 %Range1_all_zeros_88"   --->   Operation 4645 'select' 'deleted_zeros_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_88)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_352, i32 26"   --->   Operation 4646 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_88)   --->   "%xor_ln936_88 = xor i1 %tmp_737, i1 1"   --->   Operation 4647 'xor' 'xor_ln936_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_88)   --->   "%and_ln936_88 = and i1 %Range2_all_ones_88, i1 %xor_ln936_88"   --->   Operation 4648 'and' 'and_ln936_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_88)   --->   "%deleted_ones_176 = select i1 %carry_177, i1 %and_ln936_88, i1 %Range1_all_ones_176"   --->   Operation 4649 'select' 'deleted_ones_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_88)   --->   "%and_ln937_88 = and i1 %carry_177, i1 %Range1_all_ones_176"   --->   Operation 4650 'and' 'and_ln937_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%xor_ln941_264 = xor i1 %deleted_zeros_88, i1 1"   --->   Operation 4651 'xor' 'xor_ln941_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%or_ln941_88 = or i1 %p_Result_451, i1 %xor_ln941_264"   --->   Operation 4652 'or' 'or_ln941_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node overflow_176)   --->   "%xor_ln941_265 = xor i1 %p_Result_449, i1 1"   --->   Operation 4653 'xor' 'xor_ln941_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4654 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_176 = and i1 %or_ln941_88, i1 %xor_ln941_265"   --->   Operation 4654 'and' 'overflow_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_88)   --->   "%xor_ln942_177 = xor i1 %deleted_ones_176, i1 1"   --->   Operation 4655 'xor' 'xor_ln942_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4656 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_88 = or i1 %xor_ln942_176, i1 %xor_ln942_177"   --->   Operation 4656 'or' 'or_ln942_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_88)   --->   "%xor_ln942_600 = xor i1 %and_ln937_88, i1 %or_ln942_88"   --->   Operation 4657 'xor' 'xor_ln942_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_88)   --->   "%underflow_88 = and i1 %xor_ln942_600, i1 %p_Result_449"   --->   Operation 4658 'and' 'underflow_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node tp_V_266)   --->   "%select_ln392_264 = select i1 %overflow_176, i16 32767, i16 32768"   --->   Operation 4659 'select' 'select_ln392_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4660 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_88 = or i1 %overflow_176, i1 %underflow_88"   --->   Operation 4660 'or' 'or_ln392_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4661 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_266 = select i1 %or_ln392_88, i16 %select_ln392_264, i16 %tp_V_265"   --->   Operation 4661 'select' 'tp_V_266' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4662 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_353 = mul i32 %sext_ln1317_1, i32 %sext_ln198_89"   --->   Operation 4662 'mul' 'r_V_353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4663 [1/1] (0.00ns)   --->   "%p_Result_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_353, i32 31"   --->   Operation 4663 'bitselect' 'p_Result_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4664 [1/1] (0.00ns)   --->   "%tp_V_267 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_353, i32 10, i32 25"   --->   Operation 4664 'partselect' 'tp_V_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4665 [1/1] (0.00ns)   --->   "%p_Result_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_353, i32 25"   --->   Operation 4665 'bitselect' 'p_Result_453' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4666 [1/1] (0.00ns)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_353, i32 9"   --->   Operation 4666 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4667 [1/1] (0.00ns)   --->   "%zext_ln423_89 = zext i1 %tmp_740"   --->   Operation 4667 'zext' 'zext_ln423_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4668 [1/1] (0.85ns)   --->   "%tp_V_268 = add i16 %zext_ln423_89, i16 %tp_V_267"   --->   Operation 4668 'add' 'tp_V_268' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4669 [1/1] (0.00ns)   --->   "%p_Result_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_268, i32 15"   --->   Operation 4669 'bitselect' 'p_Result_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4670 [1/1] (0.28ns)   --->   "%xor_ln942_178 = xor i1 %p_Result_454, i1 1"   --->   Operation 4670 'xor' 'xor_ln942_178' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4671 [1/1] (0.28ns)   --->   "%carry_179 = and i1 %p_Result_453, i1 %xor_ln942_178"   --->   Operation 4671 'and' 'carry_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4672 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_353, i32 27, i32 31"   --->   Operation 4672 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4673 [1/1] (0.75ns)   --->   "%Range2_all_ones_89 = icmp_eq  i5 %tmp_271, i5 31"   --->   Operation 4673 'icmp' 'Range2_all_ones_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4674 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_353, i32 26, i32 31"   --->   Operation 4674 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4675 [1/1] (0.78ns)   --->   "%Range1_all_ones_177 = icmp_eq  i6 %tmp_272, i6 63"   --->   Operation 4675 'icmp' 'Range1_all_ones_177' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4676 [1/1] (0.78ns)   --->   "%Range1_all_zeros_89 = icmp_eq  i6 %tmp_272, i6 0"   --->   Operation 4676 'icmp' 'Range1_all_zeros_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%deleted_zeros_89 = select i1 %carry_179, i1 %Range1_all_ones_177, i1 %Range1_all_zeros_89"   --->   Operation 4677 'select' 'deleted_zeros_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_89)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_353, i32 26"   --->   Operation 4678 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_89)   --->   "%xor_ln936_89 = xor i1 %tmp_742, i1 1"   --->   Operation 4679 'xor' 'xor_ln936_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_89)   --->   "%and_ln936_89 = and i1 %Range2_all_ones_89, i1 %xor_ln936_89"   --->   Operation 4680 'and' 'and_ln936_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_89)   --->   "%deleted_ones_177 = select i1 %carry_179, i1 %and_ln936_89, i1 %Range1_all_ones_177"   --->   Operation 4681 'select' 'deleted_ones_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_89)   --->   "%and_ln937_89 = and i1 %carry_179, i1 %Range1_all_ones_177"   --->   Operation 4682 'and' 'and_ln937_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%xor_ln941_266 = xor i1 %deleted_zeros_89, i1 1"   --->   Operation 4683 'xor' 'xor_ln941_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%or_ln941_89 = or i1 %p_Result_454, i1 %xor_ln941_266"   --->   Operation 4684 'or' 'or_ln941_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node overflow_177)   --->   "%xor_ln941_267 = xor i1 %p_Result_452, i1 1"   --->   Operation 4685 'xor' 'xor_ln941_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4686 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_177 = and i1 %or_ln941_89, i1 %xor_ln941_267"   --->   Operation 4686 'and' 'overflow_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_89)   --->   "%xor_ln942_179 = xor i1 %deleted_ones_177, i1 1"   --->   Operation 4687 'xor' 'xor_ln942_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4688 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_89 = or i1 %xor_ln942_178, i1 %xor_ln942_179"   --->   Operation 4688 'or' 'or_ln942_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_89)   --->   "%xor_ln942_601 = xor i1 %and_ln937_89, i1 %or_ln942_89"   --->   Operation 4689 'xor' 'xor_ln942_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_89)   --->   "%underflow_89 = and i1 %xor_ln942_601, i1 %p_Result_452"   --->   Operation 4690 'and' 'underflow_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node tp_V_269)   --->   "%select_ln392_266 = select i1 %overflow_177, i16 32767, i16 32768"   --->   Operation 4691 'select' 'select_ln392_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4692 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_89 = or i1 %overflow_177, i1 %underflow_89"   --->   Operation 4692 'or' 'or_ln392_89' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4693 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_269 = select i1 %or_ln392_89, i16 %select_ln392_266, i16 %tp_V_268"   --->   Operation 4693 'select' 'tp_V_269' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4694 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_354 = mul i32 %sext_ln1317_2, i32 %sext_ln198_90"   --->   Operation 4694 'mul' 'r_V_354' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4695 [1/1] (0.00ns)   --->   "%p_Result_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_354, i32 31"   --->   Operation 4695 'bitselect' 'p_Result_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4696 [1/1] (0.00ns)   --->   "%tp_V_270 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_354, i32 10, i32 25"   --->   Operation 4696 'partselect' 'tp_V_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4697 [1/1] (0.00ns)   --->   "%p_Result_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_354, i32 25"   --->   Operation 4697 'bitselect' 'p_Result_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4698 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_354, i32 9"   --->   Operation 4698 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4699 [1/1] (0.00ns)   --->   "%zext_ln423_90 = zext i1 %tmp_747"   --->   Operation 4699 'zext' 'zext_ln423_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4700 [1/1] (0.85ns)   --->   "%tp_V_271 = add i16 %zext_ln423_90, i16 %tp_V_270"   --->   Operation 4700 'add' 'tp_V_271' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4701 [1/1] (0.00ns)   --->   "%p_Result_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_271, i32 15"   --->   Operation 4701 'bitselect' 'p_Result_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4702 [1/1] (0.28ns)   --->   "%xor_ln942_180 = xor i1 %p_Result_459, i1 1"   --->   Operation 4702 'xor' 'xor_ln942_180' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4703 [1/1] (0.28ns)   --->   "%carry_181 = and i1 %p_Result_458, i1 %xor_ln942_180"   --->   Operation 4703 'and' 'carry_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4704 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_354, i32 27, i32 31"   --->   Operation 4704 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4705 [1/1] (0.75ns)   --->   "%Range2_all_ones_90 = icmp_eq  i5 %tmp_273, i5 31"   --->   Operation 4705 'icmp' 'Range2_all_ones_90' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4706 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_354, i32 26, i32 31"   --->   Operation 4706 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4707 [1/1] (0.78ns)   --->   "%Range1_all_ones_179 = icmp_eq  i6 %tmp_275, i6 63"   --->   Operation 4707 'icmp' 'Range1_all_ones_179' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4708 [1/1] (0.78ns)   --->   "%Range1_all_zeros_90 = icmp_eq  i6 %tmp_275, i6 0"   --->   Operation 4708 'icmp' 'Range1_all_zeros_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%deleted_zeros_90 = select i1 %carry_181, i1 %Range1_all_ones_179, i1 %Range1_all_zeros_90"   --->   Operation 4709 'select' 'deleted_zeros_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_90)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_354, i32 26"   --->   Operation 4710 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_90)   --->   "%xor_ln936_90 = xor i1 %tmp_749, i1 1"   --->   Operation 4711 'xor' 'xor_ln936_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_90)   --->   "%and_ln936_90 = and i1 %Range2_all_ones_90, i1 %xor_ln936_90"   --->   Operation 4712 'and' 'and_ln936_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_90)   --->   "%deleted_ones_179 = select i1 %carry_181, i1 %and_ln936_90, i1 %Range1_all_ones_179"   --->   Operation 4713 'select' 'deleted_ones_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_90)   --->   "%and_ln937_90 = and i1 %carry_181, i1 %Range1_all_ones_179"   --->   Operation 4714 'and' 'and_ln937_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%xor_ln941_269 = xor i1 %deleted_zeros_90, i1 1"   --->   Operation 4715 'xor' 'xor_ln941_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%or_ln941_90 = or i1 %p_Result_459, i1 %xor_ln941_269"   --->   Operation 4716 'or' 'or_ln941_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node overflow_179)   --->   "%xor_ln941_270 = xor i1 %p_Result_457, i1 1"   --->   Operation 4717 'xor' 'xor_ln941_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4718 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_179 = and i1 %or_ln941_90, i1 %xor_ln941_270"   --->   Operation 4718 'and' 'overflow_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_90)   --->   "%xor_ln942_181 = xor i1 %deleted_ones_179, i1 1"   --->   Operation 4719 'xor' 'xor_ln942_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4720 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_90 = or i1 %xor_ln942_180, i1 %xor_ln942_181"   --->   Operation 4720 'or' 'or_ln942_90' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_90)   --->   "%xor_ln942_602 = xor i1 %and_ln937_90, i1 %or_ln942_90"   --->   Operation 4721 'xor' 'xor_ln942_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_90)   --->   "%underflow_90 = and i1 %xor_ln942_602, i1 %p_Result_457"   --->   Operation 4722 'and' 'underflow_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node tp_V_272)   --->   "%select_ln392_269 = select i1 %overflow_179, i16 32767, i16 32768"   --->   Operation 4723 'select' 'select_ln392_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4724 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_90 = or i1 %overflow_179, i1 %underflow_90"   --->   Operation 4724 'or' 'or_ln392_90' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4725 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_272 = select i1 %or_ln392_90, i16 %select_ln392_269, i16 %tp_V_271"   --->   Operation 4725 'select' 'tp_V_272' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4726 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_355 = mul i32 %sext_ln1317_3, i32 %sext_ln198_91"   --->   Operation 4726 'mul' 'r_V_355' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4727 [1/1] (0.00ns)   --->   "%p_Result_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_355, i32 31"   --->   Operation 4727 'bitselect' 'p_Result_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4728 [1/1] (0.00ns)   --->   "%tp_V_273 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_355, i32 10, i32 25"   --->   Operation 4728 'partselect' 'tp_V_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4729 [1/1] (0.00ns)   --->   "%p_Result_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_355, i32 25"   --->   Operation 4729 'bitselect' 'p_Result_463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4730 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_355, i32 9"   --->   Operation 4730 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4731 [1/1] (0.00ns)   --->   "%zext_ln423_91 = zext i1 %tmp_754"   --->   Operation 4731 'zext' 'zext_ln423_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4732 [1/1] (0.85ns)   --->   "%tp_V_274 = add i16 %zext_ln423_91, i16 %tp_V_273"   --->   Operation 4732 'add' 'tp_V_274' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4733 [1/1] (0.00ns)   --->   "%p_Result_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_274, i32 15"   --->   Operation 4733 'bitselect' 'p_Result_464' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4734 [1/1] (0.28ns)   --->   "%xor_ln942_182 = xor i1 %p_Result_464, i1 1"   --->   Operation 4734 'xor' 'xor_ln942_182' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4735 [1/1] (0.28ns)   --->   "%carry_183 = and i1 %p_Result_463, i1 %xor_ln942_182"   --->   Operation 4735 'and' 'carry_183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4736 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_355, i32 27, i32 31"   --->   Operation 4736 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4737 [1/1] (0.75ns)   --->   "%Range2_all_ones_91 = icmp_eq  i5 %tmp_277, i5 31"   --->   Operation 4737 'icmp' 'Range2_all_ones_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4738 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_355, i32 26, i32 31"   --->   Operation 4738 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4739 [1/1] (0.78ns)   --->   "%Range1_all_ones_181 = icmp_eq  i6 %tmp_278, i6 63"   --->   Operation 4739 'icmp' 'Range1_all_ones_181' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4740 [1/1] (0.78ns)   --->   "%Range1_all_zeros_91 = icmp_eq  i6 %tmp_278, i6 0"   --->   Operation 4740 'icmp' 'Range1_all_zeros_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%deleted_zeros_91 = select i1 %carry_183, i1 %Range1_all_ones_181, i1 %Range1_all_zeros_91"   --->   Operation 4741 'select' 'deleted_zeros_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_91)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_355, i32 26"   --->   Operation 4742 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_91)   --->   "%xor_ln936_91 = xor i1 %tmp_756, i1 1"   --->   Operation 4743 'xor' 'xor_ln936_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_91)   --->   "%and_ln936_91 = and i1 %Range2_all_ones_91, i1 %xor_ln936_91"   --->   Operation 4744 'and' 'and_ln936_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_91)   --->   "%deleted_ones_181 = select i1 %carry_183, i1 %and_ln936_91, i1 %Range1_all_ones_181"   --->   Operation 4745 'select' 'deleted_ones_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_91)   --->   "%and_ln937_91 = and i1 %carry_183, i1 %Range1_all_ones_181"   --->   Operation 4746 'and' 'and_ln937_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%xor_ln941_272 = xor i1 %deleted_zeros_91, i1 1"   --->   Operation 4747 'xor' 'xor_ln941_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%or_ln941_91 = or i1 %p_Result_464, i1 %xor_ln941_272"   --->   Operation 4748 'or' 'or_ln941_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4749 [1/1] (0.00ns) (grouped into LUT with out node overflow_181)   --->   "%xor_ln941_273 = xor i1 %p_Result_462, i1 1"   --->   Operation 4749 'xor' 'xor_ln941_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4750 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_181 = and i1 %or_ln941_91, i1 %xor_ln941_273"   --->   Operation 4750 'and' 'overflow_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_91)   --->   "%xor_ln942_183 = xor i1 %deleted_ones_181, i1 1"   --->   Operation 4751 'xor' 'xor_ln942_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4752 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_91 = or i1 %xor_ln942_182, i1 %xor_ln942_183"   --->   Operation 4752 'or' 'or_ln942_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_91)   --->   "%xor_ln942_603 = xor i1 %and_ln937_91, i1 %or_ln942_91"   --->   Operation 4753 'xor' 'xor_ln942_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_91)   --->   "%underflow_91 = and i1 %xor_ln942_603, i1 %p_Result_462"   --->   Operation 4754 'and' 'underflow_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node tp_V_275)   --->   "%select_ln392_272 = select i1 %overflow_181, i16 32767, i16 32768"   --->   Operation 4755 'select' 'select_ln392_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4756 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_91 = or i1 %overflow_181, i1 %underflow_91"   --->   Operation 4756 'or' 'or_ln392_91' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4757 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_275 = select i1 %or_ln392_91, i16 %select_ln392_272, i16 %tp_V_274"   --->   Operation 4757 'select' 'tp_V_275' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4758 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_356 = mul i32 %sext_ln1317, i32 %sext_ln198_92"   --->   Operation 4758 'mul' 'r_V_356' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4759 [1/1] (0.00ns)   --->   "%p_Result_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_356, i32 31"   --->   Operation 4759 'bitselect' 'p_Result_469' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4760 [1/1] (0.00ns)   --->   "%tp_V_276 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_356, i32 10, i32 25"   --->   Operation 4760 'partselect' 'tp_V_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4761 [1/1] (0.00ns)   --->   "%p_Result_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_356, i32 25"   --->   Operation 4761 'bitselect' 'p_Result_470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4762 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_356, i32 9"   --->   Operation 4762 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4763 [1/1] (0.00ns)   --->   "%zext_ln423_92 = zext i1 %tmp_763"   --->   Operation 4763 'zext' 'zext_ln423_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4764 [1/1] (0.85ns)   --->   "%tp_V_277 = add i16 %zext_ln423_92, i16 %tp_V_276"   --->   Operation 4764 'add' 'tp_V_277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4765 [1/1] (0.00ns)   --->   "%p_Result_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_277, i32 15"   --->   Operation 4765 'bitselect' 'p_Result_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4766 [1/1] (0.28ns)   --->   "%xor_ln942_184 = xor i1 %p_Result_471, i1 1"   --->   Operation 4766 'xor' 'xor_ln942_184' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4767 [1/1] (0.28ns)   --->   "%carry_185 = and i1 %p_Result_470, i1 %xor_ln942_184"   --->   Operation 4767 'and' 'carry_185' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4768 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_356, i32 27, i32 31"   --->   Operation 4768 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4769 [1/1] (0.75ns)   --->   "%Range2_all_ones_92 = icmp_eq  i5 %tmp_279, i5 31"   --->   Operation 4769 'icmp' 'Range2_all_ones_92' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4770 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_356, i32 26, i32 31"   --->   Operation 4770 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4771 [1/1] (0.78ns)   --->   "%Range1_all_ones_184 = icmp_eq  i6 %tmp_280, i6 63"   --->   Operation 4771 'icmp' 'Range1_all_ones_184' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4772 [1/1] (0.78ns)   --->   "%Range1_all_zeros_92 = icmp_eq  i6 %tmp_280, i6 0"   --->   Operation 4772 'icmp' 'Range1_all_zeros_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%deleted_zeros_92 = select i1 %carry_185, i1 %Range1_all_ones_184, i1 %Range1_all_zeros_92"   --->   Operation 4773 'select' 'deleted_zeros_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_92)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_356, i32 26"   --->   Operation 4774 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_92)   --->   "%xor_ln936_92 = xor i1 %tmp_765, i1 1"   --->   Operation 4775 'xor' 'xor_ln936_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_92)   --->   "%and_ln936_92 = and i1 %Range2_all_ones_92, i1 %xor_ln936_92"   --->   Operation 4776 'and' 'and_ln936_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_92)   --->   "%deleted_ones_184 = select i1 %carry_185, i1 %and_ln936_92, i1 %Range1_all_ones_184"   --->   Operation 4777 'select' 'deleted_ones_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_92)   --->   "%and_ln937_92 = and i1 %carry_185, i1 %Range1_all_ones_184"   --->   Operation 4778 'and' 'and_ln937_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%xor_ln941_276 = xor i1 %deleted_zeros_92, i1 1"   --->   Operation 4779 'xor' 'xor_ln941_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%or_ln941_92 = or i1 %p_Result_471, i1 %xor_ln941_276"   --->   Operation 4780 'or' 'or_ln941_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node overflow_184)   --->   "%xor_ln941_277 = xor i1 %p_Result_469, i1 1"   --->   Operation 4781 'xor' 'xor_ln941_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4782 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_184 = and i1 %or_ln941_92, i1 %xor_ln941_277"   --->   Operation 4782 'and' 'overflow_184' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_92)   --->   "%xor_ln942_185 = xor i1 %deleted_ones_184, i1 1"   --->   Operation 4783 'xor' 'xor_ln942_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4784 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_92 = or i1 %xor_ln942_184, i1 %xor_ln942_185"   --->   Operation 4784 'or' 'or_ln942_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_92)   --->   "%xor_ln942_604 = xor i1 %and_ln937_92, i1 %or_ln942_92"   --->   Operation 4785 'xor' 'xor_ln942_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_92)   --->   "%underflow_92 = and i1 %xor_ln942_604, i1 %p_Result_469"   --->   Operation 4786 'and' 'underflow_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node tp_V_278)   --->   "%select_ln392_276 = select i1 %overflow_184, i16 32767, i16 32768"   --->   Operation 4787 'select' 'select_ln392_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4788 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_92 = or i1 %overflow_184, i1 %underflow_92"   --->   Operation 4788 'or' 'or_ln392_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4789 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_278 = select i1 %or_ln392_92, i16 %select_ln392_276, i16 %tp_V_277"   --->   Operation 4789 'select' 'tp_V_278' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4790 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_357 = mul i32 %sext_ln1317_1, i32 %sext_ln198_93"   --->   Operation 4790 'mul' 'r_V_357' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4791 [1/1] (0.00ns)   --->   "%p_Result_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_357, i32 31"   --->   Operation 4791 'bitselect' 'p_Result_472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4792 [1/1] (0.00ns)   --->   "%tp_V_279 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_357, i32 10, i32 25"   --->   Operation 4792 'partselect' 'tp_V_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4793 [1/1] (0.00ns)   --->   "%p_Result_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_357, i32 25"   --->   Operation 4793 'bitselect' 'p_Result_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4794 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_357, i32 9"   --->   Operation 4794 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4795 [1/1] (0.00ns)   --->   "%zext_ln423_93 = zext i1 %tmp_768"   --->   Operation 4795 'zext' 'zext_ln423_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4796 [1/1] (0.85ns)   --->   "%tp_V_280 = add i16 %zext_ln423_93, i16 %tp_V_279"   --->   Operation 4796 'add' 'tp_V_280' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4797 [1/1] (0.00ns)   --->   "%p_Result_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_280, i32 15"   --->   Operation 4797 'bitselect' 'p_Result_474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4798 [1/1] (0.28ns)   --->   "%xor_ln942_186 = xor i1 %p_Result_474, i1 1"   --->   Operation 4798 'xor' 'xor_ln942_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4799 [1/1] (0.28ns)   --->   "%carry_187 = and i1 %p_Result_473, i1 %xor_ln942_186"   --->   Operation 4799 'and' 'carry_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4800 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_357, i32 27, i32 31"   --->   Operation 4800 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4801 [1/1] (0.75ns)   --->   "%Range2_all_ones_93 = icmp_eq  i5 %tmp_281, i5 31"   --->   Operation 4801 'icmp' 'Range2_all_ones_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4802 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_357, i32 26, i32 31"   --->   Operation 4802 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4803 [1/1] (0.78ns)   --->   "%Range1_all_ones_185 = icmp_eq  i6 %tmp_282, i6 63"   --->   Operation 4803 'icmp' 'Range1_all_ones_185' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4804 [1/1] (0.78ns)   --->   "%Range1_all_zeros_93 = icmp_eq  i6 %tmp_282, i6 0"   --->   Operation 4804 'icmp' 'Range1_all_zeros_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%deleted_zeros_93 = select i1 %carry_187, i1 %Range1_all_ones_185, i1 %Range1_all_zeros_93"   --->   Operation 4805 'select' 'deleted_zeros_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_93)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_357, i32 26"   --->   Operation 4806 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_93)   --->   "%xor_ln936_93 = xor i1 %tmp_770, i1 1"   --->   Operation 4807 'xor' 'xor_ln936_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_93)   --->   "%and_ln936_93 = and i1 %Range2_all_ones_93, i1 %xor_ln936_93"   --->   Operation 4808 'and' 'and_ln936_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_93)   --->   "%deleted_ones_185 = select i1 %carry_187, i1 %and_ln936_93, i1 %Range1_all_ones_185"   --->   Operation 4809 'select' 'deleted_ones_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_93)   --->   "%and_ln937_93 = and i1 %carry_187, i1 %Range1_all_ones_185"   --->   Operation 4810 'and' 'and_ln937_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%xor_ln941_278 = xor i1 %deleted_zeros_93, i1 1"   --->   Operation 4811 'xor' 'xor_ln941_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%or_ln941_93 = or i1 %p_Result_474, i1 %xor_ln941_278"   --->   Operation 4812 'or' 'or_ln941_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node overflow_185)   --->   "%xor_ln941_279 = xor i1 %p_Result_472, i1 1"   --->   Operation 4813 'xor' 'xor_ln941_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4814 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_185 = and i1 %or_ln941_93, i1 %xor_ln941_279"   --->   Operation 4814 'and' 'overflow_185' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_93)   --->   "%xor_ln942_187 = xor i1 %deleted_ones_185, i1 1"   --->   Operation 4815 'xor' 'xor_ln942_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4816 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_93 = or i1 %xor_ln942_186, i1 %xor_ln942_187"   --->   Operation 4816 'or' 'or_ln942_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_93)   --->   "%xor_ln942_605 = xor i1 %and_ln937_93, i1 %or_ln942_93"   --->   Operation 4817 'xor' 'xor_ln942_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_93)   --->   "%underflow_93 = and i1 %xor_ln942_605, i1 %p_Result_472"   --->   Operation 4818 'and' 'underflow_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node tp_V_281)   --->   "%select_ln392_278 = select i1 %overflow_185, i16 32767, i16 32768"   --->   Operation 4819 'select' 'select_ln392_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4820 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_93 = or i1 %overflow_185, i1 %underflow_93"   --->   Operation 4820 'or' 'or_ln392_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4821 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_281 = select i1 %or_ln392_93, i16 %select_ln392_278, i16 %tp_V_280"   --->   Operation 4821 'select' 'tp_V_281' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4822 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_358 = mul i32 %sext_ln1317_2, i32 %sext_ln198_94"   --->   Operation 4822 'mul' 'r_V_358' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4823 [1/1] (0.00ns)   --->   "%p_Result_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_358, i32 31"   --->   Operation 4823 'bitselect' 'p_Result_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4824 [1/1] (0.00ns)   --->   "%tp_V_282 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_358, i32 10, i32 25"   --->   Operation 4824 'partselect' 'tp_V_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4825 [1/1] (0.00ns)   --->   "%p_Result_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_358, i32 25"   --->   Operation 4825 'bitselect' 'p_Result_478' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4826 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_358, i32 9"   --->   Operation 4826 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4827 [1/1] (0.00ns)   --->   "%zext_ln423_94 = zext i1 %tmp_775"   --->   Operation 4827 'zext' 'zext_ln423_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4828 [1/1] (0.85ns)   --->   "%tp_V_283 = add i16 %zext_ln423_94, i16 %tp_V_282"   --->   Operation 4828 'add' 'tp_V_283' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4829 [1/1] (0.00ns)   --->   "%p_Result_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_283, i32 15"   --->   Operation 4829 'bitselect' 'p_Result_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4830 [1/1] (0.28ns)   --->   "%xor_ln942_188 = xor i1 %p_Result_479, i1 1"   --->   Operation 4830 'xor' 'xor_ln942_188' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4831 [1/1] (0.28ns)   --->   "%carry_189 = and i1 %p_Result_478, i1 %xor_ln942_188"   --->   Operation 4831 'and' 'carry_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4832 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_358, i32 27, i32 31"   --->   Operation 4832 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4833 [1/1] (0.75ns)   --->   "%Range2_all_ones_94 = icmp_eq  i5 %tmp_284, i5 31"   --->   Operation 4833 'icmp' 'Range2_all_ones_94' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4834 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_358, i32 26, i32 31"   --->   Operation 4834 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4835 [1/1] (0.78ns)   --->   "%Range1_all_ones_187 = icmp_eq  i6 %tmp_286, i6 63"   --->   Operation 4835 'icmp' 'Range1_all_ones_187' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4836 [1/1] (0.78ns)   --->   "%Range1_all_zeros_94 = icmp_eq  i6 %tmp_286, i6 0"   --->   Operation 4836 'icmp' 'Range1_all_zeros_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%deleted_zeros_94 = select i1 %carry_189, i1 %Range1_all_ones_187, i1 %Range1_all_zeros_94"   --->   Operation 4837 'select' 'deleted_zeros_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_94)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_358, i32 26"   --->   Operation 4838 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_94)   --->   "%xor_ln936_94 = xor i1 %tmp_777, i1 1"   --->   Operation 4839 'xor' 'xor_ln936_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_94)   --->   "%and_ln936_94 = and i1 %Range2_all_ones_94, i1 %xor_ln936_94"   --->   Operation 4840 'and' 'and_ln936_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_94)   --->   "%deleted_ones_187 = select i1 %carry_189, i1 %and_ln936_94, i1 %Range1_all_ones_187"   --->   Operation 4841 'select' 'deleted_ones_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_94)   --->   "%and_ln937_94 = and i1 %carry_189, i1 %Range1_all_ones_187"   --->   Operation 4842 'and' 'and_ln937_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%xor_ln941_281 = xor i1 %deleted_zeros_94, i1 1"   --->   Operation 4843 'xor' 'xor_ln941_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%or_ln941_94 = or i1 %p_Result_479, i1 %xor_ln941_281"   --->   Operation 4844 'or' 'or_ln941_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node overflow_187)   --->   "%xor_ln941_282 = xor i1 %p_Result_477, i1 1"   --->   Operation 4845 'xor' 'xor_ln941_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4846 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_187 = and i1 %or_ln941_94, i1 %xor_ln941_282"   --->   Operation 4846 'and' 'overflow_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_94)   --->   "%xor_ln942_189 = xor i1 %deleted_ones_187, i1 1"   --->   Operation 4847 'xor' 'xor_ln942_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4848 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_94 = or i1 %xor_ln942_188, i1 %xor_ln942_189"   --->   Operation 4848 'or' 'or_ln942_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_94)   --->   "%xor_ln942_606 = xor i1 %and_ln937_94, i1 %or_ln942_94"   --->   Operation 4849 'xor' 'xor_ln942_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_94)   --->   "%underflow_94 = and i1 %xor_ln942_606, i1 %p_Result_477"   --->   Operation 4850 'and' 'underflow_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node tp_V_284)   --->   "%select_ln392_281 = select i1 %overflow_187, i16 32767, i16 32768"   --->   Operation 4851 'select' 'select_ln392_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4852 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_94 = or i1 %overflow_187, i1 %underflow_94"   --->   Operation 4852 'or' 'or_ln392_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4853 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_284 = select i1 %or_ln392_94, i16 %select_ln392_281, i16 %tp_V_283"   --->   Operation 4853 'select' 'tp_V_284' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4854 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_359 = mul i32 %sext_ln1317_3, i32 %sext_ln198_95"   --->   Operation 4854 'mul' 'r_V_359' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4855 [1/1] (0.00ns)   --->   "%p_Result_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_359, i32 31"   --->   Operation 4855 'bitselect' 'p_Result_482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4856 [1/1] (0.00ns)   --->   "%tp_V_285 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_359, i32 10, i32 25"   --->   Operation 4856 'partselect' 'tp_V_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4857 [1/1] (0.00ns)   --->   "%p_Result_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_359, i32 25"   --->   Operation 4857 'bitselect' 'p_Result_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4858 [1/1] (0.00ns)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_359, i32 9"   --->   Operation 4858 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln423_95 = zext i1 %tmp_782"   --->   Operation 4859 'zext' 'zext_ln423_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4860 [1/1] (0.85ns)   --->   "%tp_V_286 = add i16 %zext_ln423_95, i16 %tp_V_285"   --->   Operation 4860 'add' 'tp_V_286' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4861 [1/1] (0.00ns)   --->   "%p_Result_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_286, i32 15"   --->   Operation 4861 'bitselect' 'p_Result_484' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4862 [1/1] (0.28ns)   --->   "%xor_ln942_190 = xor i1 %p_Result_484, i1 1"   --->   Operation 4862 'xor' 'xor_ln942_190' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4863 [1/1] (0.28ns)   --->   "%carry_191 = and i1 %p_Result_483, i1 %xor_ln942_190"   --->   Operation 4863 'and' 'carry_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4864 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_359, i32 27, i32 31"   --->   Operation 4864 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4865 [1/1] (0.75ns)   --->   "%Range2_all_ones_95 = icmp_eq  i5 %tmp_287, i5 31"   --->   Operation 4865 'icmp' 'Range2_all_ones_95' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_359, i32 26, i32 31"   --->   Operation 4866 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4867 [1/1] (0.78ns)   --->   "%Range1_all_ones_189 = icmp_eq  i6 %tmp_289, i6 63"   --->   Operation 4867 'icmp' 'Range1_all_ones_189' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4868 [1/1] (0.78ns)   --->   "%Range1_all_zeros_95 = icmp_eq  i6 %tmp_289, i6 0"   --->   Operation 4868 'icmp' 'Range1_all_zeros_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%deleted_zeros_95 = select i1 %carry_191, i1 %Range1_all_ones_189, i1 %Range1_all_zeros_95"   --->   Operation 4869 'select' 'deleted_zeros_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_95)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_359, i32 26"   --->   Operation 4870 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_95)   --->   "%xor_ln936_95 = xor i1 %tmp_784, i1 1"   --->   Operation 4871 'xor' 'xor_ln936_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_95)   --->   "%and_ln936_95 = and i1 %Range2_all_ones_95, i1 %xor_ln936_95"   --->   Operation 4872 'and' 'and_ln936_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_95)   --->   "%deleted_ones_189 = select i1 %carry_191, i1 %and_ln936_95, i1 %Range1_all_ones_189"   --->   Operation 4873 'select' 'deleted_ones_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_95)   --->   "%and_ln937_95 = and i1 %carry_191, i1 %Range1_all_ones_189"   --->   Operation 4874 'and' 'and_ln937_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%xor_ln941_284 = xor i1 %deleted_zeros_95, i1 1"   --->   Operation 4875 'xor' 'xor_ln941_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%or_ln941_95 = or i1 %p_Result_484, i1 %xor_ln941_284"   --->   Operation 4876 'or' 'or_ln941_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node overflow_189)   --->   "%xor_ln941_285 = xor i1 %p_Result_482, i1 1"   --->   Operation 4877 'xor' 'xor_ln941_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4878 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_189 = and i1 %or_ln941_95, i1 %xor_ln941_285"   --->   Operation 4878 'and' 'overflow_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_95)   --->   "%xor_ln942_191 = xor i1 %deleted_ones_189, i1 1"   --->   Operation 4879 'xor' 'xor_ln942_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4880 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_95 = or i1 %xor_ln942_190, i1 %xor_ln942_191"   --->   Operation 4880 'or' 'or_ln942_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_95)   --->   "%xor_ln942_607 = xor i1 %and_ln937_95, i1 %or_ln942_95"   --->   Operation 4881 'xor' 'xor_ln942_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_95)   --->   "%underflow_95 = and i1 %xor_ln942_607, i1 %p_Result_482"   --->   Operation 4882 'and' 'underflow_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node tp_V_287)   --->   "%select_ln392_284 = select i1 %overflow_189, i16 32767, i16 32768"   --->   Operation 4883 'select' 'select_ln392_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4884 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_95 = or i1 %overflow_189, i1 %underflow_95"   --->   Operation 4884 'or' 'or_ln392_95' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4885 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_287 = select i1 %or_ln392_95, i16 %select_ln392_284, i16 %tp_V_286"   --->   Operation 4885 'select' 'tp_V_287' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4886 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_360 = mul i32 %sext_ln1317, i32 %sext_ln198_96"   --->   Operation 4886 'mul' 'r_V_360' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4887 [1/1] (0.00ns)   --->   "%p_Result_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_360, i32 31"   --->   Operation 4887 'bitselect' 'p_Result_489' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4888 [1/1] (0.00ns)   --->   "%tp_V_288 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_360, i32 10, i32 25"   --->   Operation 4888 'partselect' 'tp_V_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4889 [1/1] (0.00ns)   --->   "%p_Result_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_360, i32 25"   --->   Operation 4889 'bitselect' 'p_Result_490' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4890 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_360, i32 9"   --->   Operation 4890 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4891 [1/1] (0.00ns)   --->   "%zext_ln423_96 = zext i1 %tmp_791"   --->   Operation 4891 'zext' 'zext_ln423_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4892 [1/1] (0.85ns)   --->   "%tp_V_289 = add i16 %zext_ln423_96, i16 %tp_V_288"   --->   Operation 4892 'add' 'tp_V_289' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4893 [1/1] (0.00ns)   --->   "%p_Result_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_289, i32 15"   --->   Operation 4893 'bitselect' 'p_Result_491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4894 [1/1] (0.28ns)   --->   "%xor_ln942_192 = xor i1 %p_Result_491, i1 1"   --->   Operation 4894 'xor' 'xor_ln942_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4895 [1/1] (0.28ns)   --->   "%carry_193 = and i1 %p_Result_490, i1 %xor_ln942_192"   --->   Operation 4895 'and' 'carry_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4896 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_360, i32 27, i32 31"   --->   Operation 4896 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4897 [1/1] (0.75ns)   --->   "%Range2_all_ones_96 = icmp_eq  i5 %tmp_291, i5 31"   --->   Operation 4897 'icmp' 'Range2_all_ones_96' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4898 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_360, i32 26, i32 31"   --->   Operation 4898 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4899 [1/1] (0.78ns)   --->   "%Range1_all_ones_192 = icmp_eq  i6 %tmp_292, i6 63"   --->   Operation 4899 'icmp' 'Range1_all_ones_192' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4900 [1/1] (0.78ns)   --->   "%Range1_all_zeros_96 = icmp_eq  i6 %tmp_292, i6 0"   --->   Operation 4900 'icmp' 'Range1_all_zeros_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%deleted_zeros_96 = select i1 %carry_193, i1 %Range1_all_ones_192, i1 %Range1_all_zeros_96"   --->   Operation 4901 'select' 'deleted_zeros_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_96)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_360, i32 26"   --->   Operation 4902 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_96)   --->   "%xor_ln936_96 = xor i1 %tmp_793, i1 1"   --->   Operation 4903 'xor' 'xor_ln936_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_96)   --->   "%and_ln936_96 = and i1 %Range2_all_ones_96, i1 %xor_ln936_96"   --->   Operation 4904 'and' 'and_ln936_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_96)   --->   "%deleted_ones_192 = select i1 %carry_193, i1 %and_ln936_96, i1 %Range1_all_ones_192"   --->   Operation 4905 'select' 'deleted_ones_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_96)   --->   "%and_ln937_96 = and i1 %carry_193, i1 %Range1_all_ones_192"   --->   Operation 4906 'and' 'and_ln937_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%xor_ln941_288 = xor i1 %deleted_zeros_96, i1 1"   --->   Operation 4907 'xor' 'xor_ln941_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%or_ln941_96 = or i1 %p_Result_491, i1 %xor_ln941_288"   --->   Operation 4908 'or' 'or_ln941_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%xor_ln941_289 = xor i1 %p_Result_489, i1 1"   --->   Operation 4909 'xor' 'xor_ln941_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4910 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_192 = and i1 %or_ln941_96, i1 %xor_ln941_289"   --->   Operation 4910 'and' 'overflow_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_96)   --->   "%xor_ln942_193 = xor i1 %deleted_ones_192, i1 1"   --->   Operation 4911 'xor' 'xor_ln942_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4912 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_96 = or i1 %xor_ln942_192, i1 %xor_ln942_193"   --->   Operation 4912 'or' 'or_ln942_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_96)   --->   "%xor_ln942_608 = xor i1 %and_ln937_96, i1 %or_ln942_96"   --->   Operation 4913 'xor' 'xor_ln942_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_96)   --->   "%underflow_96 = and i1 %xor_ln942_608, i1 %p_Result_489"   --->   Operation 4914 'and' 'underflow_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node tp_V_290)   --->   "%select_ln392_288 = select i1 %overflow_192, i16 32767, i16 32768"   --->   Operation 4915 'select' 'select_ln392_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4916 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_96 = or i1 %overflow_192, i1 %underflow_96"   --->   Operation 4916 'or' 'or_ln392_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4917 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_290 = select i1 %or_ln392_96, i16 %select_ln392_288, i16 %tp_V_289"   --->   Operation 4917 'select' 'tp_V_290' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4918 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_361 = mul i32 %sext_ln1317_1, i32 %sext_ln198_97"   --->   Operation 4918 'mul' 'r_V_361' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4919 [1/1] (0.00ns)   --->   "%p_Result_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_361, i32 31"   --->   Operation 4919 'bitselect' 'p_Result_492' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4920 [1/1] (0.00ns)   --->   "%tp_V_291 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_361, i32 10, i32 25"   --->   Operation 4920 'partselect' 'tp_V_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4921 [1/1] (0.00ns)   --->   "%p_Result_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_361, i32 25"   --->   Operation 4921 'bitselect' 'p_Result_493' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4922 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_361, i32 9"   --->   Operation 4922 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4923 [1/1] (0.00ns)   --->   "%zext_ln423_97 = zext i1 %tmp_796"   --->   Operation 4923 'zext' 'zext_ln423_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4924 [1/1] (0.85ns)   --->   "%tp_V_292 = add i16 %zext_ln423_97, i16 %tp_V_291"   --->   Operation 4924 'add' 'tp_V_292' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4925 [1/1] (0.00ns)   --->   "%p_Result_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_292, i32 15"   --->   Operation 4925 'bitselect' 'p_Result_494' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4926 [1/1] (0.28ns)   --->   "%xor_ln942_194 = xor i1 %p_Result_494, i1 1"   --->   Operation 4926 'xor' 'xor_ln942_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4927 [1/1] (0.28ns)   --->   "%carry_195 = and i1 %p_Result_493, i1 %xor_ln942_194"   --->   Operation 4927 'and' 'carry_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4928 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_361, i32 27, i32 31"   --->   Operation 4928 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4929 [1/1] (0.75ns)   --->   "%Range2_all_ones_97 = icmp_eq  i5 %tmp_293, i5 31"   --->   Operation 4929 'icmp' 'Range2_all_ones_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4930 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_361, i32 26, i32 31"   --->   Operation 4930 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4931 [1/1] (0.78ns)   --->   "%Range1_all_ones_193 = icmp_eq  i6 %tmp_294, i6 63"   --->   Operation 4931 'icmp' 'Range1_all_ones_193' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4932 [1/1] (0.78ns)   --->   "%Range1_all_zeros_97 = icmp_eq  i6 %tmp_294, i6 0"   --->   Operation 4932 'icmp' 'Range1_all_zeros_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%deleted_zeros_97 = select i1 %carry_195, i1 %Range1_all_ones_193, i1 %Range1_all_zeros_97"   --->   Operation 4933 'select' 'deleted_zeros_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_97)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_361, i32 26"   --->   Operation 4934 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_97)   --->   "%xor_ln936_97 = xor i1 %tmp_798, i1 1"   --->   Operation 4935 'xor' 'xor_ln936_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_97)   --->   "%and_ln936_97 = and i1 %Range2_all_ones_97, i1 %xor_ln936_97"   --->   Operation 4936 'and' 'and_ln936_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_97)   --->   "%deleted_ones_193 = select i1 %carry_195, i1 %and_ln936_97, i1 %Range1_all_ones_193"   --->   Operation 4937 'select' 'deleted_ones_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_97)   --->   "%and_ln937_97 = and i1 %carry_195, i1 %Range1_all_ones_193"   --->   Operation 4938 'and' 'and_ln937_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%xor_ln941_290 = xor i1 %deleted_zeros_97, i1 1"   --->   Operation 4939 'xor' 'xor_ln941_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%or_ln941_97 = or i1 %p_Result_494, i1 %xor_ln941_290"   --->   Operation 4940 'or' 'or_ln941_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%xor_ln941_291 = xor i1 %p_Result_492, i1 1"   --->   Operation 4941 'xor' 'xor_ln941_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4942 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_193 = and i1 %or_ln941_97, i1 %xor_ln941_291"   --->   Operation 4942 'and' 'overflow_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_97)   --->   "%xor_ln942_195 = xor i1 %deleted_ones_193, i1 1"   --->   Operation 4943 'xor' 'xor_ln942_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4944 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_97 = or i1 %xor_ln942_194, i1 %xor_ln942_195"   --->   Operation 4944 'or' 'or_ln942_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_97)   --->   "%xor_ln942_609 = xor i1 %and_ln937_97, i1 %or_ln942_97"   --->   Operation 4945 'xor' 'xor_ln942_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_97)   --->   "%underflow_97 = and i1 %xor_ln942_609, i1 %p_Result_492"   --->   Operation 4946 'and' 'underflow_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node tp_V_293)   --->   "%select_ln392_290 = select i1 %overflow_193, i16 32767, i16 32768"   --->   Operation 4947 'select' 'select_ln392_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4948 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_97 = or i1 %overflow_193, i1 %underflow_97"   --->   Operation 4948 'or' 'or_ln392_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4949 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_293 = select i1 %or_ln392_97, i16 %select_ln392_290, i16 %tp_V_292"   --->   Operation 4949 'select' 'tp_V_293' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4950 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_362 = mul i32 %sext_ln1317_2, i32 %sext_ln198_98"   --->   Operation 4950 'mul' 'r_V_362' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4951 [1/1] (0.00ns)   --->   "%p_Result_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_362, i32 31"   --->   Operation 4951 'bitselect' 'p_Result_497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4952 [1/1] (0.00ns)   --->   "%tp_V_294 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_362, i32 10, i32 25"   --->   Operation 4952 'partselect' 'tp_V_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4953 [1/1] (0.00ns)   --->   "%p_Result_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_362, i32 25"   --->   Operation 4953 'bitselect' 'p_Result_498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4954 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_362, i32 9"   --->   Operation 4954 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4955 [1/1] (0.00ns)   --->   "%zext_ln423_98 = zext i1 %tmp_803"   --->   Operation 4955 'zext' 'zext_ln423_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4956 [1/1] (0.85ns)   --->   "%tp_V_295 = add i16 %zext_ln423_98, i16 %tp_V_294"   --->   Operation 4956 'add' 'tp_V_295' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4957 [1/1] (0.00ns)   --->   "%p_Result_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_295, i32 15"   --->   Operation 4957 'bitselect' 'p_Result_499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4958 [1/1] (0.28ns)   --->   "%xor_ln942_196 = xor i1 %p_Result_499, i1 1"   --->   Operation 4958 'xor' 'xor_ln942_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4959 [1/1] (0.28ns)   --->   "%carry_197 = and i1 %p_Result_498, i1 %xor_ln942_196"   --->   Operation 4959 'and' 'carry_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4960 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_362, i32 27, i32 31"   --->   Operation 4960 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4961 [1/1] (0.75ns)   --->   "%Range2_all_ones_98 = icmp_eq  i5 %tmp_296, i5 31"   --->   Operation 4961 'icmp' 'Range2_all_ones_98' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4962 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_362, i32 26, i32 31"   --->   Operation 4962 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4963 [1/1] (0.78ns)   --->   "%Range1_all_ones_195 = icmp_eq  i6 %tmp_298, i6 63"   --->   Operation 4963 'icmp' 'Range1_all_ones_195' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4964 [1/1] (0.78ns)   --->   "%Range1_all_zeros_98 = icmp_eq  i6 %tmp_298, i6 0"   --->   Operation 4964 'icmp' 'Range1_all_zeros_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%deleted_zeros_98 = select i1 %carry_197, i1 %Range1_all_ones_195, i1 %Range1_all_zeros_98"   --->   Operation 4965 'select' 'deleted_zeros_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_98)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_362, i32 26"   --->   Operation 4966 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_98)   --->   "%xor_ln936_98 = xor i1 %tmp_805, i1 1"   --->   Operation 4967 'xor' 'xor_ln936_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_98)   --->   "%and_ln936_98 = and i1 %Range2_all_ones_98, i1 %xor_ln936_98"   --->   Operation 4968 'and' 'and_ln936_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_98)   --->   "%deleted_ones_195 = select i1 %carry_197, i1 %and_ln936_98, i1 %Range1_all_ones_195"   --->   Operation 4969 'select' 'deleted_ones_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_98)   --->   "%and_ln937_98 = and i1 %carry_197, i1 %Range1_all_ones_195"   --->   Operation 4970 'and' 'and_ln937_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%xor_ln941_293 = xor i1 %deleted_zeros_98, i1 1"   --->   Operation 4971 'xor' 'xor_ln941_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%or_ln941_98 = or i1 %p_Result_499, i1 %xor_ln941_293"   --->   Operation 4972 'or' 'or_ln941_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%xor_ln941_294 = xor i1 %p_Result_497, i1 1"   --->   Operation 4973 'xor' 'xor_ln941_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4974 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_195 = and i1 %or_ln941_98, i1 %xor_ln941_294"   --->   Operation 4974 'and' 'overflow_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_98)   --->   "%xor_ln942_197 = xor i1 %deleted_ones_195, i1 1"   --->   Operation 4975 'xor' 'xor_ln942_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4976 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_98 = or i1 %xor_ln942_196, i1 %xor_ln942_197"   --->   Operation 4976 'or' 'or_ln942_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_98)   --->   "%xor_ln942_610 = xor i1 %and_ln937_98, i1 %or_ln942_98"   --->   Operation 4977 'xor' 'xor_ln942_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_98)   --->   "%underflow_98 = and i1 %xor_ln942_610, i1 %p_Result_497"   --->   Operation 4978 'and' 'underflow_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node tp_V_296)   --->   "%select_ln392_293 = select i1 %overflow_195, i16 32767, i16 32768"   --->   Operation 4979 'select' 'select_ln392_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4980 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_98 = or i1 %overflow_195, i1 %underflow_98"   --->   Operation 4980 'or' 'or_ln392_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4981 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_296 = select i1 %or_ln392_98, i16 %select_ln392_293, i16 %tp_V_295"   --->   Operation 4981 'select' 'tp_V_296' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4982 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_363 = mul i32 %sext_ln1317_3, i32 %sext_ln198_99"   --->   Operation 4982 'mul' 'r_V_363' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4983 [1/1] (0.00ns)   --->   "%p_Result_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_363, i32 31"   --->   Operation 4983 'bitselect' 'p_Result_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4984 [1/1] (0.00ns)   --->   "%tp_V_297 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_363, i32 10, i32 25"   --->   Operation 4984 'partselect' 'tp_V_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4985 [1/1] (0.00ns)   --->   "%p_Result_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_363, i32 25"   --->   Operation 4985 'bitselect' 'p_Result_503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4986 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_363, i32 9"   --->   Operation 4986 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4987 [1/1] (0.00ns)   --->   "%zext_ln423_99 = zext i1 %tmp_810"   --->   Operation 4987 'zext' 'zext_ln423_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4988 [1/1] (0.85ns)   --->   "%tp_V_298 = add i16 %zext_ln423_99, i16 %tp_V_297"   --->   Operation 4988 'add' 'tp_V_298' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4989 [1/1] (0.00ns)   --->   "%p_Result_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_298, i32 15"   --->   Operation 4989 'bitselect' 'p_Result_504' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4990 [1/1] (0.28ns)   --->   "%xor_ln942_198 = xor i1 %p_Result_504, i1 1"   --->   Operation 4990 'xor' 'xor_ln942_198' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4991 [1/1] (0.28ns)   --->   "%carry_199 = and i1 %p_Result_503, i1 %xor_ln942_198"   --->   Operation 4991 'and' 'carry_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4992 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_363, i32 27, i32 31"   --->   Operation 4992 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4993 [1/1] (0.75ns)   --->   "%Range2_all_ones_99 = icmp_eq  i5 %tmp_299, i5 31"   --->   Operation 4993 'icmp' 'Range2_all_ones_99' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4994 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_363, i32 26, i32 31"   --->   Operation 4994 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4995 [1/1] (0.78ns)   --->   "%Range1_all_ones_197 = icmp_eq  i6 %tmp_300, i6 63"   --->   Operation 4995 'icmp' 'Range1_all_ones_197' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4996 [1/1] (0.78ns)   --->   "%Range1_all_zeros_99 = icmp_eq  i6 %tmp_300, i6 0"   --->   Operation 4996 'icmp' 'Range1_all_zeros_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%deleted_zeros_99 = select i1 %carry_199, i1 %Range1_all_ones_197, i1 %Range1_all_zeros_99"   --->   Operation 4997 'select' 'deleted_zeros_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_99)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_363, i32 26"   --->   Operation 4998 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_99)   --->   "%xor_ln936_99 = xor i1 %tmp_812, i1 1"   --->   Operation 4999 'xor' 'xor_ln936_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_99)   --->   "%and_ln936_99 = and i1 %Range2_all_ones_99, i1 %xor_ln936_99"   --->   Operation 5000 'and' 'and_ln936_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_99)   --->   "%deleted_ones_197 = select i1 %carry_199, i1 %and_ln936_99, i1 %Range1_all_ones_197"   --->   Operation 5001 'select' 'deleted_ones_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_99)   --->   "%and_ln937_99 = and i1 %carry_199, i1 %Range1_all_ones_197"   --->   Operation 5002 'and' 'and_ln937_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%xor_ln941_296 = xor i1 %deleted_zeros_99, i1 1"   --->   Operation 5003 'xor' 'xor_ln941_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%or_ln941_99 = or i1 %p_Result_504, i1 %xor_ln941_296"   --->   Operation 5004 'or' 'or_ln941_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%xor_ln941_297 = xor i1 %p_Result_502, i1 1"   --->   Operation 5005 'xor' 'xor_ln941_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5006 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_197 = and i1 %or_ln941_99, i1 %xor_ln941_297"   --->   Operation 5006 'and' 'overflow_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_99)   --->   "%xor_ln942_199 = xor i1 %deleted_ones_197, i1 1"   --->   Operation 5007 'xor' 'xor_ln942_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5008 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_99 = or i1 %xor_ln942_198, i1 %xor_ln942_199"   --->   Operation 5008 'or' 'or_ln942_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_99)   --->   "%xor_ln942_611 = xor i1 %and_ln937_99, i1 %or_ln942_99"   --->   Operation 5009 'xor' 'xor_ln942_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_99)   --->   "%underflow_99 = and i1 %xor_ln942_611, i1 %p_Result_502"   --->   Operation 5010 'and' 'underflow_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node tp_V_299)   --->   "%select_ln392_296 = select i1 %overflow_197, i16 32767, i16 32768"   --->   Operation 5011 'select' 'select_ln392_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5012 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_99 = or i1 %overflow_197, i1 %underflow_99"   --->   Operation 5012 'or' 'or_ln392_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5013 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_299 = select i1 %or_ln392_99, i16 %select_ln392_296, i16 %tp_V_298"   --->   Operation 5013 'select' 'tp_V_299' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5014 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_364 = mul i32 %sext_ln1317, i32 %sext_ln198_100"   --->   Operation 5014 'mul' 'r_V_364' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5015 [1/1] (0.00ns)   --->   "%p_Result_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_364, i32 31"   --->   Operation 5015 'bitselect' 'p_Result_509' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5016 [1/1] (0.00ns)   --->   "%tp_V_300 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_364, i32 10, i32 25"   --->   Operation 5016 'partselect' 'tp_V_300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5017 [1/1] (0.00ns)   --->   "%p_Result_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_364, i32 25"   --->   Operation 5017 'bitselect' 'p_Result_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5018 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_364, i32 9"   --->   Operation 5018 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5019 [1/1] (0.00ns)   --->   "%zext_ln423_100 = zext i1 %tmp_819"   --->   Operation 5019 'zext' 'zext_ln423_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5020 [1/1] (0.85ns)   --->   "%tp_V_301 = add i16 %zext_ln423_100, i16 %tp_V_300"   --->   Operation 5020 'add' 'tp_V_301' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5021 [1/1] (0.00ns)   --->   "%p_Result_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_301, i32 15"   --->   Operation 5021 'bitselect' 'p_Result_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5022 [1/1] (0.28ns)   --->   "%xor_ln942_200 = xor i1 %p_Result_511, i1 1"   --->   Operation 5022 'xor' 'xor_ln942_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5023 [1/1] (0.28ns)   --->   "%carry_201 = and i1 %p_Result_510, i1 %xor_ln942_200"   --->   Operation 5023 'and' 'carry_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5024 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_364, i32 27, i32 31"   --->   Operation 5024 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5025 [1/1] (0.75ns)   --->   "%Range2_all_ones_100 = icmp_eq  i5 %tmp_301, i5 31"   --->   Operation 5025 'icmp' 'Range2_all_ones_100' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5026 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_364, i32 26, i32 31"   --->   Operation 5026 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5027 [1/1] (0.78ns)   --->   "%Range1_all_ones_200 = icmp_eq  i6 %tmp_303, i6 63"   --->   Operation 5027 'icmp' 'Range1_all_ones_200' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5028 [1/1] (0.78ns)   --->   "%Range1_all_zeros_100 = icmp_eq  i6 %tmp_303, i6 0"   --->   Operation 5028 'icmp' 'Range1_all_zeros_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%deleted_zeros_100 = select i1 %carry_201, i1 %Range1_all_ones_200, i1 %Range1_all_zeros_100"   --->   Operation 5029 'select' 'deleted_zeros_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_100)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_364, i32 26"   --->   Operation 5030 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_100)   --->   "%xor_ln936_100 = xor i1 %tmp_821, i1 1"   --->   Operation 5031 'xor' 'xor_ln936_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_100)   --->   "%and_ln936_100 = and i1 %Range2_all_ones_100, i1 %xor_ln936_100"   --->   Operation 5032 'and' 'and_ln936_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_100)   --->   "%deleted_ones_200 = select i1 %carry_201, i1 %and_ln936_100, i1 %Range1_all_ones_200"   --->   Operation 5033 'select' 'deleted_ones_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_100)   --->   "%and_ln937_100 = and i1 %carry_201, i1 %Range1_all_ones_200"   --->   Operation 5034 'and' 'and_ln937_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%xor_ln941_300 = xor i1 %deleted_zeros_100, i1 1"   --->   Operation 5035 'xor' 'xor_ln941_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%or_ln941_100 = or i1 %p_Result_511, i1 %xor_ln941_300"   --->   Operation 5036 'or' 'or_ln941_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%xor_ln941_301 = xor i1 %p_Result_509, i1 1"   --->   Operation 5037 'xor' 'xor_ln941_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5038 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_200 = and i1 %or_ln941_100, i1 %xor_ln941_301"   --->   Operation 5038 'and' 'overflow_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_100)   --->   "%xor_ln942_201 = xor i1 %deleted_ones_200, i1 1"   --->   Operation 5039 'xor' 'xor_ln942_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5040 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_100 = or i1 %xor_ln942_200, i1 %xor_ln942_201"   --->   Operation 5040 'or' 'or_ln942_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_100)   --->   "%xor_ln942_612 = xor i1 %and_ln937_100, i1 %or_ln942_100"   --->   Operation 5041 'xor' 'xor_ln942_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_100)   --->   "%underflow_100 = and i1 %xor_ln942_612, i1 %p_Result_509"   --->   Operation 5042 'and' 'underflow_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node tp_V_302)   --->   "%select_ln392_300 = select i1 %overflow_200, i16 32767, i16 32768"   --->   Operation 5043 'select' 'select_ln392_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5044 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_100 = or i1 %overflow_200, i1 %underflow_100"   --->   Operation 5044 'or' 'or_ln392_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5045 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_302 = select i1 %or_ln392_100, i16 %select_ln392_300, i16 %tp_V_301"   --->   Operation 5045 'select' 'tp_V_302' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5046 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_365 = mul i32 %sext_ln1317_1, i32 %sext_ln198_101"   --->   Operation 5046 'mul' 'r_V_365' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5047 [1/1] (0.00ns)   --->   "%p_Result_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_365, i32 31"   --->   Operation 5047 'bitselect' 'p_Result_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5048 [1/1] (0.00ns)   --->   "%tp_V_303 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_365, i32 10, i32 25"   --->   Operation 5048 'partselect' 'tp_V_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5049 [1/1] (0.00ns)   --->   "%p_Result_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_365, i32 25"   --->   Operation 5049 'bitselect' 'p_Result_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5050 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_365, i32 9"   --->   Operation 5050 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5051 [1/1] (0.00ns)   --->   "%zext_ln423_101 = zext i1 %tmp_824"   --->   Operation 5051 'zext' 'zext_ln423_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5052 [1/1] (0.85ns)   --->   "%tp_V_304 = add i16 %zext_ln423_101, i16 %tp_V_303"   --->   Operation 5052 'add' 'tp_V_304' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5053 [1/1] (0.00ns)   --->   "%p_Result_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_304, i32 15"   --->   Operation 5053 'bitselect' 'p_Result_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5054 [1/1] (0.28ns)   --->   "%xor_ln942_202 = xor i1 %p_Result_514, i1 1"   --->   Operation 5054 'xor' 'xor_ln942_202' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5055 [1/1] (0.28ns)   --->   "%carry_203 = and i1 %p_Result_513, i1 %xor_ln942_202"   --->   Operation 5055 'and' 'carry_203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5056 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_365, i32 27, i32 31"   --->   Operation 5056 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5057 [1/1] (0.75ns)   --->   "%Range2_all_ones_101 = icmp_eq  i5 %tmp_305, i5 31"   --->   Operation 5057 'icmp' 'Range2_all_ones_101' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5058 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_365, i32 26, i32 31"   --->   Operation 5058 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5059 [1/1] (0.78ns)   --->   "%Range1_all_ones_201 = icmp_eq  i6 %tmp_306, i6 63"   --->   Operation 5059 'icmp' 'Range1_all_ones_201' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5060 [1/1] (0.78ns)   --->   "%Range1_all_zeros_101 = icmp_eq  i6 %tmp_306, i6 0"   --->   Operation 5060 'icmp' 'Range1_all_zeros_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%deleted_zeros_101 = select i1 %carry_203, i1 %Range1_all_ones_201, i1 %Range1_all_zeros_101"   --->   Operation 5061 'select' 'deleted_zeros_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_101)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_365, i32 26"   --->   Operation 5062 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_101)   --->   "%xor_ln936_101 = xor i1 %tmp_826, i1 1"   --->   Operation 5063 'xor' 'xor_ln936_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_101)   --->   "%and_ln936_101 = and i1 %Range2_all_ones_101, i1 %xor_ln936_101"   --->   Operation 5064 'and' 'and_ln936_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_101)   --->   "%deleted_ones_201 = select i1 %carry_203, i1 %and_ln936_101, i1 %Range1_all_ones_201"   --->   Operation 5065 'select' 'deleted_ones_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_101)   --->   "%and_ln937_101 = and i1 %carry_203, i1 %Range1_all_ones_201"   --->   Operation 5066 'and' 'and_ln937_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%xor_ln941_302 = xor i1 %deleted_zeros_101, i1 1"   --->   Operation 5067 'xor' 'xor_ln941_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%or_ln941_101 = or i1 %p_Result_514, i1 %xor_ln941_302"   --->   Operation 5068 'or' 'or_ln941_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%xor_ln941_303 = xor i1 %p_Result_512, i1 1"   --->   Operation 5069 'xor' 'xor_ln941_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5070 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_201 = and i1 %or_ln941_101, i1 %xor_ln941_303"   --->   Operation 5070 'and' 'overflow_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_101)   --->   "%xor_ln942_203 = xor i1 %deleted_ones_201, i1 1"   --->   Operation 5071 'xor' 'xor_ln942_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5072 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_101 = or i1 %xor_ln942_202, i1 %xor_ln942_203"   --->   Operation 5072 'or' 'or_ln942_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_101)   --->   "%xor_ln942_613 = xor i1 %and_ln937_101, i1 %or_ln942_101"   --->   Operation 5073 'xor' 'xor_ln942_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_101)   --->   "%underflow_101 = and i1 %xor_ln942_613, i1 %p_Result_512"   --->   Operation 5074 'and' 'underflow_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node tp_V_305)   --->   "%select_ln392_302 = select i1 %overflow_201, i16 32767, i16 32768"   --->   Operation 5075 'select' 'select_ln392_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5076 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_101 = or i1 %overflow_201, i1 %underflow_101"   --->   Operation 5076 'or' 'or_ln392_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5077 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_305 = select i1 %or_ln392_101, i16 %select_ln392_302, i16 %tp_V_304"   --->   Operation 5077 'select' 'tp_V_305' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5078 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_366 = mul i32 %sext_ln1317_2, i32 %sext_ln198_102"   --->   Operation 5078 'mul' 'r_V_366' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5079 [1/1] (0.00ns)   --->   "%p_Result_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_366, i32 31"   --->   Operation 5079 'bitselect' 'p_Result_517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5080 [1/1] (0.00ns)   --->   "%tp_V_306 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_366, i32 10, i32 25"   --->   Operation 5080 'partselect' 'tp_V_306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5081 [1/1] (0.00ns)   --->   "%p_Result_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_366, i32 25"   --->   Operation 5081 'bitselect' 'p_Result_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5082 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_366, i32 9"   --->   Operation 5082 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5083 [1/1] (0.00ns)   --->   "%zext_ln423_102 = zext i1 %tmp_831"   --->   Operation 5083 'zext' 'zext_ln423_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5084 [1/1] (0.85ns)   --->   "%tp_V_307 = add i16 %zext_ln423_102, i16 %tp_V_306"   --->   Operation 5084 'add' 'tp_V_307' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5085 [1/1] (0.00ns)   --->   "%p_Result_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_307, i32 15"   --->   Operation 5085 'bitselect' 'p_Result_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5086 [1/1] (0.28ns)   --->   "%xor_ln942_204 = xor i1 %p_Result_519, i1 1"   --->   Operation 5086 'xor' 'xor_ln942_204' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5087 [1/1] (0.28ns)   --->   "%carry_205 = and i1 %p_Result_518, i1 %xor_ln942_204"   --->   Operation 5087 'and' 'carry_205' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5088 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_366, i32 27, i32 31"   --->   Operation 5088 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5089 [1/1] (0.75ns)   --->   "%Range2_all_ones_102 = icmp_eq  i5 %tmp_307, i5 31"   --->   Operation 5089 'icmp' 'Range2_all_ones_102' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5090 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_366, i32 26, i32 31"   --->   Operation 5090 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5091 [1/1] (0.78ns)   --->   "%Range1_all_ones_203 = icmp_eq  i6 %tmp_308, i6 63"   --->   Operation 5091 'icmp' 'Range1_all_ones_203' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5092 [1/1] (0.78ns)   --->   "%Range1_all_zeros_102 = icmp_eq  i6 %tmp_308, i6 0"   --->   Operation 5092 'icmp' 'Range1_all_zeros_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%deleted_zeros_102 = select i1 %carry_205, i1 %Range1_all_ones_203, i1 %Range1_all_zeros_102"   --->   Operation 5093 'select' 'deleted_zeros_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_102)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_366, i32 26"   --->   Operation 5094 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_102)   --->   "%xor_ln936_102 = xor i1 %tmp_833, i1 1"   --->   Operation 5095 'xor' 'xor_ln936_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_102)   --->   "%and_ln936_102 = and i1 %Range2_all_ones_102, i1 %xor_ln936_102"   --->   Operation 5096 'and' 'and_ln936_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_102)   --->   "%deleted_ones_203 = select i1 %carry_205, i1 %and_ln936_102, i1 %Range1_all_ones_203"   --->   Operation 5097 'select' 'deleted_ones_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_102)   --->   "%and_ln937_102 = and i1 %carry_205, i1 %Range1_all_ones_203"   --->   Operation 5098 'and' 'and_ln937_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%xor_ln941_305 = xor i1 %deleted_zeros_102, i1 1"   --->   Operation 5099 'xor' 'xor_ln941_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%or_ln941_102 = or i1 %p_Result_519, i1 %xor_ln941_305"   --->   Operation 5100 'or' 'or_ln941_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%xor_ln941_306 = xor i1 %p_Result_517, i1 1"   --->   Operation 5101 'xor' 'xor_ln941_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5102 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_203 = and i1 %or_ln941_102, i1 %xor_ln941_306"   --->   Operation 5102 'and' 'overflow_203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_102)   --->   "%xor_ln942_205 = xor i1 %deleted_ones_203, i1 1"   --->   Operation 5103 'xor' 'xor_ln942_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5104 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_102 = or i1 %xor_ln942_204, i1 %xor_ln942_205"   --->   Operation 5104 'or' 'or_ln942_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_102)   --->   "%xor_ln942_614 = xor i1 %and_ln937_102, i1 %or_ln942_102"   --->   Operation 5105 'xor' 'xor_ln942_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_102)   --->   "%underflow_102 = and i1 %xor_ln942_614, i1 %p_Result_517"   --->   Operation 5106 'and' 'underflow_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node tp_V_308)   --->   "%select_ln392_305 = select i1 %overflow_203, i16 32767, i16 32768"   --->   Operation 5107 'select' 'select_ln392_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5108 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_102 = or i1 %overflow_203, i1 %underflow_102"   --->   Operation 5108 'or' 'or_ln392_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5109 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_308 = select i1 %or_ln392_102, i16 %select_ln392_305, i16 %tp_V_307"   --->   Operation 5109 'select' 'tp_V_308' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5110 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_367 = mul i32 %sext_ln1317_3, i32 %sext_ln198_103"   --->   Operation 5110 'mul' 'r_V_367' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5111 [1/1] (0.00ns)   --->   "%p_Result_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_367, i32 31"   --->   Operation 5111 'bitselect' 'p_Result_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5112 [1/1] (0.00ns)   --->   "%tp_V_309 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_367, i32 10, i32 25"   --->   Operation 5112 'partselect' 'tp_V_309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5113 [1/1] (0.00ns)   --->   "%p_Result_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_367, i32 25"   --->   Operation 5113 'bitselect' 'p_Result_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5114 [1/1] (0.00ns)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_367, i32 9"   --->   Operation 5114 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5115 [1/1] (0.00ns)   --->   "%zext_ln423_103 = zext i1 %tmp_838"   --->   Operation 5115 'zext' 'zext_ln423_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5116 [1/1] (0.85ns)   --->   "%tp_V_310 = add i16 %zext_ln423_103, i16 %tp_V_309"   --->   Operation 5116 'add' 'tp_V_310' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5117 [1/1] (0.00ns)   --->   "%p_Result_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_310, i32 15"   --->   Operation 5117 'bitselect' 'p_Result_524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5118 [1/1] (0.28ns)   --->   "%xor_ln942_206 = xor i1 %p_Result_524, i1 1"   --->   Operation 5118 'xor' 'xor_ln942_206' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5119 [1/1] (0.28ns)   --->   "%carry_207 = and i1 %p_Result_523, i1 %xor_ln942_206"   --->   Operation 5119 'and' 'carry_207' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5120 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_367, i32 27, i32 31"   --->   Operation 5120 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5121 [1/1] (0.75ns)   --->   "%Range2_all_ones_103 = icmp_eq  i5 %tmp_309, i5 31"   --->   Operation 5121 'icmp' 'Range2_all_ones_103' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5122 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_367, i32 26, i32 31"   --->   Operation 5122 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5123 [1/1] (0.78ns)   --->   "%Range1_all_ones_205 = icmp_eq  i6 %tmp_310, i6 63"   --->   Operation 5123 'icmp' 'Range1_all_ones_205' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5124 [1/1] (0.78ns)   --->   "%Range1_all_zeros_103 = icmp_eq  i6 %tmp_310, i6 0"   --->   Operation 5124 'icmp' 'Range1_all_zeros_103' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%deleted_zeros_103 = select i1 %carry_207, i1 %Range1_all_ones_205, i1 %Range1_all_zeros_103"   --->   Operation 5125 'select' 'deleted_zeros_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_103)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_367, i32 26"   --->   Operation 5126 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_103)   --->   "%xor_ln936_103 = xor i1 %tmp_840, i1 1"   --->   Operation 5127 'xor' 'xor_ln936_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_103)   --->   "%and_ln936_103 = and i1 %Range2_all_ones_103, i1 %xor_ln936_103"   --->   Operation 5128 'and' 'and_ln936_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_103)   --->   "%deleted_ones_205 = select i1 %carry_207, i1 %and_ln936_103, i1 %Range1_all_ones_205"   --->   Operation 5129 'select' 'deleted_ones_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_103)   --->   "%and_ln937_103 = and i1 %carry_207, i1 %Range1_all_ones_205"   --->   Operation 5130 'and' 'and_ln937_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5131 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%xor_ln941_308 = xor i1 %deleted_zeros_103, i1 1"   --->   Operation 5131 'xor' 'xor_ln941_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%or_ln941_103 = or i1 %p_Result_524, i1 %xor_ln941_308"   --->   Operation 5132 'or' 'or_ln941_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%xor_ln941_309 = xor i1 %p_Result_522, i1 1"   --->   Operation 5133 'xor' 'xor_ln941_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5134 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_205 = and i1 %or_ln941_103, i1 %xor_ln941_309"   --->   Operation 5134 'and' 'overflow_205' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_103)   --->   "%xor_ln942_207 = xor i1 %deleted_ones_205, i1 1"   --->   Operation 5135 'xor' 'xor_ln942_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5136 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_103 = or i1 %xor_ln942_206, i1 %xor_ln942_207"   --->   Operation 5136 'or' 'or_ln942_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_103)   --->   "%xor_ln942_615 = xor i1 %and_ln937_103, i1 %or_ln942_103"   --->   Operation 5137 'xor' 'xor_ln942_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_103)   --->   "%underflow_103 = and i1 %xor_ln942_615, i1 %p_Result_522"   --->   Operation 5138 'and' 'underflow_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node tp_V_311)   --->   "%select_ln392_308 = select i1 %overflow_205, i16 32767, i16 32768"   --->   Operation 5139 'select' 'select_ln392_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5140 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_103 = or i1 %overflow_205, i1 %underflow_103"   --->   Operation 5140 'or' 'or_ln392_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5141 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_311 = select i1 %or_ln392_103, i16 %select_ln392_308, i16 %tp_V_310"   --->   Operation 5141 'select' 'tp_V_311' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5142 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_368 = mul i32 %sext_ln1317, i32 %sext_ln198_104"   --->   Operation 5142 'mul' 'r_V_368' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5143 [1/1] (0.00ns)   --->   "%p_Result_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_368, i32 31"   --->   Operation 5143 'bitselect' 'p_Result_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5144 [1/1] (0.00ns)   --->   "%tp_V_312 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_368, i32 10, i32 25"   --->   Operation 5144 'partselect' 'tp_V_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5145 [1/1] (0.00ns)   --->   "%p_Result_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_368, i32 25"   --->   Operation 5145 'bitselect' 'p_Result_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5146 [1/1] (0.00ns)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_368, i32 9"   --->   Operation 5146 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5147 [1/1] (0.00ns)   --->   "%zext_ln423_104 = zext i1 %tmp_847"   --->   Operation 5147 'zext' 'zext_ln423_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5148 [1/1] (0.85ns)   --->   "%tp_V_313 = add i16 %zext_ln423_104, i16 %tp_V_312"   --->   Operation 5148 'add' 'tp_V_313' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5149 [1/1] (0.00ns)   --->   "%p_Result_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_313, i32 15"   --->   Operation 5149 'bitselect' 'p_Result_531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5150 [1/1] (0.28ns)   --->   "%xor_ln942_208 = xor i1 %p_Result_531, i1 1"   --->   Operation 5150 'xor' 'xor_ln942_208' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5151 [1/1] (0.28ns)   --->   "%carry_209 = and i1 %p_Result_530, i1 %xor_ln942_208"   --->   Operation 5151 'and' 'carry_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5152 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_368, i32 27, i32 31"   --->   Operation 5152 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5153 [1/1] (0.75ns)   --->   "%Range2_all_ones_104 = icmp_eq  i5 %tmp_312, i5 31"   --->   Operation 5153 'icmp' 'Range2_all_ones_104' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5154 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_368, i32 26, i32 31"   --->   Operation 5154 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5155 [1/1] (0.78ns)   --->   "%Range1_all_ones_208 = icmp_eq  i6 %tmp_314, i6 63"   --->   Operation 5155 'icmp' 'Range1_all_ones_208' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5156 [1/1] (0.78ns)   --->   "%Range1_all_zeros_104 = icmp_eq  i6 %tmp_314, i6 0"   --->   Operation 5156 'icmp' 'Range1_all_zeros_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%deleted_zeros_104 = select i1 %carry_209, i1 %Range1_all_ones_208, i1 %Range1_all_zeros_104"   --->   Operation 5157 'select' 'deleted_zeros_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_104)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_368, i32 26"   --->   Operation 5158 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_104)   --->   "%xor_ln936_104 = xor i1 %tmp_849, i1 1"   --->   Operation 5159 'xor' 'xor_ln936_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5160 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_104)   --->   "%and_ln936_104 = and i1 %Range2_all_ones_104, i1 %xor_ln936_104"   --->   Operation 5160 'and' 'and_ln936_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5161 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_104)   --->   "%deleted_ones_208 = select i1 %carry_209, i1 %and_ln936_104, i1 %Range1_all_ones_208"   --->   Operation 5161 'select' 'deleted_ones_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5162 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_104)   --->   "%and_ln937_104 = and i1 %carry_209, i1 %Range1_all_ones_208"   --->   Operation 5162 'and' 'and_ln937_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5163 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%xor_ln941_312 = xor i1 %deleted_zeros_104, i1 1"   --->   Operation 5163 'xor' 'xor_ln941_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5164 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%or_ln941_104 = or i1 %p_Result_531, i1 %xor_ln941_312"   --->   Operation 5164 'or' 'or_ln941_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%xor_ln941_313 = xor i1 %p_Result_529, i1 1"   --->   Operation 5165 'xor' 'xor_ln941_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5166 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_208 = and i1 %or_ln941_104, i1 %xor_ln941_313"   --->   Operation 5166 'and' 'overflow_208' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_104)   --->   "%xor_ln942_209 = xor i1 %deleted_ones_208, i1 1"   --->   Operation 5167 'xor' 'xor_ln942_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5168 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_104 = or i1 %xor_ln942_208, i1 %xor_ln942_209"   --->   Operation 5168 'or' 'or_ln942_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_104)   --->   "%xor_ln942_616 = xor i1 %and_ln937_104, i1 %or_ln942_104"   --->   Operation 5169 'xor' 'xor_ln942_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_104)   --->   "%underflow_104 = and i1 %xor_ln942_616, i1 %p_Result_529"   --->   Operation 5170 'and' 'underflow_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node tp_V_314)   --->   "%select_ln392_312 = select i1 %overflow_208, i16 32767, i16 32768"   --->   Operation 5171 'select' 'select_ln392_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5172 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_104 = or i1 %overflow_208, i1 %underflow_104"   --->   Operation 5172 'or' 'or_ln392_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5173 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_314 = select i1 %or_ln392_104, i16 %select_ln392_312, i16 %tp_V_313"   --->   Operation 5173 'select' 'tp_V_314' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5174 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_369 = mul i32 %sext_ln1317_1, i32 %sext_ln198_105"   --->   Operation 5174 'mul' 'r_V_369' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5175 [1/1] (0.00ns)   --->   "%p_Result_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_369, i32 31"   --->   Operation 5175 'bitselect' 'p_Result_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5176 [1/1] (0.00ns)   --->   "%tp_V_315 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_369, i32 10, i32 25"   --->   Operation 5176 'partselect' 'tp_V_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5177 [1/1] (0.00ns)   --->   "%p_Result_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_369, i32 25"   --->   Operation 5177 'bitselect' 'p_Result_533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5178 [1/1] (0.00ns)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_369, i32 9"   --->   Operation 5178 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5179 [1/1] (0.00ns)   --->   "%zext_ln423_105 = zext i1 %tmp_852"   --->   Operation 5179 'zext' 'zext_ln423_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5180 [1/1] (0.85ns)   --->   "%tp_V_316 = add i16 %zext_ln423_105, i16 %tp_V_315"   --->   Operation 5180 'add' 'tp_V_316' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5181 [1/1] (0.00ns)   --->   "%p_Result_534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_316, i32 15"   --->   Operation 5181 'bitselect' 'p_Result_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5182 [1/1] (0.28ns)   --->   "%xor_ln942_210 = xor i1 %p_Result_534, i1 1"   --->   Operation 5182 'xor' 'xor_ln942_210' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5183 [1/1] (0.28ns)   --->   "%carry_211 = and i1 %p_Result_533, i1 %xor_ln942_210"   --->   Operation 5183 'and' 'carry_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5184 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_369, i32 27, i32 31"   --->   Operation 5184 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5185 [1/1] (0.75ns)   --->   "%Range2_all_ones_105 = icmp_eq  i5 %tmp_315, i5 31"   --->   Operation 5185 'icmp' 'Range2_all_ones_105' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5186 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_369, i32 26, i32 31"   --->   Operation 5186 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5187 [1/1] (0.78ns)   --->   "%Range1_all_ones_209 = icmp_eq  i6 %tmp_317, i6 63"   --->   Operation 5187 'icmp' 'Range1_all_ones_209' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5188 [1/1] (0.78ns)   --->   "%Range1_all_zeros_105 = icmp_eq  i6 %tmp_317, i6 0"   --->   Operation 5188 'icmp' 'Range1_all_zeros_105' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%deleted_zeros_105 = select i1 %carry_211, i1 %Range1_all_ones_209, i1 %Range1_all_zeros_105"   --->   Operation 5189 'select' 'deleted_zeros_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_105)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_369, i32 26"   --->   Operation 5190 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_105)   --->   "%xor_ln936_105 = xor i1 %tmp_854, i1 1"   --->   Operation 5191 'xor' 'xor_ln936_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_105)   --->   "%and_ln936_105 = and i1 %Range2_all_ones_105, i1 %xor_ln936_105"   --->   Operation 5192 'and' 'and_ln936_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_105)   --->   "%deleted_ones_209 = select i1 %carry_211, i1 %and_ln936_105, i1 %Range1_all_ones_209"   --->   Operation 5193 'select' 'deleted_ones_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_105)   --->   "%and_ln937_105 = and i1 %carry_211, i1 %Range1_all_ones_209"   --->   Operation 5194 'and' 'and_ln937_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%xor_ln941_314 = xor i1 %deleted_zeros_105, i1 1"   --->   Operation 5195 'xor' 'xor_ln941_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%or_ln941_105 = or i1 %p_Result_534, i1 %xor_ln941_314"   --->   Operation 5196 'or' 'or_ln941_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%xor_ln941_315 = xor i1 %p_Result_532, i1 1"   --->   Operation 5197 'xor' 'xor_ln941_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5198 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_209 = and i1 %or_ln941_105, i1 %xor_ln941_315"   --->   Operation 5198 'and' 'overflow_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_105)   --->   "%xor_ln942_211 = xor i1 %deleted_ones_209, i1 1"   --->   Operation 5199 'xor' 'xor_ln942_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5200 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_105 = or i1 %xor_ln942_210, i1 %xor_ln942_211"   --->   Operation 5200 'or' 'or_ln942_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_105)   --->   "%xor_ln942_617 = xor i1 %and_ln937_105, i1 %or_ln942_105"   --->   Operation 5201 'xor' 'xor_ln942_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_105)   --->   "%underflow_105 = and i1 %xor_ln942_617, i1 %p_Result_532"   --->   Operation 5202 'and' 'underflow_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node tp_V_317)   --->   "%select_ln392_314 = select i1 %overflow_209, i16 32767, i16 32768"   --->   Operation 5203 'select' 'select_ln392_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5204 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_105 = or i1 %overflow_209, i1 %underflow_105"   --->   Operation 5204 'or' 'or_ln392_105' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5205 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_317 = select i1 %or_ln392_105, i16 %select_ln392_314, i16 %tp_V_316"   --->   Operation 5205 'select' 'tp_V_317' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5206 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_370 = mul i32 %sext_ln1317_2, i32 %sext_ln198_106"   --->   Operation 5206 'mul' 'r_V_370' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5207 [1/1] (0.00ns)   --->   "%p_Result_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_370, i32 31"   --->   Operation 5207 'bitselect' 'p_Result_537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5208 [1/1] (0.00ns)   --->   "%tp_V_318 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_370, i32 10, i32 25"   --->   Operation 5208 'partselect' 'tp_V_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5209 [1/1] (0.00ns)   --->   "%p_Result_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_370, i32 25"   --->   Operation 5209 'bitselect' 'p_Result_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5210 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_370, i32 9"   --->   Operation 5210 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5211 [1/1] (0.00ns)   --->   "%zext_ln423_106 = zext i1 %tmp_859"   --->   Operation 5211 'zext' 'zext_ln423_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5212 [1/1] (0.85ns)   --->   "%tp_V_319 = add i16 %zext_ln423_106, i16 %tp_V_318"   --->   Operation 5212 'add' 'tp_V_319' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5213 [1/1] (0.00ns)   --->   "%p_Result_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_319, i32 15"   --->   Operation 5213 'bitselect' 'p_Result_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5214 [1/1] (0.28ns)   --->   "%xor_ln942_212 = xor i1 %p_Result_539, i1 1"   --->   Operation 5214 'xor' 'xor_ln942_212' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5215 [1/1] (0.28ns)   --->   "%carry_213 = and i1 %p_Result_538, i1 %xor_ln942_212"   --->   Operation 5215 'and' 'carry_213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5216 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_370, i32 27, i32 31"   --->   Operation 5216 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5217 [1/1] (0.75ns)   --->   "%Range2_all_ones_106 = icmp_eq  i5 %tmp_319, i5 31"   --->   Operation 5217 'icmp' 'Range2_all_ones_106' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5218 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_370, i32 26, i32 31"   --->   Operation 5218 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5219 [1/1] (0.78ns)   --->   "%Range1_all_ones_211 = icmp_eq  i6 %tmp_320, i6 63"   --->   Operation 5219 'icmp' 'Range1_all_ones_211' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5220 [1/1] (0.78ns)   --->   "%Range1_all_zeros_106 = icmp_eq  i6 %tmp_320, i6 0"   --->   Operation 5220 'icmp' 'Range1_all_zeros_106' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5221 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%deleted_zeros_106 = select i1 %carry_213, i1 %Range1_all_ones_211, i1 %Range1_all_zeros_106"   --->   Operation 5221 'select' 'deleted_zeros_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_106)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_370, i32 26"   --->   Operation 5222 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_106)   --->   "%xor_ln936_106 = xor i1 %tmp_861, i1 1"   --->   Operation 5223 'xor' 'xor_ln936_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_106)   --->   "%and_ln936_106 = and i1 %Range2_all_ones_106, i1 %xor_ln936_106"   --->   Operation 5224 'and' 'and_ln936_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_106)   --->   "%deleted_ones_211 = select i1 %carry_213, i1 %and_ln936_106, i1 %Range1_all_ones_211"   --->   Operation 5225 'select' 'deleted_ones_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_106)   --->   "%and_ln937_106 = and i1 %carry_213, i1 %Range1_all_ones_211"   --->   Operation 5226 'and' 'and_ln937_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%xor_ln941_317 = xor i1 %deleted_zeros_106, i1 1"   --->   Operation 5227 'xor' 'xor_ln941_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%or_ln941_106 = or i1 %p_Result_539, i1 %xor_ln941_317"   --->   Operation 5228 'or' 'or_ln941_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%xor_ln941_318 = xor i1 %p_Result_537, i1 1"   --->   Operation 5229 'xor' 'xor_ln941_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5230 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_211 = and i1 %or_ln941_106, i1 %xor_ln941_318"   --->   Operation 5230 'and' 'overflow_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_106)   --->   "%xor_ln942_213 = xor i1 %deleted_ones_211, i1 1"   --->   Operation 5231 'xor' 'xor_ln942_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5232 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_106 = or i1 %xor_ln942_212, i1 %xor_ln942_213"   --->   Operation 5232 'or' 'or_ln942_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_106)   --->   "%xor_ln942_618 = xor i1 %and_ln937_106, i1 %or_ln942_106"   --->   Operation 5233 'xor' 'xor_ln942_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_106)   --->   "%underflow_106 = and i1 %xor_ln942_618, i1 %p_Result_537"   --->   Operation 5234 'and' 'underflow_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node tp_V_320)   --->   "%select_ln392_317 = select i1 %overflow_211, i16 32767, i16 32768"   --->   Operation 5235 'select' 'select_ln392_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5236 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_106 = or i1 %overflow_211, i1 %underflow_106"   --->   Operation 5236 'or' 'or_ln392_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5237 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_320 = select i1 %or_ln392_106, i16 %select_ln392_317, i16 %tp_V_319"   --->   Operation 5237 'select' 'tp_V_320' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5238 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_371 = mul i32 %sext_ln1317_3, i32 %sext_ln198_107"   --->   Operation 5238 'mul' 'r_V_371' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5239 [1/1] (0.00ns)   --->   "%p_Result_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_371, i32 31"   --->   Operation 5239 'bitselect' 'p_Result_542' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5240 [1/1] (0.00ns)   --->   "%tp_V_321 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_371, i32 10, i32 25"   --->   Operation 5240 'partselect' 'tp_V_321' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5241 [1/1] (0.00ns)   --->   "%p_Result_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_371, i32 25"   --->   Operation 5241 'bitselect' 'p_Result_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5242 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_371, i32 9"   --->   Operation 5242 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5243 [1/1] (0.00ns)   --->   "%zext_ln423_107 = zext i1 %tmp_866"   --->   Operation 5243 'zext' 'zext_ln423_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5244 [1/1] (0.85ns)   --->   "%tp_V_322 = add i16 %zext_ln423_107, i16 %tp_V_321"   --->   Operation 5244 'add' 'tp_V_322' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5245 [1/1] (0.00ns)   --->   "%p_Result_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_322, i32 15"   --->   Operation 5245 'bitselect' 'p_Result_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5246 [1/1] (0.28ns)   --->   "%xor_ln942_214 = xor i1 %p_Result_544, i1 1"   --->   Operation 5246 'xor' 'xor_ln942_214' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5247 [1/1] (0.28ns)   --->   "%carry_215 = and i1 %p_Result_543, i1 %xor_ln942_214"   --->   Operation 5247 'and' 'carry_215' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5248 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_371, i32 27, i32 31"   --->   Operation 5248 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5249 [1/1] (0.75ns)   --->   "%Range2_all_ones_107 = icmp_eq  i5 %tmp_321, i5 31"   --->   Operation 5249 'icmp' 'Range2_all_ones_107' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5250 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_371, i32 26, i32 31"   --->   Operation 5250 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5251 [1/1] (0.78ns)   --->   "%Range1_all_ones_213 = icmp_eq  i6 %tmp_322, i6 63"   --->   Operation 5251 'icmp' 'Range1_all_ones_213' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5252 [1/1] (0.78ns)   --->   "%Range1_all_zeros_107 = icmp_eq  i6 %tmp_322, i6 0"   --->   Operation 5252 'icmp' 'Range1_all_zeros_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%deleted_zeros_107 = select i1 %carry_215, i1 %Range1_all_ones_213, i1 %Range1_all_zeros_107"   --->   Operation 5253 'select' 'deleted_zeros_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_107)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_371, i32 26"   --->   Operation 5254 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_107)   --->   "%xor_ln936_107 = xor i1 %tmp_868, i1 1"   --->   Operation 5255 'xor' 'xor_ln936_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_107)   --->   "%and_ln936_107 = and i1 %Range2_all_ones_107, i1 %xor_ln936_107"   --->   Operation 5256 'and' 'and_ln936_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_107)   --->   "%deleted_ones_213 = select i1 %carry_215, i1 %and_ln936_107, i1 %Range1_all_ones_213"   --->   Operation 5257 'select' 'deleted_ones_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_107)   --->   "%and_ln937_107 = and i1 %carry_215, i1 %Range1_all_ones_213"   --->   Operation 5258 'and' 'and_ln937_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%xor_ln941_320 = xor i1 %deleted_zeros_107, i1 1"   --->   Operation 5259 'xor' 'xor_ln941_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%or_ln941_107 = or i1 %p_Result_544, i1 %xor_ln941_320"   --->   Operation 5260 'or' 'or_ln941_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%xor_ln941_321 = xor i1 %p_Result_542, i1 1"   --->   Operation 5261 'xor' 'xor_ln941_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5262 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_213 = and i1 %or_ln941_107, i1 %xor_ln941_321"   --->   Operation 5262 'and' 'overflow_213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_107)   --->   "%xor_ln942_215 = xor i1 %deleted_ones_213, i1 1"   --->   Operation 5263 'xor' 'xor_ln942_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5264 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_107 = or i1 %xor_ln942_214, i1 %xor_ln942_215"   --->   Operation 5264 'or' 'or_ln942_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_107)   --->   "%xor_ln942_619 = xor i1 %and_ln937_107, i1 %or_ln942_107"   --->   Operation 5265 'xor' 'xor_ln942_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_107)   --->   "%underflow_107 = and i1 %xor_ln942_619, i1 %p_Result_542"   --->   Operation 5266 'and' 'underflow_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node tp_V_323)   --->   "%select_ln392_320 = select i1 %overflow_213, i16 32767, i16 32768"   --->   Operation 5267 'select' 'select_ln392_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5268 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_107 = or i1 %overflow_213, i1 %underflow_107"   --->   Operation 5268 'or' 'or_ln392_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5269 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_323 = select i1 %or_ln392_107, i16 %select_ln392_320, i16 %tp_V_322"   --->   Operation 5269 'select' 'tp_V_323' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5270 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_372 = mul i32 %sext_ln1317, i32 %sext_ln198_108"   --->   Operation 5270 'mul' 'r_V_372' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5271 [1/1] (0.00ns)   --->   "%p_Result_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_372, i32 31"   --->   Operation 5271 'bitselect' 'p_Result_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5272 [1/1] (0.00ns)   --->   "%tp_V_324 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_372, i32 10, i32 25"   --->   Operation 5272 'partselect' 'tp_V_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5273 [1/1] (0.00ns)   --->   "%p_Result_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_372, i32 25"   --->   Operation 5273 'bitselect' 'p_Result_550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5274 [1/1] (0.00ns)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_372, i32 9"   --->   Operation 5274 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5275 [1/1] (0.00ns)   --->   "%zext_ln423_108 = zext i1 %tmp_875"   --->   Operation 5275 'zext' 'zext_ln423_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5276 [1/1] (0.85ns)   --->   "%tp_V_325 = add i16 %zext_ln423_108, i16 %tp_V_324"   --->   Operation 5276 'add' 'tp_V_325' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5277 [1/1] (0.00ns)   --->   "%p_Result_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_325, i32 15"   --->   Operation 5277 'bitselect' 'p_Result_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5278 [1/1] (0.28ns)   --->   "%xor_ln942_216 = xor i1 %p_Result_551, i1 1"   --->   Operation 5278 'xor' 'xor_ln942_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5279 [1/1] (0.28ns)   --->   "%carry_217 = and i1 %p_Result_550, i1 %xor_ln942_216"   --->   Operation 5279 'and' 'carry_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5280 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_372, i32 27, i32 31"   --->   Operation 5280 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5281 [1/1] (0.75ns)   --->   "%Range2_all_ones_108 = icmp_eq  i5 %tmp_324, i5 31"   --->   Operation 5281 'icmp' 'Range2_all_ones_108' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5282 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_372, i32 26, i32 31"   --->   Operation 5282 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5283 [1/1] (0.78ns)   --->   "%Range1_all_ones_216 = icmp_eq  i6 %tmp_326, i6 63"   --->   Operation 5283 'icmp' 'Range1_all_ones_216' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5284 [1/1] (0.78ns)   --->   "%Range1_all_zeros_108 = icmp_eq  i6 %tmp_326, i6 0"   --->   Operation 5284 'icmp' 'Range1_all_zeros_108' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%deleted_zeros_108 = select i1 %carry_217, i1 %Range1_all_ones_216, i1 %Range1_all_zeros_108"   --->   Operation 5285 'select' 'deleted_zeros_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_108)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_372, i32 26"   --->   Operation 5286 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_108)   --->   "%xor_ln936_108 = xor i1 %tmp_877, i1 1"   --->   Operation 5287 'xor' 'xor_ln936_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_108)   --->   "%and_ln936_108 = and i1 %Range2_all_ones_108, i1 %xor_ln936_108"   --->   Operation 5288 'and' 'and_ln936_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_108)   --->   "%deleted_ones_216 = select i1 %carry_217, i1 %and_ln936_108, i1 %Range1_all_ones_216"   --->   Operation 5289 'select' 'deleted_ones_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_108)   --->   "%and_ln937_108 = and i1 %carry_217, i1 %Range1_all_ones_216"   --->   Operation 5290 'and' 'and_ln937_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%xor_ln941_324 = xor i1 %deleted_zeros_108, i1 1"   --->   Operation 5291 'xor' 'xor_ln941_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%or_ln941_108 = or i1 %p_Result_551, i1 %xor_ln941_324"   --->   Operation 5292 'or' 'or_ln941_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%xor_ln941_325 = xor i1 %p_Result_549, i1 1"   --->   Operation 5293 'xor' 'xor_ln941_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5294 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_216 = and i1 %or_ln941_108, i1 %xor_ln941_325"   --->   Operation 5294 'and' 'overflow_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_108)   --->   "%xor_ln942_217 = xor i1 %deleted_ones_216, i1 1"   --->   Operation 5295 'xor' 'xor_ln942_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5296 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_108 = or i1 %xor_ln942_216, i1 %xor_ln942_217"   --->   Operation 5296 'or' 'or_ln942_108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_108)   --->   "%xor_ln942_620 = xor i1 %and_ln937_108, i1 %or_ln942_108"   --->   Operation 5297 'xor' 'xor_ln942_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_108)   --->   "%underflow_108 = and i1 %xor_ln942_620, i1 %p_Result_549"   --->   Operation 5298 'and' 'underflow_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node tp_V_326)   --->   "%select_ln392_324 = select i1 %overflow_216, i16 32767, i16 32768"   --->   Operation 5299 'select' 'select_ln392_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5300 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_108 = or i1 %overflow_216, i1 %underflow_108"   --->   Operation 5300 'or' 'or_ln392_108' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5301 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_326 = select i1 %or_ln392_108, i16 %select_ln392_324, i16 %tp_V_325"   --->   Operation 5301 'select' 'tp_V_326' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5302 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_373 = mul i32 %sext_ln1317_1, i32 %sext_ln198_109"   --->   Operation 5302 'mul' 'r_V_373' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5303 [1/1] (0.00ns)   --->   "%p_Result_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_373, i32 31"   --->   Operation 5303 'bitselect' 'p_Result_552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5304 [1/1] (0.00ns)   --->   "%tp_V_327 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_373, i32 10, i32 25"   --->   Operation 5304 'partselect' 'tp_V_327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5305 [1/1] (0.00ns)   --->   "%p_Result_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_373, i32 25"   --->   Operation 5305 'bitselect' 'p_Result_553' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5306 [1/1] (0.00ns)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_373, i32 9"   --->   Operation 5306 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5307 [1/1] (0.00ns)   --->   "%zext_ln423_109 = zext i1 %tmp_880"   --->   Operation 5307 'zext' 'zext_ln423_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5308 [1/1] (0.85ns)   --->   "%tp_V_328 = add i16 %zext_ln423_109, i16 %tp_V_327"   --->   Operation 5308 'add' 'tp_V_328' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5309 [1/1] (0.00ns)   --->   "%p_Result_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_328, i32 15"   --->   Operation 5309 'bitselect' 'p_Result_554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5310 [1/1] (0.28ns)   --->   "%xor_ln942_218 = xor i1 %p_Result_554, i1 1"   --->   Operation 5310 'xor' 'xor_ln942_218' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5311 [1/1] (0.28ns)   --->   "%carry_219 = and i1 %p_Result_553, i1 %xor_ln942_218"   --->   Operation 5311 'and' 'carry_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5312 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_373, i32 27, i32 31"   --->   Operation 5312 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5313 [1/1] (0.75ns)   --->   "%Range2_all_ones_109 = icmp_eq  i5 %tmp_327, i5 31"   --->   Operation 5313 'icmp' 'Range2_all_ones_109' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5314 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_373, i32 26, i32 31"   --->   Operation 5314 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5315 [1/1] (0.78ns)   --->   "%Range1_all_ones_217 = icmp_eq  i6 %tmp_328, i6 63"   --->   Operation 5315 'icmp' 'Range1_all_ones_217' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5316 [1/1] (0.78ns)   --->   "%Range1_all_zeros_109 = icmp_eq  i6 %tmp_328, i6 0"   --->   Operation 5316 'icmp' 'Range1_all_zeros_109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%deleted_zeros_109 = select i1 %carry_219, i1 %Range1_all_ones_217, i1 %Range1_all_zeros_109"   --->   Operation 5317 'select' 'deleted_zeros_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_109)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_373, i32 26"   --->   Operation 5318 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_109)   --->   "%xor_ln936_109 = xor i1 %tmp_882, i1 1"   --->   Operation 5319 'xor' 'xor_ln936_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_109)   --->   "%and_ln936_109 = and i1 %Range2_all_ones_109, i1 %xor_ln936_109"   --->   Operation 5320 'and' 'and_ln936_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_109)   --->   "%deleted_ones_217 = select i1 %carry_219, i1 %and_ln936_109, i1 %Range1_all_ones_217"   --->   Operation 5321 'select' 'deleted_ones_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_109)   --->   "%and_ln937_109 = and i1 %carry_219, i1 %Range1_all_ones_217"   --->   Operation 5322 'and' 'and_ln937_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%xor_ln941_326 = xor i1 %deleted_zeros_109, i1 1"   --->   Operation 5323 'xor' 'xor_ln941_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%or_ln941_109 = or i1 %p_Result_554, i1 %xor_ln941_326"   --->   Operation 5324 'or' 'or_ln941_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%xor_ln941_327 = xor i1 %p_Result_552, i1 1"   --->   Operation 5325 'xor' 'xor_ln941_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5326 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_217 = and i1 %or_ln941_109, i1 %xor_ln941_327"   --->   Operation 5326 'and' 'overflow_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_109)   --->   "%xor_ln942_219 = xor i1 %deleted_ones_217, i1 1"   --->   Operation 5327 'xor' 'xor_ln942_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5328 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_109 = or i1 %xor_ln942_218, i1 %xor_ln942_219"   --->   Operation 5328 'or' 'or_ln942_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_109)   --->   "%xor_ln942_621 = xor i1 %and_ln937_109, i1 %or_ln942_109"   --->   Operation 5329 'xor' 'xor_ln942_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_109)   --->   "%underflow_109 = and i1 %xor_ln942_621, i1 %p_Result_552"   --->   Operation 5330 'and' 'underflow_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node tp_V_329)   --->   "%select_ln392_326 = select i1 %overflow_217, i16 32767, i16 32768"   --->   Operation 5331 'select' 'select_ln392_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5332 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_109 = or i1 %overflow_217, i1 %underflow_109"   --->   Operation 5332 'or' 'or_ln392_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5333 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_329 = select i1 %or_ln392_109, i16 %select_ln392_326, i16 %tp_V_328"   --->   Operation 5333 'select' 'tp_V_329' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5334 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_374 = mul i32 %sext_ln1317_2, i32 %sext_ln198_110"   --->   Operation 5334 'mul' 'r_V_374' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5335 [1/1] (0.00ns)   --->   "%p_Result_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_374, i32 31"   --->   Operation 5335 'bitselect' 'p_Result_557' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5336 [1/1] (0.00ns)   --->   "%tp_V_330 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_374, i32 10, i32 25"   --->   Operation 5336 'partselect' 'tp_V_330' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5337 [1/1] (0.00ns)   --->   "%p_Result_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_374, i32 25"   --->   Operation 5337 'bitselect' 'p_Result_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5338 [1/1] (0.00ns)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_374, i32 9"   --->   Operation 5338 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5339 [1/1] (0.00ns)   --->   "%zext_ln423_110 = zext i1 %tmp_887"   --->   Operation 5339 'zext' 'zext_ln423_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5340 [1/1] (0.85ns)   --->   "%tp_V_331 = add i16 %zext_ln423_110, i16 %tp_V_330"   --->   Operation 5340 'add' 'tp_V_331' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5341 [1/1] (0.00ns)   --->   "%p_Result_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_331, i32 15"   --->   Operation 5341 'bitselect' 'p_Result_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5342 [1/1] (0.28ns)   --->   "%xor_ln942_220 = xor i1 %p_Result_559, i1 1"   --->   Operation 5342 'xor' 'xor_ln942_220' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5343 [1/1] (0.28ns)   --->   "%carry_221 = and i1 %p_Result_558, i1 %xor_ln942_220"   --->   Operation 5343 'and' 'carry_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5344 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_374, i32 27, i32 31"   --->   Operation 5344 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5345 [1/1] (0.75ns)   --->   "%Range2_all_ones_110 = icmp_eq  i5 %tmp_329, i5 31"   --->   Operation 5345 'icmp' 'Range2_all_ones_110' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5346 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_374, i32 26, i32 31"   --->   Operation 5346 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5347 [1/1] (0.78ns)   --->   "%Range1_all_ones_219 = icmp_eq  i6 %tmp_331, i6 63"   --->   Operation 5347 'icmp' 'Range1_all_ones_219' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5348 [1/1] (0.78ns)   --->   "%Range1_all_zeros_110 = icmp_eq  i6 %tmp_331, i6 0"   --->   Operation 5348 'icmp' 'Range1_all_zeros_110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%deleted_zeros_110 = select i1 %carry_221, i1 %Range1_all_ones_219, i1 %Range1_all_zeros_110"   --->   Operation 5349 'select' 'deleted_zeros_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_110)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_374, i32 26"   --->   Operation 5350 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_110)   --->   "%xor_ln936_110 = xor i1 %tmp_889, i1 1"   --->   Operation 5351 'xor' 'xor_ln936_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_110)   --->   "%and_ln936_110 = and i1 %Range2_all_ones_110, i1 %xor_ln936_110"   --->   Operation 5352 'and' 'and_ln936_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_110)   --->   "%deleted_ones_219 = select i1 %carry_221, i1 %and_ln936_110, i1 %Range1_all_ones_219"   --->   Operation 5353 'select' 'deleted_ones_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_110)   --->   "%and_ln937_110 = and i1 %carry_221, i1 %Range1_all_ones_219"   --->   Operation 5354 'and' 'and_ln937_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%xor_ln941_329 = xor i1 %deleted_zeros_110, i1 1"   --->   Operation 5355 'xor' 'xor_ln941_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%or_ln941_110 = or i1 %p_Result_559, i1 %xor_ln941_329"   --->   Operation 5356 'or' 'or_ln941_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%xor_ln941_330 = xor i1 %p_Result_557, i1 1"   --->   Operation 5357 'xor' 'xor_ln941_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5358 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_219 = and i1 %or_ln941_110, i1 %xor_ln941_330"   --->   Operation 5358 'and' 'overflow_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_110)   --->   "%xor_ln942_221 = xor i1 %deleted_ones_219, i1 1"   --->   Operation 5359 'xor' 'xor_ln942_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5360 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_110 = or i1 %xor_ln942_220, i1 %xor_ln942_221"   --->   Operation 5360 'or' 'or_ln942_110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_110)   --->   "%xor_ln942_622 = xor i1 %and_ln937_110, i1 %or_ln942_110"   --->   Operation 5361 'xor' 'xor_ln942_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_110)   --->   "%underflow_110 = and i1 %xor_ln942_622, i1 %p_Result_557"   --->   Operation 5362 'and' 'underflow_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node tp_V_332)   --->   "%select_ln392_329 = select i1 %overflow_219, i16 32767, i16 32768"   --->   Operation 5363 'select' 'select_ln392_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5364 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_110 = or i1 %overflow_219, i1 %underflow_110"   --->   Operation 5364 'or' 'or_ln392_110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5365 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_332 = select i1 %or_ln392_110, i16 %select_ln392_329, i16 %tp_V_331"   --->   Operation 5365 'select' 'tp_V_332' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5366 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_375 = mul i32 %sext_ln1317_3, i32 %sext_ln198_111"   --->   Operation 5366 'mul' 'r_V_375' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5367 [1/1] (0.00ns)   --->   "%p_Result_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_375, i32 31"   --->   Operation 5367 'bitselect' 'p_Result_562' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5368 [1/1] (0.00ns)   --->   "%tp_V_333 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_375, i32 10, i32 25"   --->   Operation 5368 'partselect' 'tp_V_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5369 [1/1] (0.00ns)   --->   "%p_Result_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_375, i32 25"   --->   Operation 5369 'bitselect' 'p_Result_563' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5370 [1/1] (0.00ns)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_375, i32 9"   --->   Operation 5370 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5371 [1/1] (0.00ns)   --->   "%zext_ln423_111 = zext i1 %tmp_894"   --->   Operation 5371 'zext' 'zext_ln423_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5372 [1/1] (0.85ns)   --->   "%tp_V_334 = add i16 %zext_ln423_111, i16 %tp_V_333"   --->   Operation 5372 'add' 'tp_V_334' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5373 [1/1] (0.00ns)   --->   "%p_Result_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_334, i32 15"   --->   Operation 5373 'bitselect' 'p_Result_564' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5374 [1/1] (0.28ns)   --->   "%xor_ln942_222 = xor i1 %p_Result_564, i1 1"   --->   Operation 5374 'xor' 'xor_ln942_222' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5375 [1/1] (0.28ns)   --->   "%carry_223 = and i1 %p_Result_563, i1 %xor_ln942_222"   --->   Operation 5375 'and' 'carry_223' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5376 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_375, i32 27, i32 31"   --->   Operation 5376 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5377 [1/1] (0.75ns)   --->   "%Range2_all_ones_111 = icmp_eq  i5 %tmp_333, i5 31"   --->   Operation 5377 'icmp' 'Range2_all_ones_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5378 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_375, i32 26, i32 31"   --->   Operation 5378 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5379 [1/1] (0.78ns)   --->   "%Range1_all_ones_221 = icmp_eq  i6 %tmp_334, i6 63"   --->   Operation 5379 'icmp' 'Range1_all_ones_221' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5380 [1/1] (0.78ns)   --->   "%Range1_all_zeros_111 = icmp_eq  i6 %tmp_334, i6 0"   --->   Operation 5380 'icmp' 'Range1_all_zeros_111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%deleted_zeros_111 = select i1 %carry_223, i1 %Range1_all_ones_221, i1 %Range1_all_zeros_111"   --->   Operation 5381 'select' 'deleted_zeros_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_111)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_375, i32 26"   --->   Operation 5382 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_111)   --->   "%xor_ln936_111 = xor i1 %tmp_896, i1 1"   --->   Operation 5383 'xor' 'xor_ln936_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_111)   --->   "%and_ln936_111 = and i1 %Range2_all_ones_111, i1 %xor_ln936_111"   --->   Operation 5384 'and' 'and_ln936_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_111)   --->   "%deleted_ones_221 = select i1 %carry_223, i1 %and_ln936_111, i1 %Range1_all_ones_221"   --->   Operation 5385 'select' 'deleted_ones_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_111)   --->   "%and_ln937_111 = and i1 %carry_223, i1 %Range1_all_ones_221"   --->   Operation 5386 'and' 'and_ln937_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%xor_ln941_332 = xor i1 %deleted_zeros_111, i1 1"   --->   Operation 5387 'xor' 'xor_ln941_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%or_ln941_111 = or i1 %p_Result_564, i1 %xor_ln941_332"   --->   Operation 5388 'or' 'or_ln941_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%xor_ln941_333 = xor i1 %p_Result_562, i1 1"   --->   Operation 5389 'xor' 'xor_ln941_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5390 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_221 = and i1 %or_ln941_111, i1 %xor_ln941_333"   --->   Operation 5390 'and' 'overflow_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_111)   --->   "%xor_ln942_223 = xor i1 %deleted_ones_221, i1 1"   --->   Operation 5391 'xor' 'xor_ln942_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5392 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_111 = or i1 %xor_ln942_222, i1 %xor_ln942_223"   --->   Operation 5392 'or' 'or_ln942_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_111)   --->   "%xor_ln942_623 = xor i1 %and_ln937_111, i1 %or_ln942_111"   --->   Operation 5393 'xor' 'xor_ln942_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_111)   --->   "%underflow_111 = and i1 %xor_ln942_623, i1 %p_Result_562"   --->   Operation 5394 'and' 'underflow_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node tp_V_335)   --->   "%select_ln392_332 = select i1 %overflow_221, i16 32767, i16 32768"   --->   Operation 5395 'select' 'select_ln392_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5396 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_111 = or i1 %overflow_221, i1 %underflow_111"   --->   Operation 5396 'or' 'or_ln392_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5397 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_335 = select i1 %or_ln392_111, i16 %select_ln392_332, i16 %tp_V_334"   --->   Operation 5397 'select' 'tp_V_335' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5398 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_376 = mul i32 %sext_ln1317, i32 %sext_ln198_112"   --->   Operation 5398 'mul' 'r_V_376' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5399 [1/1] (0.00ns)   --->   "%p_Result_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_376, i32 31"   --->   Operation 5399 'bitselect' 'p_Result_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5400 [1/1] (0.00ns)   --->   "%tp_V_336 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_376, i32 10, i32 25"   --->   Operation 5400 'partselect' 'tp_V_336' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5401 [1/1] (0.00ns)   --->   "%p_Result_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_376, i32 25"   --->   Operation 5401 'bitselect' 'p_Result_570' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5402 [1/1] (0.00ns)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_376, i32 9"   --->   Operation 5402 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5403 [1/1] (0.00ns)   --->   "%zext_ln423_112 = zext i1 %tmp_903"   --->   Operation 5403 'zext' 'zext_ln423_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5404 [1/1] (0.85ns)   --->   "%tp_V_337 = add i16 %zext_ln423_112, i16 %tp_V_336"   --->   Operation 5404 'add' 'tp_V_337' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5405 [1/1] (0.00ns)   --->   "%p_Result_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_337, i32 15"   --->   Operation 5405 'bitselect' 'p_Result_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5406 [1/1] (0.28ns)   --->   "%xor_ln942_224 = xor i1 %p_Result_571, i1 1"   --->   Operation 5406 'xor' 'xor_ln942_224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5407 [1/1] (0.28ns)   --->   "%carry_225 = and i1 %p_Result_570, i1 %xor_ln942_224"   --->   Operation 5407 'and' 'carry_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5408 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_376, i32 27, i32 31"   --->   Operation 5408 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5409 [1/1] (0.75ns)   --->   "%Range2_all_ones_112 = icmp_eq  i5 %tmp_335, i5 31"   --->   Operation 5409 'icmp' 'Range2_all_ones_112' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5410 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_376, i32 26, i32 31"   --->   Operation 5410 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5411 [1/1] (0.78ns)   --->   "%Range1_all_ones_224 = icmp_eq  i6 %tmp_336, i6 63"   --->   Operation 5411 'icmp' 'Range1_all_ones_224' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5412 [1/1] (0.78ns)   --->   "%Range1_all_zeros_112 = icmp_eq  i6 %tmp_336, i6 0"   --->   Operation 5412 'icmp' 'Range1_all_zeros_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%deleted_zeros_112 = select i1 %carry_225, i1 %Range1_all_ones_224, i1 %Range1_all_zeros_112"   --->   Operation 5413 'select' 'deleted_zeros_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_112)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_376, i32 26"   --->   Operation 5414 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_112)   --->   "%xor_ln936_112 = xor i1 %tmp_905, i1 1"   --->   Operation 5415 'xor' 'xor_ln936_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_112)   --->   "%and_ln936_112 = and i1 %Range2_all_ones_112, i1 %xor_ln936_112"   --->   Operation 5416 'and' 'and_ln936_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_112)   --->   "%deleted_ones_224 = select i1 %carry_225, i1 %and_ln936_112, i1 %Range1_all_ones_224"   --->   Operation 5417 'select' 'deleted_ones_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_112)   --->   "%and_ln937_112 = and i1 %carry_225, i1 %Range1_all_ones_224"   --->   Operation 5418 'and' 'and_ln937_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%xor_ln941_336 = xor i1 %deleted_zeros_112, i1 1"   --->   Operation 5419 'xor' 'xor_ln941_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%or_ln941_112 = or i1 %p_Result_571, i1 %xor_ln941_336"   --->   Operation 5420 'or' 'or_ln941_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%xor_ln941_337 = xor i1 %p_Result_569, i1 1"   --->   Operation 5421 'xor' 'xor_ln941_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5422 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_224 = and i1 %or_ln941_112, i1 %xor_ln941_337"   --->   Operation 5422 'and' 'overflow_224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_112)   --->   "%xor_ln942_225 = xor i1 %deleted_ones_224, i1 1"   --->   Operation 5423 'xor' 'xor_ln942_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5424 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_112 = or i1 %xor_ln942_224, i1 %xor_ln942_225"   --->   Operation 5424 'or' 'or_ln942_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_112)   --->   "%xor_ln942_624 = xor i1 %and_ln937_112, i1 %or_ln942_112"   --->   Operation 5425 'xor' 'xor_ln942_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_112)   --->   "%underflow_112 = and i1 %xor_ln942_624, i1 %p_Result_569"   --->   Operation 5426 'and' 'underflow_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node tp_V_338)   --->   "%select_ln392_336 = select i1 %overflow_224, i16 32767, i16 32768"   --->   Operation 5427 'select' 'select_ln392_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5428 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_112 = or i1 %overflow_224, i1 %underflow_112"   --->   Operation 5428 'or' 'or_ln392_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5429 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_338 = select i1 %or_ln392_112, i16 %select_ln392_336, i16 %tp_V_337"   --->   Operation 5429 'select' 'tp_V_338' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5430 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_377 = mul i32 %sext_ln1317_1, i32 %sext_ln198_113"   --->   Operation 5430 'mul' 'r_V_377' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5431 [1/1] (0.00ns)   --->   "%p_Result_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_377, i32 31"   --->   Operation 5431 'bitselect' 'p_Result_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5432 [1/1] (0.00ns)   --->   "%tp_V_339 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_377, i32 10, i32 25"   --->   Operation 5432 'partselect' 'tp_V_339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5433 [1/1] (0.00ns)   --->   "%p_Result_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_377, i32 25"   --->   Operation 5433 'bitselect' 'p_Result_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5434 [1/1] (0.00ns)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_377, i32 9"   --->   Operation 5434 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5435 [1/1] (0.00ns)   --->   "%zext_ln423_113 = zext i1 %tmp_908"   --->   Operation 5435 'zext' 'zext_ln423_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5436 [1/1] (0.85ns)   --->   "%tp_V_340 = add i16 %zext_ln423_113, i16 %tp_V_339"   --->   Operation 5436 'add' 'tp_V_340' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5437 [1/1] (0.00ns)   --->   "%p_Result_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_340, i32 15"   --->   Operation 5437 'bitselect' 'p_Result_574' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5438 [1/1] (0.28ns)   --->   "%xor_ln942_226 = xor i1 %p_Result_574, i1 1"   --->   Operation 5438 'xor' 'xor_ln942_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5439 [1/1] (0.28ns)   --->   "%carry_227 = and i1 %p_Result_573, i1 %xor_ln942_226"   --->   Operation 5439 'and' 'carry_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5440 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_377, i32 27, i32 31"   --->   Operation 5440 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5441 [1/1] (0.75ns)   --->   "%Range2_all_ones_113 = icmp_eq  i5 %tmp_337, i5 31"   --->   Operation 5441 'icmp' 'Range2_all_ones_113' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5442 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_377, i32 26, i32 31"   --->   Operation 5442 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5443 [1/1] (0.78ns)   --->   "%Range1_all_ones_225 = icmp_eq  i6 %tmp_338, i6 63"   --->   Operation 5443 'icmp' 'Range1_all_ones_225' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5444 [1/1] (0.78ns)   --->   "%Range1_all_zeros_113 = icmp_eq  i6 %tmp_338, i6 0"   --->   Operation 5444 'icmp' 'Range1_all_zeros_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5445 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%deleted_zeros_113 = select i1 %carry_227, i1 %Range1_all_ones_225, i1 %Range1_all_zeros_113"   --->   Operation 5445 'select' 'deleted_zeros_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_113)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_377, i32 26"   --->   Operation 5446 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_113)   --->   "%xor_ln936_113 = xor i1 %tmp_910, i1 1"   --->   Operation 5447 'xor' 'xor_ln936_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_113)   --->   "%and_ln936_113 = and i1 %Range2_all_ones_113, i1 %xor_ln936_113"   --->   Operation 5448 'and' 'and_ln936_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_113)   --->   "%deleted_ones_225 = select i1 %carry_227, i1 %and_ln936_113, i1 %Range1_all_ones_225"   --->   Operation 5449 'select' 'deleted_ones_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_113)   --->   "%and_ln937_113 = and i1 %carry_227, i1 %Range1_all_ones_225"   --->   Operation 5450 'and' 'and_ln937_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%xor_ln941_338 = xor i1 %deleted_zeros_113, i1 1"   --->   Operation 5451 'xor' 'xor_ln941_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%or_ln941_113 = or i1 %p_Result_574, i1 %xor_ln941_338"   --->   Operation 5452 'or' 'or_ln941_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%xor_ln941_339 = xor i1 %p_Result_572, i1 1"   --->   Operation 5453 'xor' 'xor_ln941_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5454 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_225 = and i1 %or_ln941_113, i1 %xor_ln941_339"   --->   Operation 5454 'and' 'overflow_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_113)   --->   "%xor_ln942_227 = xor i1 %deleted_ones_225, i1 1"   --->   Operation 5455 'xor' 'xor_ln942_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5456 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_113 = or i1 %xor_ln942_226, i1 %xor_ln942_227"   --->   Operation 5456 'or' 'or_ln942_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_113)   --->   "%xor_ln942_625 = xor i1 %and_ln937_113, i1 %or_ln942_113"   --->   Operation 5457 'xor' 'xor_ln942_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_113)   --->   "%underflow_113 = and i1 %xor_ln942_625, i1 %p_Result_572"   --->   Operation 5458 'and' 'underflow_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node tp_V_341)   --->   "%select_ln392_338 = select i1 %overflow_225, i16 32767, i16 32768"   --->   Operation 5459 'select' 'select_ln392_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5460 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_113 = or i1 %overflow_225, i1 %underflow_113"   --->   Operation 5460 'or' 'or_ln392_113' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5461 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_341 = select i1 %or_ln392_113, i16 %select_ln392_338, i16 %tp_V_340"   --->   Operation 5461 'select' 'tp_V_341' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5462 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_378 = mul i32 %sext_ln1317_2, i32 %sext_ln198_114"   --->   Operation 5462 'mul' 'r_V_378' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5463 [1/1] (0.00ns)   --->   "%p_Result_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_378, i32 31"   --->   Operation 5463 'bitselect' 'p_Result_577' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5464 [1/1] (0.00ns)   --->   "%tp_V_342 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_378, i32 10, i32 25"   --->   Operation 5464 'partselect' 'tp_V_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5465 [1/1] (0.00ns)   --->   "%p_Result_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_378, i32 25"   --->   Operation 5465 'bitselect' 'p_Result_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5466 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_378, i32 9"   --->   Operation 5466 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5467 [1/1] (0.00ns)   --->   "%zext_ln423_114 = zext i1 %tmp_915"   --->   Operation 5467 'zext' 'zext_ln423_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5468 [1/1] (0.85ns)   --->   "%tp_V_343 = add i16 %zext_ln423_114, i16 %tp_V_342"   --->   Operation 5468 'add' 'tp_V_343' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5469 [1/1] (0.00ns)   --->   "%p_Result_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_343, i32 15"   --->   Operation 5469 'bitselect' 'p_Result_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5470 [1/1] (0.28ns)   --->   "%xor_ln942_228 = xor i1 %p_Result_579, i1 1"   --->   Operation 5470 'xor' 'xor_ln942_228' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5471 [1/1] (0.28ns)   --->   "%carry_229 = and i1 %p_Result_578, i1 %xor_ln942_228"   --->   Operation 5471 'and' 'carry_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5472 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_378, i32 27, i32 31"   --->   Operation 5472 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5473 [1/1] (0.75ns)   --->   "%Range2_all_ones_114 = icmp_eq  i5 %tmp_340, i5 31"   --->   Operation 5473 'icmp' 'Range2_all_ones_114' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5474 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_378, i32 26, i32 31"   --->   Operation 5474 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5475 [1/1] (0.78ns)   --->   "%Range1_all_ones_227 = icmp_eq  i6 %tmp_342, i6 63"   --->   Operation 5475 'icmp' 'Range1_all_ones_227' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5476 [1/1] (0.78ns)   --->   "%Range1_all_zeros_114 = icmp_eq  i6 %tmp_342, i6 0"   --->   Operation 5476 'icmp' 'Range1_all_zeros_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%deleted_zeros_114 = select i1 %carry_229, i1 %Range1_all_ones_227, i1 %Range1_all_zeros_114"   --->   Operation 5477 'select' 'deleted_zeros_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_114)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_378, i32 26"   --->   Operation 5478 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_114)   --->   "%xor_ln936_114 = xor i1 %tmp_917, i1 1"   --->   Operation 5479 'xor' 'xor_ln936_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_114)   --->   "%and_ln936_114 = and i1 %Range2_all_ones_114, i1 %xor_ln936_114"   --->   Operation 5480 'and' 'and_ln936_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_114)   --->   "%deleted_ones_227 = select i1 %carry_229, i1 %and_ln936_114, i1 %Range1_all_ones_227"   --->   Operation 5481 'select' 'deleted_ones_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_114)   --->   "%and_ln937_114 = and i1 %carry_229, i1 %Range1_all_ones_227"   --->   Operation 5482 'and' 'and_ln937_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%xor_ln941_341 = xor i1 %deleted_zeros_114, i1 1"   --->   Operation 5483 'xor' 'xor_ln941_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%or_ln941_114 = or i1 %p_Result_579, i1 %xor_ln941_341"   --->   Operation 5484 'or' 'or_ln941_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%xor_ln941_342 = xor i1 %p_Result_577, i1 1"   --->   Operation 5485 'xor' 'xor_ln941_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5486 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_227 = and i1 %or_ln941_114, i1 %xor_ln941_342"   --->   Operation 5486 'and' 'overflow_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_114)   --->   "%xor_ln942_229 = xor i1 %deleted_ones_227, i1 1"   --->   Operation 5487 'xor' 'xor_ln942_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5488 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_114 = or i1 %xor_ln942_228, i1 %xor_ln942_229"   --->   Operation 5488 'or' 'or_ln942_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_114)   --->   "%xor_ln942_626 = xor i1 %and_ln937_114, i1 %or_ln942_114"   --->   Operation 5489 'xor' 'xor_ln942_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_114)   --->   "%underflow_114 = and i1 %xor_ln942_626, i1 %p_Result_577"   --->   Operation 5490 'and' 'underflow_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node tp_V_344)   --->   "%select_ln392_341 = select i1 %overflow_227, i16 32767, i16 32768"   --->   Operation 5491 'select' 'select_ln392_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5492 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_114 = or i1 %overflow_227, i1 %underflow_114"   --->   Operation 5492 'or' 'or_ln392_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5493 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_344 = select i1 %or_ln392_114, i16 %select_ln392_341, i16 %tp_V_343"   --->   Operation 5493 'select' 'tp_V_344' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5494 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_379 = mul i32 %sext_ln1317_3, i32 %sext_ln198_115"   --->   Operation 5494 'mul' 'r_V_379' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5495 [1/1] (0.00ns)   --->   "%p_Result_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_379, i32 31"   --->   Operation 5495 'bitselect' 'p_Result_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5496 [1/1] (0.00ns)   --->   "%tp_V_345 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_379, i32 10, i32 25"   --->   Operation 5496 'partselect' 'tp_V_345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5497 [1/1] (0.00ns)   --->   "%p_Result_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_379, i32 25"   --->   Operation 5497 'bitselect' 'p_Result_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5498 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_379, i32 9"   --->   Operation 5498 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5499 [1/1] (0.00ns)   --->   "%zext_ln423_115 = zext i1 %tmp_922"   --->   Operation 5499 'zext' 'zext_ln423_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5500 [1/1] (0.85ns)   --->   "%tp_V_346 = add i16 %zext_ln423_115, i16 %tp_V_345"   --->   Operation 5500 'add' 'tp_V_346' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5501 [1/1] (0.00ns)   --->   "%p_Result_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_346, i32 15"   --->   Operation 5501 'bitselect' 'p_Result_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5502 [1/1] (0.28ns)   --->   "%xor_ln942_230 = xor i1 %p_Result_584, i1 1"   --->   Operation 5502 'xor' 'xor_ln942_230' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5503 [1/1] (0.28ns)   --->   "%carry_231 = and i1 %p_Result_583, i1 %xor_ln942_230"   --->   Operation 5503 'and' 'carry_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5504 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_379, i32 27, i32 31"   --->   Operation 5504 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5505 [1/1] (0.75ns)   --->   "%Range2_all_ones_115 = icmp_eq  i5 %tmp_343, i5 31"   --->   Operation 5505 'icmp' 'Range2_all_ones_115' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5506 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_379, i32 26, i32 31"   --->   Operation 5506 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5507 [1/1] (0.78ns)   --->   "%Range1_all_ones_229 = icmp_eq  i6 %tmp_345, i6 63"   --->   Operation 5507 'icmp' 'Range1_all_ones_229' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5508 [1/1] (0.78ns)   --->   "%Range1_all_zeros_115 = icmp_eq  i6 %tmp_345, i6 0"   --->   Operation 5508 'icmp' 'Range1_all_zeros_115' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%deleted_zeros_115 = select i1 %carry_231, i1 %Range1_all_ones_229, i1 %Range1_all_zeros_115"   --->   Operation 5509 'select' 'deleted_zeros_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_115)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_379, i32 26"   --->   Operation 5510 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_115)   --->   "%xor_ln936_115 = xor i1 %tmp_924, i1 1"   --->   Operation 5511 'xor' 'xor_ln936_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_115)   --->   "%and_ln936_115 = and i1 %Range2_all_ones_115, i1 %xor_ln936_115"   --->   Operation 5512 'and' 'and_ln936_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_115)   --->   "%deleted_ones_229 = select i1 %carry_231, i1 %and_ln936_115, i1 %Range1_all_ones_229"   --->   Operation 5513 'select' 'deleted_ones_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_115)   --->   "%and_ln937_115 = and i1 %carry_231, i1 %Range1_all_ones_229"   --->   Operation 5514 'and' 'and_ln937_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%xor_ln941_344 = xor i1 %deleted_zeros_115, i1 1"   --->   Operation 5515 'xor' 'xor_ln941_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%or_ln941_115 = or i1 %p_Result_584, i1 %xor_ln941_344"   --->   Operation 5516 'or' 'or_ln941_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%xor_ln941_345 = xor i1 %p_Result_582, i1 1"   --->   Operation 5517 'xor' 'xor_ln941_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5518 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_229 = and i1 %or_ln941_115, i1 %xor_ln941_345"   --->   Operation 5518 'and' 'overflow_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_115)   --->   "%xor_ln942_231 = xor i1 %deleted_ones_229, i1 1"   --->   Operation 5519 'xor' 'xor_ln942_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5520 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_115 = or i1 %xor_ln942_230, i1 %xor_ln942_231"   --->   Operation 5520 'or' 'or_ln942_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_115)   --->   "%xor_ln942_627 = xor i1 %and_ln937_115, i1 %or_ln942_115"   --->   Operation 5521 'xor' 'xor_ln942_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_115)   --->   "%underflow_115 = and i1 %xor_ln942_627, i1 %p_Result_582"   --->   Operation 5522 'and' 'underflow_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node tp_V_347)   --->   "%select_ln392_344 = select i1 %overflow_229, i16 32767, i16 32768"   --->   Operation 5523 'select' 'select_ln392_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5524 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_115 = or i1 %overflow_229, i1 %underflow_115"   --->   Operation 5524 'or' 'or_ln392_115' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5525 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_347 = select i1 %or_ln392_115, i16 %select_ln392_344, i16 %tp_V_346"   --->   Operation 5525 'select' 'tp_V_347' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5526 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_380 = mul i32 %sext_ln1317, i32 %sext_ln198_116"   --->   Operation 5526 'mul' 'r_V_380' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5527 [1/1] (0.00ns)   --->   "%p_Result_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_380, i32 31"   --->   Operation 5527 'bitselect' 'p_Result_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5528 [1/1] (0.00ns)   --->   "%tp_V_348 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_380, i32 10, i32 25"   --->   Operation 5528 'partselect' 'tp_V_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5529 [1/1] (0.00ns)   --->   "%p_Result_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_380, i32 25"   --->   Operation 5529 'bitselect' 'p_Result_590' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5530 [1/1] (0.00ns)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_380, i32 9"   --->   Operation 5530 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5531 [1/1] (0.00ns)   --->   "%zext_ln423_116 = zext i1 %tmp_931"   --->   Operation 5531 'zext' 'zext_ln423_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5532 [1/1] (0.85ns)   --->   "%tp_V_349 = add i16 %zext_ln423_116, i16 %tp_V_348"   --->   Operation 5532 'add' 'tp_V_349' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5533 [1/1] (0.00ns)   --->   "%p_Result_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_349, i32 15"   --->   Operation 5533 'bitselect' 'p_Result_591' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5534 [1/1] (0.28ns)   --->   "%xor_ln942_232 = xor i1 %p_Result_591, i1 1"   --->   Operation 5534 'xor' 'xor_ln942_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5535 [1/1] (0.28ns)   --->   "%carry_233 = and i1 %p_Result_590, i1 %xor_ln942_232"   --->   Operation 5535 'and' 'carry_233' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5536 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_380, i32 27, i32 31"   --->   Operation 5536 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5537 [1/1] (0.75ns)   --->   "%Range2_all_ones_116 = icmp_eq  i5 %tmp_347, i5 31"   --->   Operation 5537 'icmp' 'Range2_all_ones_116' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5538 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_380, i32 26, i32 31"   --->   Operation 5538 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5539 [1/1] (0.78ns)   --->   "%Range1_all_ones_232 = icmp_eq  i6 %tmp_348, i6 63"   --->   Operation 5539 'icmp' 'Range1_all_ones_232' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5540 [1/1] (0.78ns)   --->   "%Range1_all_zeros_116 = icmp_eq  i6 %tmp_348, i6 0"   --->   Operation 5540 'icmp' 'Range1_all_zeros_116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%deleted_zeros_116 = select i1 %carry_233, i1 %Range1_all_ones_232, i1 %Range1_all_zeros_116"   --->   Operation 5541 'select' 'deleted_zeros_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_116)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_380, i32 26"   --->   Operation 5542 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_116)   --->   "%xor_ln936_116 = xor i1 %tmp_933, i1 1"   --->   Operation 5543 'xor' 'xor_ln936_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_116)   --->   "%and_ln936_116 = and i1 %Range2_all_ones_116, i1 %xor_ln936_116"   --->   Operation 5544 'and' 'and_ln936_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_116)   --->   "%deleted_ones_232 = select i1 %carry_233, i1 %and_ln936_116, i1 %Range1_all_ones_232"   --->   Operation 5545 'select' 'deleted_ones_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_116)   --->   "%and_ln937_116 = and i1 %carry_233, i1 %Range1_all_ones_232"   --->   Operation 5546 'and' 'and_ln937_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%xor_ln941_348 = xor i1 %deleted_zeros_116, i1 1"   --->   Operation 5547 'xor' 'xor_ln941_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%or_ln941_116 = or i1 %p_Result_591, i1 %xor_ln941_348"   --->   Operation 5548 'or' 'or_ln941_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%xor_ln941_349 = xor i1 %p_Result_589, i1 1"   --->   Operation 5549 'xor' 'xor_ln941_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5550 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_232 = and i1 %or_ln941_116, i1 %xor_ln941_349"   --->   Operation 5550 'and' 'overflow_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_116)   --->   "%xor_ln942_233 = xor i1 %deleted_ones_232, i1 1"   --->   Operation 5551 'xor' 'xor_ln942_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5552 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_116 = or i1 %xor_ln942_232, i1 %xor_ln942_233"   --->   Operation 5552 'or' 'or_ln942_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_116)   --->   "%xor_ln942_628 = xor i1 %and_ln937_116, i1 %or_ln942_116"   --->   Operation 5553 'xor' 'xor_ln942_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_116)   --->   "%underflow_116 = and i1 %xor_ln942_628, i1 %p_Result_589"   --->   Operation 5554 'and' 'underflow_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5555 [1/1] (0.00ns) (grouped into LUT with out node tp_V_350)   --->   "%select_ln392_348 = select i1 %overflow_232, i16 32767, i16 32768"   --->   Operation 5555 'select' 'select_ln392_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5556 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_116 = or i1 %overflow_232, i1 %underflow_116"   --->   Operation 5556 'or' 'or_ln392_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5557 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_350 = select i1 %or_ln392_116, i16 %select_ln392_348, i16 %tp_V_349"   --->   Operation 5557 'select' 'tp_V_350' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5558 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_381 = mul i32 %sext_ln1317_1, i32 %sext_ln198_117"   --->   Operation 5558 'mul' 'r_V_381' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5559 [1/1] (0.00ns)   --->   "%p_Result_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_381, i32 31"   --->   Operation 5559 'bitselect' 'p_Result_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5560 [1/1] (0.00ns)   --->   "%tp_V_351 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_381, i32 10, i32 25"   --->   Operation 5560 'partselect' 'tp_V_351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5561 [1/1] (0.00ns)   --->   "%p_Result_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_381, i32 25"   --->   Operation 5561 'bitselect' 'p_Result_593' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5562 [1/1] (0.00ns)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_381, i32 9"   --->   Operation 5562 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5563 [1/1] (0.00ns)   --->   "%zext_ln423_117 = zext i1 %tmp_936"   --->   Operation 5563 'zext' 'zext_ln423_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5564 [1/1] (0.85ns)   --->   "%tp_V_352 = add i16 %zext_ln423_117, i16 %tp_V_351"   --->   Operation 5564 'add' 'tp_V_352' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5565 [1/1] (0.00ns)   --->   "%p_Result_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_352, i32 15"   --->   Operation 5565 'bitselect' 'p_Result_594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5566 [1/1] (0.28ns)   --->   "%xor_ln942_234 = xor i1 %p_Result_594, i1 1"   --->   Operation 5566 'xor' 'xor_ln942_234' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5567 [1/1] (0.28ns)   --->   "%carry_235 = and i1 %p_Result_593, i1 %xor_ln942_234"   --->   Operation 5567 'and' 'carry_235' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5568 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_381, i32 27, i32 31"   --->   Operation 5568 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5569 [1/1] (0.75ns)   --->   "%Range2_all_ones_117 = icmp_eq  i5 %tmp_349, i5 31"   --->   Operation 5569 'icmp' 'Range2_all_ones_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5570 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_381, i32 26, i32 31"   --->   Operation 5570 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5571 [1/1] (0.78ns)   --->   "%Range1_all_ones_233 = icmp_eq  i6 %tmp_350, i6 63"   --->   Operation 5571 'icmp' 'Range1_all_ones_233' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5572 [1/1] (0.78ns)   --->   "%Range1_all_zeros_117 = icmp_eq  i6 %tmp_350, i6 0"   --->   Operation 5572 'icmp' 'Range1_all_zeros_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%deleted_zeros_117 = select i1 %carry_235, i1 %Range1_all_ones_233, i1 %Range1_all_zeros_117"   --->   Operation 5573 'select' 'deleted_zeros_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_117)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_381, i32 26"   --->   Operation 5574 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_117)   --->   "%xor_ln936_117 = xor i1 %tmp_938, i1 1"   --->   Operation 5575 'xor' 'xor_ln936_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_117)   --->   "%and_ln936_117 = and i1 %Range2_all_ones_117, i1 %xor_ln936_117"   --->   Operation 5576 'and' 'and_ln936_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_117)   --->   "%deleted_ones_233 = select i1 %carry_235, i1 %and_ln936_117, i1 %Range1_all_ones_233"   --->   Operation 5577 'select' 'deleted_ones_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_117)   --->   "%and_ln937_117 = and i1 %carry_235, i1 %Range1_all_ones_233"   --->   Operation 5578 'and' 'and_ln937_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%xor_ln941_350 = xor i1 %deleted_zeros_117, i1 1"   --->   Operation 5579 'xor' 'xor_ln941_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%or_ln941_117 = or i1 %p_Result_594, i1 %xor_ln941_350"   --->   Operation 5580 'or' 'or_ln941_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%xor_ln941_351 = xor i1 %p_Result_592, i1 1"   --->   Operation 5581 'xor' 'xor_ln941_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5582 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_233 = and i1 %or_ln941_117, i1 %xor_ln941_351"   --->   Operation 5582 'and' 'overflow_233' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_117)   --->   "%xor_ln942_235 = xor i1 %deleted_ones_233, i1 1"   --->   Operation 5583 'xor' 'xor_ln942_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5584 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_117 = or i1 %xor_ln942_234, i1 %xor_ln942_235"   --->   Operation 5584 'or' 'or_ln942_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_117)   --->   "%xor_ln942_629 = xor i1 %and_ln937_117, i1 %or_ln942_117"   --->   Operation 5585 'xor' 'xor_ln942_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_117)   --->   "%underflow_117 = and i1 %xor_ln942_629, i1 %p_Result_592"   --->   Operation 5586 'and' 'underflow_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node tp_V_353)   --->   "%select_ln392_350 = select i1 %overflow_233, i16 32767, i16 32768"   --->   Operation 5587 'select' 'select_ln392_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5588 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_117 = or i1 %overflow_233, i1 %underflow_117"   --->   Operation 5588 'or' 'or_ln392_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5589 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_353 = select i1 %or_ln392_117, i16 %select_ln392_350, i16 %tp_V_352"   --->   Operation 5589 'select' 'tp_V_353' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5590 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_382 = mul i32 %sext_ln1317_2, i32 %sext_ln198_118"   --->   Operation 5590 'mul' 'r_V_382' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5591 [1/1] (0.00ns)   --->   "%p_Result_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_382, i32 31"   --->   Operation 5591 'bitselect' 'p_Result_597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5592 [1/1] (0.00ns)   --->   "%tp_V_354 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_382, i32 10, i32 25"   --->   Operation 5592 'partselect' 'tp_V_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5593 [1/1] (0.00ns)   --->   "%p_Result_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_382, i32 25"   --->   Operation 5593 'bitselect' 'p_Result_598' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5594 [1/1] (0.00ns)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_382, i32 9"   --->   Operation 5594 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5595 [1/1] (0.00ns)   --->   "%zext_ln423_118 = zext i1 %tmp_943"   --->   Operation 5595 'zext' 'zext_ln423_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5596 [1/1] (0.85ns)   --->   "%tp_V_355 = add i16 %zext_ln423_118, i16 %tp_V_354"   --->   Operation 5596 'add' 'tp_V_355' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5597 [1/1] (0.00ns)   --->   "%p_Result_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_355, i32 15"   --->   Operation 5597 'bitselect' 'p_Result_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5598 [1/1] (0.28ns)   --->   "%xor_ln942_236 = xor i1 %p_Result_599, i1 1"   --->   Operation 5598 'xor' 'xor_ln942_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5599 [1/1] (0.28ns)   --->   "%carry_237 = and i1 %p_Result_598, i1 %xor_ln942_236"   --->   Operation 5599 'and' 'carry_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5600 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_382, i32 27, i32 31"   --->   Operation 5600 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5601 [1/1] (0.75ns)   --->   "%Range2_all_ones_118 = icmp_eq  i5 %tmp_352, i5 31"   --->   Operation 5601 'icmp' 'Range2_all_ones_118' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5602 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_382, i32 26, i32 31"   --->   Operation 5602 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5603 [1/1] (0.78ns)   --->   "%Range1_all_ones_235 = icmp_eq  i6 %tmp_354, i6 63"   --->   Operation 5603 'icmp' 'Range1_all_ones_235' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5604 [1/1] (0.78ns)   --->   "%Range1_all_zeros_118 = icmp_eq  i6 %tmp_354, i6 0"   --->   Operation 5604 'icmp' 'Range1_all_zeros_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%deleted_zeros_118 = select i1 %carry_237, i1 %Range1_all_ones_235, i1 %Range1_all_zeros_118"   --->   Operation 5605 'select' 'deleted_zeros_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_118)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_382, i32 26"   --->   Operation 5606 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_118)   --->   "%xor_ln936_118 = xor i1 %tmp_945, i1 1"   --->   Operation 5607 'xor' 'xor_ln936_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_118)   --->   "%and_ln936_118 = and i1 %Range2_all_ones_118, i1 %xor_ln936_118"   --->   Operation 5608 'and' 'and_ln936_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_118)   --->   "%deleted_ones_235 = select i1 %carry_237, i1 %and_ln936_118, i1 %Range1_all_ones_235"   --->   Operation 5609 'select' 'deleted_ones_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_118)   --->   "%and_ln937_118 = and i1 %carry_237, i1 %Range1_all_ones_235"   --->   Operation 5610 'and' 'and_ln937_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%xor_ln941_353 = xor i1 %deleted_zeros_118, i1 1"   --->   Operation 5611 'xor' 'xor_ln941_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%or_ln941_118 = or i1 %p_Result_599, i1 %xor_ln941_353"   --->   Operation 5612 'or' 'or_ln941_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%xor_ln941_354 = xor i1 %p_Result_597, i1 1"   --->   Operation 5613 'xor' 'xor_ln941_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5614 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_235 = and i1 %or_ln941_118, i1 %xor_ln941_354"   --->   Operation 5614 'and' 'overflow_235' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_118)   --->   "%xor_ln942_237 = xor i1 %deleted_ones_235, i1 1"   --->   Operation 5615 'xor' 'xor_ln942_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5616 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_118 = or i1 %xor_ln942_236, i1 %xor_ln942_237"   --->   Operation 5616 'or' 'or_ln942_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_118)   --->   "%xor_ln942_630 = xor i1 %and_ln937_118, i1 %or_ln942_118"   --->   Operation 5617 'xor' 'xor_ln942_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_118)   --->   "%underflow_118 = and i1 %xor_ln942_630, i1 %p_Result_597"   --->   Operation 5618 'and' 'underflow_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node tp_V_356)   --->   "%select_ln392_353 = select i1 %overflow_235, i16 32767, i16 32768"   --->   Operation 5619 'select' 'select_ln392_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5620 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_118 = or i1 %overflow_235, i1 %underflow_118"   --->   Operation 5620 'or' 'or_ln392_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5621 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_356 = select i1 %or_ln392_118, i16 %select_ln392_353, i16 %tp_V_355"   --->   Operation 5621 'select' 'tp_V_356' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5622 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_383 = mul i32 %sext_ln1317_3, i32 %sext_ln198_119"   --->   Operation 5622 'mul' 'r_V_383' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5623 [1/1] (0.00ns)   --->   "%p_Result_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_383, i32 31"   --->   Operation 5623 'bitselect' 'p_Result_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5624 [1/1] (0.00ns)   --->   "%tp_V_357 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_383, i32 10, i32 25"   --->   Operation 5624 'partselect' 'tp_V_357' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5625 [1/1] (0.00ns)   --->   "%p_Result_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_383, i32 25"   --->   Operation 5625 'bitselect' 'p_Result_603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5626 [1/1] (0.00ns)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_383, i32 9"   --->   Operation 5626 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5627 [1/1] (0.00ns)   --->   "%zext_ln423_119 = zext i1 %tmp_950"   --->   Operation 5627 'zext' 'zext_ln423_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5628 [1/1] (0.85ns)   --->   "%tp_V_358 = add i16 %zext_ln423_119, i16 %tp_V_357"   --->   Operation 5628 'add' 'tp_V_358' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5629 [1/1] (0.00ns)   --->   "%p_Result_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_358, i32 15"   --->   Operation 5629 'bitselect' 'p_Result_604' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5630 [1/1] (0.28ns)   --->   "%xor_ln942_238 = xor i1 %p_Result_604, i1 1"   --->   Operation 5630 'xor' 'xor_ln942_238' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5631 [1/1] (0.28ns)   --->   "%carry_239 = and i1 %p_Result_603, i1 %xor_ln942_238"   --->   Operation 5631 'and' 'carry_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5632 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_383, i32 27, i32 31"   --->   Operation 5632 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5633 [1/1] (0.75ns)   --->   "%Range2_all_ones_119 = icmp_eq  i5 %tmp_355, i5 31"   --->   Operation 5633 'icmp' 'Range2_all_ones_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5634 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_383, i32 26, i32 31"   --->   Operation 5634 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5635 [1/1] (0.78ns)   --->   "%Range1_all_ones_237 = icmp_eq  i6 %tmp_356, i6 63"   --->   Operation 5635 'icmp' 'Range1_all_ones_237' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5636 [1/1] (0.78ns)   --->   "%Range1_all_zeros_119 = icmp_eq  i6 %tmp_356, i6 0"   --->   Operation 5636 'icmp' 'Range1_all_zeros_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5637 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%deleted_zeros_119 = select i1 %carry_239, i1 %Range1_all_ones_237, i1 %Range1_all_zeros_119"   --->   Operation 5637 'select' 'deleted_zeros_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_119)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_383, i32 26"   --->   Operation 5638 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5639 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_119)   --->   "%xor_ln936_119 = xor i1 %tmp_952, i1 1"   --->   Operation 5639 'xor' 'xor_ln936_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5640 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_119)   --->   "%and_ln936_119 = and i1 %Range2_all_ones_119, i1 %xor_ln936_119"   --->   Operation 5640 'and' 'and_ln936_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_119)   --->   "%deleted_ones_237 = select i1 %carry_239, i1 %and_ln936_119, i1 %Range1_all_ones_237"   --->   Operation 5641 'select' 'deleted_ones_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_119)   --->   "%and_ln937_119 = and i1 %carry_239, i1 %Range1_all_ones_237"   --->   Operation 5642 'and' 'and_ln937_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%xor_ln941_356 = xor i1 %deleted_zeros_119, i1 1"   --->   Operation 5643 'xor' 'xor_ln941_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5644 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%or_ln941_119 = or i1 %p_Result_604, i1 %xor_ln941_356"   --->   Operation 5644 'or' 'or_ln941_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5645 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%xor_ln941_357 = xor i1 %p_Result_602, i1 1"   --->   Operation 5645 'xor' 'xor_ln941_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5646 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_237 = and i1 %or_ln941_119, i1 %xor_ln941_357"   --->   Operation 5646 'and' 'overflow_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_119)   --->   "%xor_ln942_239 = xor i1 %deleted_ones_237, i1 1"   --->   Operation 5647 'xor' 'xor_ln942_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5648 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_119 = or i1 %xor_ln942_238, i1 %xor_ln942_239"   --->   Operation 5648 'or' 'or_ln942_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_119)   --->   "%xor_ln942_631 = xor i1 %and_ln937_119, i1 %or_ln942_119"   --->   Operation 5649 'xor' 'xor_ln942_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_119)   --->   "%underflow_119 = and i1 %xor_ln942_631, i1 %p_Result_602"   --->   Operation 5650 'and' 'underflow_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5651 [1/1] (0.00ns) (grouped into LUT with out node tp_V_359)   --->   "%select_ln392_356 = select i1 %overflow_237, i16 32767, i16 32768"   --->   Operation 5651 'select' 'select_ln392_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5652 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_119 = or i1 %overflow_237, i1 %underflow_119"   --->   Operation 5652 'or' 'or_ln392_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5653 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_359 = select i1 %or_ln392_119, i16 %select_ln392_356, i16 %tp_V_358"   --->   Operation 5653 'select' 'tp_V_359' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5654 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_384 = mul i32 %sext_ln1317, i32 %sext_ln198_120"   --->   Operation 5654 'mul' 'r_V_384' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5655 [1/1] (0.00ns)   --->   "%p_Result_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_384, i32 31"   --->   Operation 5655 'bitselect' 'p_Result_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5656 [1/1] (0.00ns)   --->   "%tp_V_360 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_384, i32 10, i32 25"   --->   Operation 5656 'partselect' 'tp_V_360' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5657 [1/1] (0.00ns)   --->   "%p_Result_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_384, i32 25"   --->   Operation 5657 'bitselect' 'p_Result_610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5658 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_384, i32 9"   --->   Operation 5658 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5659 [1/1] (0.00ns)   --->   "%zext_ln423_120 = zext i1 %tmp_959"   --->   Operation 5659 'zext' 'zext_ln423_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5660 [1/1] (0.85ns)   --->   "%tp_V_361 = add i16 %zext_ln423_120, i16 %tp_V_360"   --->   Operation 5660 'add' 'tp_V_361' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5661 [1/1] (0.00ns)   --->   "%p_Result_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_361, i32 15"   --->   Operation 5661 'bitselect' 'p_Result_611' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5662 [1/1] (0.28ns)   --->   "%xor_ln942_240 = xor i1 %p_Result_611, i1 1"   --->   Operation 5662 'xor' 'xor_ln942_240' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5663 [1/1] (0.28ns)   --->   "%carry_241 = and i1 %p_Result_610, i1 %xor_ln942_240"   --->   Operation 5663 'and' 'carry_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5664 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_384, i32 27, i32 31"   --->   Operation 5664 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5665 [1/1] (0.75ns)   --->   "%Range2_all_ones_120 = icmp_eq  i5 %tmp_357, i5 31"   --->   Operation 5665 'icmp' 'Range2_all_ones_120' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5666 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_384, i32 26, i32 31"   --->   Operation 5666 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5667 [1/1] (0.78ns)   --->   "%Range1_all_ones_240 = icmp_eq  i6 %tmp_359, i6 63"   --->   Operation 5667 'icmp' 'Range1_all_ones_240' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5668 [1/1] (0.78ns)   --->   "%Range1_all_zeros_120 = icmp_eq  i6 %tmp_359, i6 0"   --->   Operation 5668 'icmp' 'Range1_all_zeros_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%deleted_zeros_120 = select i1 %carry_241, i1 %Range1_all_ones_240, i1 %Range1_all_zeros_120"   --->   Operation 5669 'select' 'deleted_zeros_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_120)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_384, i32 26"   --->   Operation 5670 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_120)   --->   "%xor_ln936_120 = xor i1 %tmp_961, i1 1"   --->   Operation 5671 'xor' 'xor_ln936_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_120)   --->   "%and_ln936_120 = and i1 %Range2_all_ones_120, i1 %xor_ln936_120"   --->   Operation 5672 'and' 'and_ln936_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_120)   --->   "%deleted_ones_240 = select i1 %carry_241, i1 %and_ln936_120, i1 %Range1_all_ones_240"   --->   Operation 5673 'select' 'deleted_ones_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_120)   --->   "%and_ln937_120 = and i1 %carry_241, i1 %Range1_all_ones_240"   --->   Operation 5674 'and' 'and_ln937_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%xor_ln941_360 = xor i1 %deleted_zeros_120, i1 1"   --->   Operation 5675 'xor' 'xor_ln941_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%or_ln941_120 = or i1 %p_Result_611, i1 %xor_ln941_360"   --->   Operation 5676 'or' 'or_ln941_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%xor_ln941_361 = xor i1 %p_Result_609, i1 1"   --->   Operation 5677 'xor' 'xor_ln941_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5678 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_240 = and i1 %or_ln941_120, i1 %xor_ln941_361"   --->   Operation 5678 'and' 'overflow_240' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_120)   --->   "%xor_ln942_241 = xor i1 %deleted_ones_240, i1 1"   --->   Operation 5679 'xor' 'xor_ln942_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5680 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_120 = or i1 %xor_ln942_240, i1 %xor_ln942_241"   --->   Operation 5680 'or' 'or_ln942_120' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_120)   --->   "%xor_ln942_632 = xor i1 %and_ln937_120, i1 %or_ln942_120"   --->   Operation 5681 'xor' 'xor_ln942_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_120)   --->   "%underflow_120 = and i1 %xor_ln942_632, i1 %p_Result_609"   --->   Operation 5682 'and' 'underflow_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node tp_V_362)   --->   "%select_ln392_360 = select i1 %overflow_240, i16 32767, i16 32768"   --->   Operation 5683 'select' 'select_ln392_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5684 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_120 = or i1 %overflow_240, i1 %underflow_120"   --->   Operation 5684 'or' 'or_ln392_120' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5685 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_362 = select i1 %or_ln392_120, i16 %select_ln392_360, i16 %tp_V_361"   --->   Operation 5685 'select' 'tp_V_362' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5686 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_385 = mul i32 %sext_ln1317_1, i32 %sext_ln198_121"   --->   Operation 5686 'mul' 'r_V_385' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5687 [1/1] (0.00ns)   --->   "%p_Result_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_385, i32 31"   --->   Operation 5687 'bitselect' 'p_Result_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5688 [1/1] (0.00ns)   --->   "%tp_V_363 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_385, i32 10, i32 25"   --->   Operation 5688 'partselect' 'tp_V_363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5689 [1/1] (0.00ns)   --->   "%p_Result_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_385, i32 25"   --->   Operation 5689 'bitselect' 'p_Result_613' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5690 [1/1] (0.00ns)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_385, i32 9"   --->   Operation 5690 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5691 [1/1] (0.00ns)   --->   "%zext_ln423_121 = zext i1 %tmp_964"   --->   Operation 5691 'zext' 'zext_ln423_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5692 [1/1] (0.85ns)   --->   "%tp_V_364 = add i16 %zext_ln423_121, i16 %tp_V_363"   --->   Operation 5692 'add' 'tp_V_364' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5693 [1/1] (0.00ns)   --->   "%p_Result_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_364, i32 15"   --->   Operation 5693 'bitselect' 'p_Result_614' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5694 [1/1] (0.28ns)   --->   "%xor_ln942_242 = xor i1 %p_Result_614, i1 1"   --->   Operation 5694 'xor' 'xor_ln942_242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5695 [1/1] (0.28ns)   --->   "%carry_243 = and i1 %p_Result_613, i1 %xor_ln942_242"   --->   Operation 5695 'and' 'carry_243' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5696 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_385, i32 27, i32 31"   --->   Operation 5696 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5697 [1/1] (0.75ns)   --->   "%Range2_all_ones_121 = icmp_eq  i5 %tmp_361, i5 31"   --->   Operation 5697 'icmp' 'Range2_all_ones_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5698 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_385, i32 26, i32 31"   --->   Operation 5698 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5699 [1/1] (0.78ns)   --->   "%Range1_all_ones_241 = icmp_eq  i6 %tmp_362, i6 63"   --->   Operation 5699 'icmp' 'Range1_all_ones_241' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5700 [1/1] (0.78ns)   --->   "%Range1_all_zeros_121 = icmp_eq  i6 %tmp_362, i6 0"   --->   Operation 5700 'icmp' 'Range1_all_zeros_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%deleted_zeros_121 = select i1 %carry_243, i1 %Range1_all_ones_241, i1 %Range1_all_zeros_121"   --->   Operation 5701 'select' 'deleted_zeros_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_121)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_385, i32 26"   --->   Operation 5702 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_121)   --->   "%xor_ln936_121 = xor i1 %tmp_966, i1 1"   --->   Operation 5703 'xor' 'xor_ln936_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_121)   --->   "%and_ln936_121 = and i1 %Range2_all_ones_121, i1 %xor_ln936_121"   --->   Operation 5704 'and' 'and_ln936_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_121)   --->   "%deleted_ones_241 = select i1 %carry_243, i1 %and_ln936_121, i1 %Range1_all_ones_241"   --->   Operation 5705 'select' 'deleted_ones_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_121)   --->   "%and_ln937_121 = and i1 %carry_243, i1 %Range1_all_ones_241"   --->   Operation 5706 'and' 'and_ln937_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%xor_ln941_362 = xor i1 %deleted_zeros_121, i1 1"   --->   Operation 5707 'xor' 'xor_ln941_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%or_ln941_121 = or i1 %p_Result_614, i1 %xor_ln941_362"   --->   Operation 5708 'or' 'or_ln941_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%xor_ln941_363 = xor i1 %p_Result_612, i1 1"   --->   Operation 5709 'xor' 'xor_ln941_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5710 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_241 = and i1 %or_ln941_121, i1 %xor_ln941_363"   --->   Operation 5710 'and' 'overflow_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_121)   --->   "%xor_ln942_243 = xor i1 %deleted_ones_241, i1 1"   --->   Operation 5711 'xor' 'xor_ln942_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5712 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_121 = or i1 %xor_ln942_242, i1 %xor_ln942_243"   --->   Operation 5712 'or' 'or_ln942_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_121)   --->   "%xor_ln942_633 = xor i1 %and_ln937_121, i1 %or_ln942_121"   --->   Operation 5713 'xor' 'xor_ln942_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_121)   --->   "%underflow_121 = and i1 %xor_ln942_633, i1 %p_Result_612"   --->   Operation 5714 'and' 'underflow_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5715 [1/1] (0.00ns) (grouped into LUT with out node tp_V_365)   --->   "%select_ln392_362 = select i1 %overflow_241, i16 32767, i16 32768"   --->   Operation 5715 'select' 'select_ln392_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5716 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_121 = or i1 %overflow_241, i1 %underflow_121"   --->   Operation 5716 'or' 'or_ln392_121' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5717 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_365 = select i1 %or_ln392_121, i16 %select_ln392_362, i16 %tp_V_364"   --->   Operation 5717 'select' 'tp_V_365' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5718 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_386 = mul i32 %sext_ln1317_2, i32 %sext_ln198_122"   --->   Operation 5718 'mul' 'r_V_386' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5719 [1/1] (0.00ns)   --->   "%p_Result_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_386, i32 31"   --->   Operation 5719 'bitselect' 'p_Result_617' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5720 [1/1] (0.00ns)   --->   "%tp_V_366 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_386, i32 10, i32 25"   --->   Operation 5720 'partselect' 'tp_V_366' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5721 [1/1] (0.00ns)   --->   "%p_Result_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_386, i32 25"   --->   Operation 5721 'bitselect' 'p_Result_618' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5722 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_386, i32 9"   --->   Operation 5722 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5723 [1/1] (0.00ns)   --->   "%zext_ln423_122 = zext i1 %tmp_971"   --->   Operation 5723 'zext' 'zext_ln423_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5724 [1/1] (0.85ns)   --->   "%tp_V_367 = add i16 %zext_ln423_122, i16 %tp_V_366"   --->   Operation 5724 'add' 'tp_V_367' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5725 [1/1] (0.00ns)   --->   "%p_Result_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_367, i32 15"   --->   Operation 5725 'bitselect' 'p_Result_619' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5726 [1/1] (0.28ns)   --->   "%xor_ln942_244 = xor i1 %p_Result_619, i1 1"   --->   Operation 5726 'xor' 'xor_ln942_244' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5727 [1/1] (0.28ns)   --->   "%carry_245 = and i1 %p_Result_618, i1 %xor_ln942_244"   --->   Operation 5727 'and' 'carry_245' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5728 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_386, i32 27, i32 31"   --->   Operation 5728 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5729 [1/1] (0.75ns)   --->   "%Range2_all_ones_122 = icmp_eq  i5 %tmp_363, i5 31"   --->   Operation 5729 'icmp' 'Range2_all_ones_122' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5730 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_386, i32 26, i32 31"   --->   Operation 5730 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5731 [1/1] (0.78ns)   --->   "%Range1_all_ones_243 = icmp_eq  i6 %tmp_364, i6 63"   --->   Operation 5731 'icmp' 'Range1_all_ones_243' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5732 [1/1] (0.78ns)   --->   "%Range1_all_zeros_122 = icmp_eq  i6 %tmp_364, i6 0"   --->   Operation 5732 'icmp' 'Range1_all_zeros_122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%deleted_zeros_122 = select i1 %carry_245, i1 %Range1_all_ones_243, i1 %Range1_all_zeros_122"   --->   Operation 5733 'select' 'deleted_zeros_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_122)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_386, i32 26"   --->   Operation 5734 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_122)   --->   "%xor_ln936_122 = xor i1 %tmp_973, i1 1"   --->   Operation 5735 'xor' 'xor_ln936_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_122)   --->   "%and_ln936_122 = and i1 %Range2_all_ones_122, i1 %xor_ln936_122"   --->   Operation 5736 'and' 'and_ln936_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_122)   --->   "%deleted_ones_243 = select i1 %carry_245, i1 %and_ln936_122, i1 %Range1_all_ones_243"   --->   Operation 5737 'select' 'deleted_ones_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_122)   --->   "%and_ln937_122 = and i1 %carry_245, i1 %Range1_all_ones_243"   --->   Operation 5738 'and' 'and_ln937_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%xor_ln941_365 = xor i1 %deleted_zeros_122, i1 1"   --->   Operation 5739 'xor' 'xor_ln941_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%or_ln941_122 = or i1 %p_Result_619, i1 %xor_ln941_365"   --->   Operation 5740 'or' 'or_ln941_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%xor_ln941_366 = xor i1 %p_Result_617, i1 1"   --->   Operation 5741 'xor' 'xor_ln941_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5742 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_243 = and i1 %or_ln941_122, i1 %xor_ln941_366"   --->   Operation 5742 'and' 'overflow_243' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_122)   --->   "%xor_ln942_245 = xor i1 %deleted_ones_243, i1 1"   --->   Operation 5743 'xor' 'xor_ln942_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5744 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_122 = or i1 %xor_ln942_244, i1 %xor_ln942_245"   --->   Operation 5744 'or' 'or_ln942_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_122)   --->   "%xor_ln942_634 = xor i1 %and_ln937_122, i1 %or_ln942_122"   --->   Operation 5745 'xor' 'xor_ln942_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_122)   --->   "%underflow_122 = and i1 %xor_ln942_634, i1 %p_Result_617"   --->   Operation 5746 'and' 'underflow_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node tp_V_368)   --->   "%select_ln392_365 = select i1 %overflow_243, i16 32767, i16 32768"   --->   Operation 5747 'select' 'select_ln392_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5748 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_122 = or i1 %overflow_243, i1 %underflow_122"   --->   Operation 5748 'or' 'or_ln392_122' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5749 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_368 = select i1 %or_ln392_122, i16 %select_ln392_365, i16 %tp_V_367"   --->   Operation 5749 'select' 'tp_V_368' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5750 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_387 = mul i32 %sext_ln1317_3, i32 %sext_ln198_123"   --->   Operation 5750 'mul' 'r_V_387' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5751 [1/1] (0.00ns)   --->   "%p_Result_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_387, i32 31"   --->   Operation 5751 'bitselect' 'p_Result_622' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5752 [1/1] (0.00ns)   --->   "%tp_V_369 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_387, i32 10, i32 25"   --->   Operation 5752 'partselect' 'tp_V_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5753 [1/1] (0.00ns)   --->   "%p_Result_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_387, i32 25"   --->   Operation 5753 'bitselect' 'p_Result_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5754 [1/1] (0.00ns)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_387, i32 9"   --->   Operation 5754 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5755 [1/1] (0.00ns)   --->   "%zext_ln423_123 = zext i1 %tmp_978"   --->   Operation 5755 'zext' 'zext_ln423_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5756 [1/1] (0.85ns)   --->   "%tp_V_370 = add i16 %zext_ln423_123, i16 %tp_V_369"   --->   Operation 5756 'add' 'tp_V_370' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5757 [1/1] (0.00ns)   --->   "%p_Result_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_370, i32 15"   --->   Operation 5757 'bitselect' 'p_Result_624' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5758 [1/1] (0.28ns)   --->   "%xor_ln942_246 = xor i1 %p_Result_624, i1 1"   --->   Operation 5758 'xor' 'xor_ln942_246' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5759 [1/1] (0.28ns)   --->   "%carry_247 = and i1 %p_Result_623, i1 %xor_ln942_246"   --->   Operation 5759 'and' 'carry_247' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5760 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_387, i32 27, i32 31"   --->   Operation 5760 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5761 [1/1] (0.75ns)   --->   "%Range2_all_ones_123 = icmp_eq  i5 %tmp_365, i5 31"   --->   Operation 5761 'icmp' 'Range2_all_ones_123' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5762 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_387, i32 26, i32 31"   --->   Operation 5762 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5763 [1/1] (0.78ns)   --->   "%Range1_all_ones_245 = icmp_eq  i6 %tmp_366, i6 63"   --->   Operation 5763 'icmp' 'Range1_all_ones_245' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5764 [1/1] (0.78ns)   --->   "%Range1_all_zeros_123 = icmp_eq  i6 %tmp_366, i6 0"   --->   Operation 5764 'icmp' 'Range1_all_zeros_123' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%deleted_zeros_123 = select i1 %carry_247, i1 %Range1_all_ones_245, i1 %Range1_all_zeros_123"   --->   Operation 5765 'select' 'deleted_zeros_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5766 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_123)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_387, i32 26"   --->   Operation 5766 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_123)   --->   "%xor_ln936_123 = xor i1 %tmp_980, i1 1"   --->   Operation 5767 'xor' 'xor_ln936_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_123)   --->   "%and_ln936_123 = and i1 %Range2_all_ones_123, i1 %xor_ln936_123"   --->   Operation 5768 'and' 'and_ln936_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_123)   --->   "%deleted_ones_245 = select i1 %carry_247, i1 %and_ln936_123, i1 %Range1_all_ones_245"   --->   Operation 5769 'select' 'deleted_ones_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_123)   --->   "%and_ln937_123 = and i1 %carry_247, i1 %Range1_all_ones_245"   --->   Operation 5770 'and' 'and_ln937_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%xor_ln941_368 = xor i1 %deleted_zeros_123, i1 1"   --->   Operation 5771 'xor' 'xor_ln941_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%or_ln941_123 = or i1 %p_Result_624, i1 %xor_ln941_368"   --->   Operation 5772 'or' 'or_ln941_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%xor_ln941_369 = xor i1 %p_Result_622, i1 1"   --->   Operation 5773 'xor' 'xor_ln941_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5774 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_245 = and i1 %or_ln941_123, i1 %xor_ln941_369"   --->   Operation 5774 'and' 'overflow_245' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_123)   --->   "%xor_ln942_247 = xor i1 %deleted_ones_245, i1 1"   --->   Operation 5775 'xor' 'xor_ln942_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5776 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_123 = or i1 %xor_ln942_246, i1 %xor_ln942_247"   --->   Operation 5776 'or' 'or_ln942_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_123)   --->   "%xor_ln942_635 = xor i1 %and_ln937_123, i1 %or_ln942_123"   --->   Operation 5777 'xor' 'xor_ln942_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_123)   --->   "%underflow_123 = and i1 %xor_ln942_635, i1 %p_Result_622"   --->   Operation 5778 'and' 'underflow_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node tp_V_371)   --->   "%select_ln392_368 = select i1 %overflow_245, i16 32767, i16 32768"   --->   Operation 5779 'select' 'select_ln392_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5780 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_123 = or i1 %overflow_245, i1 %underflow_123"   --->   Operation 5780 'or' 'or_ln392_123' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5781 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_371 = select i1 %or_ln392_123, i16 %select_ln392_368, i16 %tp_V_370"   --->   Operation 5781 'select' 'tp_V_371' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5782 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_388 = mul i32 %sext_ln1317, i32 %sext_ln198_124"   --->   Operation 5782 'mul' 'r_V_388' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5783 [1/1] (0.00ns)   --->   "%p_Result_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_388, i32 31"   --->   Operation 5783 'bitselect' 'p_Result_629' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5784 [1/1] (0.00ns)   --->   "%tp_V_372 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_388, i32 10, i32 25"   --->   Operation 5784 'partselect' 'tp_V_372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5785 [1/1] (0.00ns)   --->   "%p_Result_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_388, i32 25"   --->   Operation 5785 'bitselect' 'p_Result_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5786 [1/1] (0.00ns)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_388, i32 9"   --->   Operation 5786 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5787 [1/1] (0.00ns)   --->   "%zext_ln423_124 = zext i1 %tmp_987"   --->   Operation 5787 'zext' 'zext_ln423_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5788 [1/1] (0.85ns)   --->   "%tp_V_373 = add i16 %zext_ln423_124, i16 %tp_V_372"   --->   Operation 5788 'add' 'tp_V_373' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5789 [1/1] (0.00ns)   --->   "%p_Result_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_373, i32 15"   --->   Operation 5789 'bitselect' 'p_Result_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5790 [1/1] (0.28ns)   --->   "%xor_ln942_248 = xor i1 %p_Result_631, i1 1"   --->   Operation 5790 'xor' 'xor_ln942_248' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5791 [1/1] (0.28ns)   --->   "%carry_249 = and i1 %p_Result_630, i1 %xor_ln942_248"   --->   Operation 5791 'and' 'carry_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5792 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_388, i32 27, i32 31"   --->   Operation 5792 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5793 [1/1] (0.75ns)   --->   "%Range2_all_ones_124 = icmp_eq  i5 %tmp_368, i5 31"   --->   Operation 5793 'icmp' 'Range2_all_ones_124' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5794 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_388, i32 26, i32 31"   --->   Operation 5794 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5795 [1/1] (0.78ns)   --->   "%Range1_all_ones_248 = icmp_eq  i6 %tmp_370, i6 63"   --->   Operation 5795 'icmp' 'Range1_all_ones_248' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5796 [1/1] (0.78ns)   --->   "%Range1_all_zeros_124 = icmp_eq  i6 %tmp_370, i6 0"   --->   Operation 5796 'icmp' 'Range1_all_zeros_124' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%deleted_zeros_124 = select i1 %carry_249, i1 %Range1_all_ones_248, i1 %Range1_all_zeros_124"   --->   Operation 5797 'select' 'deleted_zeros_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_124)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_388, i32 26"   --->   Operation 5798 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_124)   --->   "%xor_ln936_124 = xor i1 %tmp_989, i1 1"   --->   Operation 5799 'xor' 'xor_ln936_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_124)   --->   "%and_ln936_124 = and i1 %Range2_all_ones_124, i1 %xor_ln936_124"   --->   Operation 5800 'and' 'and_ln936_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_124)   --->   "%deleted_ones_248 = select i1 %carry_249, i1 %and_ln936_124, i1 %Range1_all_ones_248"   --->   Operation 5801 'select' 'deleted_ones_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_124)   --->   "%and_ln937_124 = and i1 %carry_249, i1 %Range1_all_ones_248"   --->   Operation 5802 'and' 'and_ln937_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%xor_ln941_372 = xor i1 %deleted_zeros_124, i1 1"   --->   Operation 5803 'xor' 'xor_ln941_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%or_ln941_124 = or i1 %p_Result_631, i1 %xor_ln941_372"   --->   Operation 5804 'or' 'or_ln941_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%xor_ln941_373 = xor i1 %p_Result_629, i1 1"   --->   Operation 5805 'xor' 'xor_ln941_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5806 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_248 = and i1 %or_ln941_124, i1 %xor_ln941_373"   --->   Operation 5806 'and' 'overflow_248' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5807 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_124)   --->   "%xor_ln942_249 = xor i1 %deleted_ones_248, i1 1"   --->   Operation 5807 'xor' 'xor_ln942_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5808 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_124 = or i1 %xor_ln942_248, i1 %xor_ln942_249"   --->   Operation 5808 'or' 'or_ln942_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_124)   --->   "%xor_ln942_636 = xor i1 %and_ln937_124, i1 %or_ln942_124"   --->   Operation 5809 'xor' 'xor_ln942_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_124)   --->   "%underflow_124 = and i1 %xor_ln942_636, i1 %p_Result_629"   --->   Operation 5810 'and' 'underflow_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node tp_V_374)   --->   "%select_ln392_372 = select i1 %overflow_248, i16 32767, i16 32768"   --->   Operation 5811 'select' 'select_ln392_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5812 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_124 = or i1 %overflow_248, i1 %underflow_124"   --->   Operation 5812 'or' 'or_ln392_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5813 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_374 = select i1 %or_ln392_124, i16 %select_ln392_372, i16 %tp_V_373"   --->   Operation 5813 'select' 'tp_V_374' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5814 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_389 = mul i32 %sext_ln1317_1, i32 %sext_ln198_125"   --->   Operation 5814 'mul' 'r_V_389' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5815 [1/1] (0.00ns)   --->   "%p_Result_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_389, i32 31"   --->   Operation 5815 'bitselect' 'p_Result_632' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5816 [1/1] (0.00ns)   --->   "%tp_V_375 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_389, i32 10, i32 25"   --->   Operation 5816 'partselect' 'tp_V_375' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5817 [1/1] (0.00ns)   --->   "%p_Result_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_389, i32 25"   --->   Operation 5817 'bitselect' 'p_Result_633' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5818 [1/1] (0.00ns)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_389, i32 9"   --->   Operation 5818 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5819 [1/1] (0.00ns)   --->   "%zext_ln423_125 = zext i1 %tmp_992"   --->   Operation 5819 'zext' 'zext_ln423_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5820 [1/1] (0.85ns)   --->   "%tp_V_376 = add i16 %zext_ln423_125, i16 %tp_V_375"   --->   Operation 5820 'add' 'tp_V_376' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5821 [1/1] (0.00ns)   --->   "%p_Result_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_376, i32 15"   --->   Operation 5821 'bitselect' 'p_Result_634' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5822 [1/1] (0.28ns)   --->   "%xor_ln942_250 = xor i1 %p_Result_634, i1 1"   --->   Operation 5822 'xor' 'xor_ln942_250' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5823 [1/1] (0.28ns)   --->   "%carry_251 = and i1 %p_Result_633, i1 %xor_ln942_250"   --->   Operation 5823 'and' 'carry_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5824 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_389, i32 27, i32 31"   --->   Operation 5824 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5825 [1/1] (0.75ns)   --->   "%Range2_all_ones_125 = icmp_eq  i5 %tmp_371, i5 31"   --->   Operation 5825 'icmp' 'Range2_all_ones_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5826 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_389, i32 26, i32 31"   --->   Operation 5826 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5827 [1/1] (0.78ns)   --->   "%Range1_all_ones_249 = icmp_eq  i6 %tmp_373, i6 63"   --->   Operation 5827 'icmp' 'Range1_all_ones_249' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5828 [1/1] (0.78ns)   --->   "%Range1_all_zeros_125 = icmp_eq  i6 %tmp_373, i6 0"   --->   Operation 5828 'icmp' 'Range1_all_zeros_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%deleted_zeros_125 = select i1 %carry_251, i1 %Range1_all_ones_249, i1 %Range1_all_zeros_125"   --->   Operation 5829 'select' 'deleted_zeros_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_125)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_389, i32 26"   --->   Operation 5830 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_125)   --->   "%xor_ln936_125 = xor i1 %tmp_994, i1 1"   --->   Operation 5831 'xor' 'xor_ln936_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_125)   --->   "%and_ln936_125 = and i1 %Range2_all_ones_125, i1 %xor_ln936_125"   --->   Operation 5832 'and' 'and_ln936_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_125)   --->   "%deleted_ones_249 = select i1 %carry_251, i1 %and_ln936_125, i1 %Range1_all_ones_249"   --->   Operation 5833 'select' 'deleted_ones_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_125)   --->   "%and_ln937_125 = and i1 %carry_251, i1 %Range1_all_ones_249"   --->   Operation 5834 'and' 'and_ln937_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%xor_ln941_374 = xor i1 %deleted_zeros_125, i1 1"   --->   Operation 5835 'xor' 'xor_ln941_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%or_ln941_125 = or i1 %p_Result_634, i1 %xor_ln941_374"   --->   Operation 5836 'or' 'or_ln941_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%xor_ln941_375 = xor i1 %p_Result_632, i1 1"   --->   Operation 5837 'xor' 'xor_ln941_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5838 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_249 = and i1 %or_ln941_125, i1 %xor_ln941_375"   --->   Operation 5838 'and' 'overflow_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_125)   --->   "%xor_ln942_251 = xor i1 %deleted_ones_249, i1 1"   --->   Operation 5839 'xor' 'xor_ln942_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5840 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_125 = or i1 %xor_ln942_250, i1 %xor_ln942_251"   --->   Operation 5840 'or' 'or_ln942_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5841 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_125)   --->   "%xor_ln942_637 = xor i1 %and_ln937_125, i1 %or_ln942_125"   --->   Operation 5841 'xor' 'xor_ln942_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_125)   --->   "%underflow_125 = and i1 %xor_ln942_637, i1 %p_Result_632"   --->   Operation 5842 'and' 'underflow_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node tp_V_377)   --->   "%select_ln392_374 = select i1 %overflow_249, i16 32767, i16 32768"   --->   Operation 5843 'select' 'select_ln392_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5844 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_125 = or i1 %overflow_249, i1 %underflow_125"   --->   Operation 5844 'or' 'or_ln392_125' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5845 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_377 = select i1 %or_ln392_125, i16 %select_ln392_374, i16 %tp_V_376"   --->   Operation 5845 'select' 'tp_V_377' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5846 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_390 = mul i32 %sext_ln1317_2, i32 %sext_ln198_126"   --->   Operation 5846 'mul' 'r_V_390' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5847 [1/1] (0.00ns)   --->   "%p_Result_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_390, i32 31"   --->   Operation 5847 'bitselect' 'p_Result_637' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5848 [1/1] (0.00ns)   --->   "%tp_V_378 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_390, i32 10, i32 25"   --->   Operation 5848 'partselect' 'tp_V_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5849 [1/1] (0.00ns)   --->   "%p_Result_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_390, i32 25"   --->   Operation 5849 'bitselect' 'p_Result_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5850 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_390, i32 9"   --->   Operation 5850 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5851 [1/1] (0.00ns)   --->   "%zext_ln423_126 = zext i1 %tmp_999"   --->   Operation 5851 'zext' 'zext_ln423_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5852 [1/1] (0.85ns)   --->   "%tp_V_379 = add i16 %zext_ln423_126, i16 %tp_V_378"   --->   Operation 5852 'add' 'tp_V_379' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5853 [1/1] (0.00ns)   --->   "%p_Result_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_379, i32 15"   --->   Operation 5853 'bitselect' 'p_Result_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5854 [1/1] (0.28ns)   --->   "%xor_ln942_252 = xor i1 %p_Result_639, i1 1"   --->   Operation 5854 'xor' 'xor_ln942_252' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5855 [1/1] (0.28ns)   --->   "%carry_253 = and i1 %p_Result_638, i1 %xor_ln942_252"   --->   Operation 5855 'and' 'carry_253' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5856 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_390, i32 27, i32 31"   --->   Operation 5856 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5857 [1/1] (0.75ns)   --->   "%Range2_all_ones_126 = icmp_eq  i5 %tmp_375, i5 31"   --->   Operation 5857 'icmp' 'Range2_all_ones_126' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5858 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_390, i32 26, i32 31"   --->   Operation 5858 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5859 [1/1] (0.78ns)   --->   "%Range1_all_ones_251 = icmp_eq  i6 %tmp_376, i6 63"   --->   Operation 5859 'icmp' 'Range1_all_ones_251' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5860 [1/1] (0.78ns)   --->   "%Range1_all_zeros_126 = icmp_eq  i6 %tmp_376, i6 0"   --->   Operation 5860 'icmp' 'Range1_all_zeros_126' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%deleted_zeros_126 = select i1 %carry_253, i1 %Range1_all_ones_251, i1 %Range1_all_zeros_126"   --->   Operation 5861 'select' 'deleted_zeros_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5862 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_126)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_390, i32 26"   --->   Operation 5862 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5863 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_126)   --->   "%xor_ln936_126 = xor i1 %tmp_1001, i1 1"   --->   Operation 5863 'xor' 'xor_ln936_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_126)   --->   "%and_ln936_126 = and i1 %Range2_all_ones_126, i1 %xor_ln936_126"   --->   Operation 5864 'and' 'and_ln936_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_126)   --->   "%deleted_ones_251 = select i1 %carry_253, i1 %and_ln936_126, i1 %Range1_all_ones_251"   --->   Operation 5865 'select' 'deleted_ones_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_126)   --->   "%and_ln937_126 = and i1 %carry_253, i1 %Range1_all_ones_251"   --->   Operation 5866 'and' 'and_ln937_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%xor_ln941_377 = xor i1 %deleted_zeros_126, i1 1"   --->   Operation 5867 'xor' 'xor_ln941_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%or_ln941_126 = or i1 %p_Result_639, i1 %xor_ln941_377"   --->   Operation 5868 'or' 'or_ln941_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%xor_ln941_378 = xor i1 %p_Result_637, i1 1"   --->   Operation 5869 'xor' 'xor_ln941_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5870 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_251 = and i1 %or_ln941_126, i1 %xor_ln941_378"   --->   Operation 5870 'and' 'overflow_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_126)   --->   "%xor_ln942_253 = xor i1 %deleted_ones_251, i1 1"   --->   Operation 5871 'xor' 'xor_ln942_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5872 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_126 = or i1 %xor_ln942_252, i1 %xor_ln942_253"   --->   Operation 5872 'or' 'or_ln942_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_126)   --->   "%xor_ln942_638 = xor i1 %and_ln937_126, i1 %or_ln942_126"   --->   Operation 5873 'xor' 'xor_ln942_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_126)   --->   "%underflow_126 = and i1 %xor_ln942_638, i1 %p_Result_637"   --->   Operation 5874 'and' 'underflow_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node tp_V_380)   --->   "%select_ln392_377 = select i1 %overflow_251, i16 32767, i16 32768"   --->   Operation 5875 'select' 'select_ln392_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5876 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_126 = or i1 %overflow_251, i1 %underflow_126"   --->   Operation 5876 'or' 'or_ln392_126' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5877 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_380 = select i1 %or_ln392_126, i16 %select_ln392_377, i16 %tp_V_379"   --->   Operation 5877 'select' 'tp_V_380' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5878 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_391 = mul i32 %sext_ln1317_3, i32 %sext_ln198_127"   --->   Operation 5878 'mul' 'r_V_391' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5879 [1/1] (0.00ns)   --->   "%p_Result_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_391, i32 31"   --->   Operation 5879 'bitselect' 'p_Result_642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5880 [1/1] (0.00ns)   --->   "%tp_V_381 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_391, i32 10, i32 25"   --->   Operation 5880 'partselect' 'tp_V_381' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5881 [1/1] (0.00ns)   --->   "%p_Result_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_391, i32 25"   --->   Operation 5881 'bitselect' 'p_Result_643' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5882 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_391, i32 9"   --->   Operation 5882 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5883 [1/1] (0.00ns)   --->   "%zext_ln423_127 = zext i1 %tmp_1006"   --->   Operation 5883 'zext' 'zext_ln423_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5884 [1/1] (0.85ns)   --->   "%tp_V_382 = add i16 %zext_ln423_127, i16 %tp_V_381"   --->   Operation 5884 'add' 'tp_V_382' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5885 [1/1] (0.00ns)   --->   "%p_Result_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_382, i32 15"   --->   Operation 5885 'bitselect' 'p_Result_644' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5886 [1/1] (0.28ns)   --->   "%xor_ln942_254 = xor i1 %p_Result_644, i1 1"   --->   Operation 5886 'xor' 'xor_ln942_254' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5887 [1/1] (0.28ns)   --->   "%carry_255 = and i1 %p_Result_643, i1 %xor_ln942_254"   --->   Operation 5887 'and' 'carry_255' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5888 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_391, i32 27, i32 31"   --->   Operation 5888 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5889 [1/1] (0.75ns)   --->   "%Range2_all_ones_127 = icmp_eq  i5 %tmp_377, i5 31"   --->   Operation 5889 'icmp' 'Range2_all_ones_127' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5890 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_391, i32 26, i32 31"   --->   Operation 5890 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5891 [1/1] (0.78ns)   --->   "%Range1_all_ones_253 = icmp_eq  i6 %tmp_378, i6 63"   --->   Operation 5891 'icmp' 'Range1_all_ones_253' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5892 [1/1] (0.78ns)   --->   "%Range1_all_zeros_127 = icmp_eq  i6 %tmp_378, i6 0"   --->   Operation 5892 'icmp' 'Range1_all_zeros_127' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%deleted_zeros_127 = select i1 %carry_255, i1 %Range1_all_ones_253, i1 %Range1_all_zeros_127"   --->   Operation 5893 'select' 'deleted_zeros_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_127)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_391, i32 26"   --->   Operation 5894 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_127)   --->   "%xor_ln936_127 = xor i1 %tmp_1008, i1 1"   --->   Operation 5895 'xor' 'xor_ln936_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_127)   --->   "%and_ln936_127 = and i1 %Range2_all_ones_127, i1 %xor_ln936_127"   --->   Operation 5896 'and' 'and_ln936_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_127)   --->   "%deleted_ones_253 = select i1 %carry_255, i1 %and_ln936_127, i1 %Range1_all_ones_253"   --->   Operation 5897 'select' 'deleted_ones_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_127)   --->   "%and_ln937_127 = and i1 %carry_255, i1 %Range1_all_ones_253"   --->   Operation 5898 'and' 'and_ln937_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%xor_ln941_380 = xor i1 %deleted_zeros_127, i1 1"   --->   Operation 5899 'xor' 'xor_ln941_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%or_ln941_127 = or i1 %p_Result_644, i1 %xor_ln941_380"   --->   Operation 5900 'or' 'or_ln941_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%xor_ln941_381 = xor i1 %p_Result_642, i1 1"   --->   Operation 5901 'xor' 'xor_ln941_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5902 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_253 = and i1 %or_ln941_127, i1 %xor_ln941_381"   --->   Operation 5902 'and' 'overflow_253' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_127)   --->   "%xor_ln942_255 = xor i1 %deleted_ones_253, i1 1"   --->   Operation 5903 'xor' 'xor_ln942_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5904 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_127 = or i1 %xor_ln942_254, i1 %xor_ln942_255"   --->   Operation 5904 'or' 'or_ln942_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_127)   --->   "%xor_ln942_639 = xor i1 %and_ln937_127, i1 %or_ln942_127"   --->   Operation 5905 'xor' 'xor_ln942_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_127)   --->   "%underflow_127 = and i1 %xor_ln942_639, i1 %p_Result_642"   --->   Operation 5906 'and' 'underflow_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node tp_V_383)   --->   "%select_ln392_380 = select i1 %overflow_253, i16 32767, i16 32768"   --->   Operation 5907 'select' 'select_ln392_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5908 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_127 = or i1 %overflow_253, i1 %underflow_127"   --->   Operation 5908 'or' 'or_ln392_127' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5909 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_383 = select i1 %or_ln392_127, i16 %select_ln392_380, i16 %tp_V_382"   --->   Operation 5909 'select' 'tp_V_383' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5910 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_392 = mul i32 %sext_ln1317_4, i32 %sext_ln198"   --->   Operation 5910 'mul' 'r_V_392' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5911 [1/1] (0.00ns)   --->   "%p_Result_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_392, i32 31"   --->   Operation 5911 'bitselect' 'p_Result_649' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5912 [1/1] (0.00ns)   --->   "%tp_V_384 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_392, i32 10, i32 25"   --->   Operation 5912 'partselect' 'tp_V_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5913 [1/1] (0.00ns)   --->   "%p_Result_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_392, i32 25"   --->   Operation 5913 'bitselect' 'p_Result_650' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5914 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_392, i32 9"   --->   Operation 5914 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5915 [1/1] (0.00ns)   --->   "%zext_ln423_128 = zext i1 %tmp_1015"   --->   Operation 5915 'zext' 'zext_ln423_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5916 [1/1] (0.85ns)   --->   "%tp_V_385 = add i16 %zext_ln423_128, i16 %tp_V_384"   --->   Operation 5916 'add' 'tp_V_385' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5917 [1/1] (0.00ns)   --->   "%p_Result_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_385, i32 15"   --->   Operation 5917 'bitselect' 'p_Result_651' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5918 [1/1] (0.28ns)   --->   "%xor_ln942_256 = xor i1 %p_Result_651, i1 1"   --->   Operation 5918 'xor' 'xor_ln942_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5919 [1/1] (0.28ns)   --->   "%carry_257 = and i1 %p_Result_650, i1 %xor_ln942_256"   --->   Operation 5919 'and' 'carry_257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5920 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_392, i32 27, i32 31"   --->   Operation 5920 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5921 [1/1] (0.75ns)   --->   "%Range2_all_ones_128 = icmp_eq  i5 %tmp_380, i5 31"   --->   Operation 5921 'icmp' 'Range2_all_ones_128' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5922 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_392, i32 26, i32 31"   --->   Operation 5922 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5923 [1/1] (0.78ns)   --->   "%Range1_all_ones_256 = icmp_eq  i6 %tmp_382, i6 63"   --->   Operation 5923 'icmp' 'Range1_all_ones_256' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5924 [1/1] (0.78ns)   --->   "%Range1_all_zeros_128 = icmp_eq  i6 %tmp_382, i6 0"   --->   Operation 5924 'icmp' 'Range1_all_zeros_128' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node overflow_256)   --->   "%deleted_zeros_128 = select i1 %carry_257, i1 %Range1_all_ones_256, i1 %Range1_all_zeros_128"   --->   Operation 5925 'select' 'deleted_zeros_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_128)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_392, i32 26"   --->   Operation 5926 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_128)   --->   "%xor_ln936_128 = xor i1 %tmp_1017, i1 1"   --->   Operation 5927 'xor' 'xor_ln936_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_128)   --->   "%and_ln936_128 = and i1 %Range2_all_ones_128, i1 %xor_ln936_128"   --->   Operation 5928 'and' 'and_ln936_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_128)   --->   "%deleted_ones_256 = select i1 %carry_257, i1 %and_ln936_128, i1 %Range1_all_ones_256"   --->   Operation 5929 'select' 'deleted_ones_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_128)   --->   "%and_ln937_128 = and i1 %carry_257, i1 %Range1_all_ones_256"   --->   Operation 5930 'and' 'and_ln937_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node overflow_256)   --->   "%xor_ln941_384 = xor i1 %deleted_zeros_128, i1 1"   --->   Operation 5931 'xor' 'xor_ln941_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node overflow_256)   --->   "%or_ln941_128 = or i1 %p_Result_651, i1 %xor_ln941_384"   --->   Operation 5932 'or' 'or_ln941_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node overflow_256)   --->   "%xor_ln941_385 = xor i1 %p_Result_649, i1 1"   --->   Operation 5933 'xor' 'xor_ln941_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5934 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_256 = and i1 %or_ln941_128, i1 %xor_ln941_385"   --->   Operation 5934 'and' 'overflow_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_128)   --->   "%xor_ln942_257 = xor i1 %deleted_ones_256, i1 1"   --->   Operation 5935 'xor' 'xor_ln942_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5936 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_128 = or i1 %xor_ln942_256, i1 %xor_ln942_257"   --->   Operation 5936 'or' 'or_ln942_128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_128)   --->   "%xor_ln942_640 = xor i1 %and_ln937_128, i1 %or_ln942_128"   --->   Operation 5937 'xor' 'xor_ln942_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5938 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_128)   --->   "%underflow_128 = and i1 %xor_ln942_640, i1 %p_Result_649"   --->   Operation 5938 'and' 'underflow_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node tp_V_386)   --->   "%select_ln392_384 = select i1 %overflow_256, i16 32767, i16 32768"   --->   Operation 5939 'select' 'select_ln392_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5940 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_128 = or i1 %overflow_256, i1 %underflow_128"   --->   Operation 5940 'or' 'or_ln392_128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5941 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_386 = select i1 %or_ln392_128, i16 %select_ln392_384, i16 %tp_V_385"   --->   Operation 5941 'select' 'tp_V_386' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5942 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_393 = mul i32 %sext_ln1317_5, i32 %sext_ln198_1"   --->   Operation 5942 'mul' 'r_V_393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5943 [1/1] (0.00ns)   --->   "%p_Result_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_393, i32 31"   --->   Operation 5943 'bitselect' 'p_Result_652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5944 [1/1] (0.00ns)   --->   "%tp_V_387 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_393, i32 10, i32 25"   --->   Operation 5944 'partselect' 'tp_V_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5945 [1/1] (0.00ns)   --->   "%p_Result_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_393, i32 25"   --->   Operation 5945 'bitselect' 'p_Result_653' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5946 [1/1] (0.00ns)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_393, i32 9"   --->   Operation 5946 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5947 [1/1] (0.00ns)   --->   "%zext_ln423_129 = zext i1 %tmp_1020"   --->   Operation 5947 'zext' 'zext_ln423_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5948 [1/1] (0.85ns)   --->   "%tp_V_388 = add i16 %zext_ln423_129, i16 %tp_V_387"   --->   Operation 5948 'add' 'tp_V_388' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5949 [1/1] (0.00ns)   --->   "%p_Result_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_388, i32 15"   --->   Operation 5949 'bitselect' 'p_Result_654' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5950 [1/1] (0.28ns)   --->   "%xor_ln942_258 = xor i1 %p_Result_654, i1 1"   --->   Operation 5950 'xor' 'xor_ln942_258' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5951 [1/1] (0.28ns)   --->   "%carry_259 = and i1 %p_Result_653, i1 %xor_ln942_258"   --->   Operation 5951 'and' 'carry_259' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5952 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_393, i32 27, i32 31"   --->   Operation 5952 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5953 [1/1] (0.75ns)   --->   "%Range2_all_ones_129 = icmp_eq  i5 %tmp_383, i5 31"   --->   Operation 5953 'icmp' 'Range2_all_ones_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5954 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_393, i32 26, i32 31"   --->   Operation 5954 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5955 [1/1] (0.78ns)   --->   "%Range1_all_ones_257 = icmp_eq  i6 %tmp_384, i6 63"   --->   Operation 5955 'icmp' 'Range1_all_ones_257' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5956 [1/1] (0.78ns)   --->   "%Range1_all_zeros_129 = icmp_eq  i6 %tmp_384, i6 0"   --->   Operation 5956 'icmp' 'Range1_all_zeros_129' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node overflow_257)   --->   "%deleted_zeros_129 = select i1 %carry_259, i1 %Range1_all_ones_257, i1 %Range1_all_zeros_129"   --->   Operation 5957 'select' 'deleted_zeros_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_129)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_393, i32 26"   --->   Operation 5958 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_129)   --->   "%xor_ln936_129 = xor i1 %tmp_1022, i1 1"   --->   Operation 5959 'xor' 'xor_ln936_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_129)   --->   "%and_ln936_129 = and i1 %Range2_all_ones_129, i1 %xor_ln936_129"   --->   Operation 5960 'and' 'and_ln936_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_129)   --->   "%deleted_ones_257 = select i1 %carry_259, i1 %and_ln936_129, i1 %Range1_all_ones_257"   --->   Operation 5961 'select' 'deleted_ones_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_129)   --->   "%and_ln937_129 = and i1 %carry_259, i1 %Range1_all_ones_257"   --->   Operation 5962 'and' 'and_ln937_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node overflow_257)   --->   "%xor_ln941_386 = xor i1 %deleted_zeros_129, i1 1"   --->   Operation 5963 'xor' 'xor_ln941_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node overflow_257)   --->   "%or_ln941_129 = or i1 %p_Result_654, i1 %xor_ln941_386"   --->   Operation 5964 'or' 'or_ln941_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node overflow_257)   --->   "%xor_ln941_387 = xor i1 %p_Result_652, i1 1"   --->   Operation 5965 'xor' 'xor_ln941_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5966 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_257 = and i1 %or_ln941_129, i1 %xor_ln941_387"   --->   Operation 5966 'and' 'overflow_257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_129)   --->   "%xor_ln942_259 = xor i1 %deleted_ones_257, i1 1"   --->   Operation 5967 'xor' 'xor_ln942_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5968 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_129 = or i1 %xor_ln942_258, i1 %xor_ln942_259"   --->   Operation 5968 'or' 'or_ln942_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_129)   --->   "%xor_ln942_641 = xor i1 %and_ln937_129, i1 %or_ln942_129"   --->   Operation 5969 'xor' 'xor_ln942_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_129)   --->   "%underflow_129 = and i1 %xor_ln942_641, i1 %p_Result_652"   --->   Operation 5970 'and' 'underflow_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5971 [1/1] (0.00ns) (grouped into LUT with out node tp_V_389)   --->   "%select_ln392_386 = select i1 %overflow_257, i16 32767, i16 32768"   --->   Operation 5971 'select' 'select_ln392_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5972 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_129 = or i1 %overflow_257, i1 %underflow_129"   --->   Operation 5972 'or' 'or_ln392_129' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5973 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_389 = select i1 %or_ln392_129, i16 %select_ln392_386, i16 %tp_V_388"   --->   Operation 5973 'select' 'tp_V_389' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5974 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_394 = mul i32 %sext_ln1317_6, i32 %sext_ln198_2"   --->   Operation 5974 'mul' 'r_V_394' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5975 [1/1] (0.00ns)   --->   "%p_Result_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_394, i32 31"   --->   Operation 5975 'bitselect' 'p_Result_657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5976 [1/1] (0.00ns)   --->   "%tp_V_390 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_394, i32 10, i32 25"   --->   Operation 5976 'partselect' 'tp_V_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5977 [1/1] (0.00ns)   --->   "%p_Result_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_394, i32 25"   --->   Operation 5977 'bitselect' 'p_Result_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5978 [1/1] (0.00ns)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_394, i32 9"   --->   Operation 5978 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5979 [1/1] (0.00ns)   --->   "%zext_ln423_130 = zext i1 %tmp_1027"   --->   Operation 5979 'zext' 'zext_ln423_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5980 [1/1] (0.85ns)   --->   "%tp_V_391 = add i16 %zext_ln423_130, i16 %tp_V_390"   --->   Operation 5980 'add' 'tp_V_391' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5981 [1/1] (0.00ns)   --->   "%p_Result_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_391, i32 15"   --->   Operation 5981 'bitselect' 'p_Result_659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5982 [1/1] (0.28ns)   --->   "%xor_ln942_260 = xor i1 %p_Result_659, i1 1"   --->   Operation 5982 'xor' 'xor_ln942_260' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5983 [1/1] (0.28ns)   --->   "%carry_261 = and i1 %p_Result_658, i1 %xor_ln942_260"   --->   Operation 5983 'and' 'carry_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5984 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_394, i32 27, i32 31"   --->   Operation 5984 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5985 [1/1] (0.75ns)   --->   "%Range2_all_ones_130 = icmp_eq  i5 %tmp_385, i5 31"   --->   Operation 5985 'icmp' 'Range2_all_ones_130' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5986 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_394, i32 26, i32 31"   --->   Operation 5986 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5987 [1/1] (0.78ns)   --->   "%Range1_all_ones_259 = icmp_eq  i6 %tmp_387, i6 63"   --->   Operation 5987 'icmp' 'Range1_all_ones_259' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5988 [1/1] (0.78ns)   --->   "%Range1_all_zeros_130 = icmp_eq  i6 %tmp_387, i6 0"   --->   Operation 5988 'icmp' 'Range1_all_zeros_130' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5989 [1/1] (0.00ns) (grouped into LUT with out node overflow_259)   --->   "%deleted_zeros_130 = select i1 %carry_261, i1 %Range1_all_ones_259, i1 %Range1_all_zeros_130"   --->   Operation 5989 'select' 'deleted_zeros_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_130)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_394, i32 26"   --->   Operation 5990 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_130)   --->   "%xor_ln936_130 = xor i1 %tmp_1029, i1 1"   --->   Operation 5991 'xor' 'xor_ln936_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_130)   --->   "%and_ln936_130 = and i1 %Range2_all_ones_130, i1 %xor_ln936_130"   --->   Operation 5992 'and' 'and_ln936_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_130)   --->   "%deleted_ones_259 = select i1 %carry_261, i1 %and_ln936_130, i1 %Range1_all_ones_259"   --->   Operation 5993 'select' 'deleted_ones_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_130)   --->   "%and_ln937_130 = and i1 %carry_261, i1 %Range1_all_ones_259"   --->   Operation 5994 'and' 'and_ln937_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5995 [1/1] (0.00ns) (grouped into LUT with out node overflow_259)   --->   "%xor_ln941_389 = xor i1 %deleted_zeros_130, i1 1"   --->   Operation 5995 'xor' 'xor_ln941_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5996 [1/1] (0.00ns) (grouped into LUT with out node overflow_259)   --->   "%or_ln941_130 = or i1 %p_Result_659, i1 %xor_ln941_389"   --->   Operation 5996 'or' 'or_ln941_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node overflow_259)   --->   "%xor_ln941_390 = xor i1 %p_Result_657, i1 1"   --->   Operation 5997 'xor' 'xor_ln941_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5998 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_259 = and i1 %or_ln941_130, i1 %xor_ln941_390"   --->   Operation 5998 'and' 'overflow_259' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_130)   --->   "%xor_ln942_261 = xor i1 %deleted_ones_259, i1 1"   --->   Operation 5999 'xor' 'xor_ln942_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6000 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_130 = or i1 %xor_ln942_260, i1 %xor_ln942_261"   --->   Operation 6000 'or' 'or_ln942_130' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_130)   --->   "%xor_ln942_642 = xor i1 %and_ln937_130, i1 %or_ln942_130"   --->   Operation 6001 'xor' 'xor_ln942_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_130)   --->   "%underflow_130 = and i1 %xor_ln942_642, i1 %p_Result_657"   --->   Operation 6002 'and' 'underflow_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6003 [1/1] (0.00ns) (grouped into LUT with out node tp_V_392)   --->   "%select_ln392_389 = select i1 %overflow_259, i16 32767, i16 32768"   --->   Operation 6003 'select' 'select_ln392_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6004 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_130 = or i1 %overflow_259, i1 %underflow_130"   --->   Operation 6004 'or' 'or_ln392_130' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6005 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_392 = select i1 %or_ln392_130, i16 %select_ln392_389, i16 %tp_V_391"   --->   Operation 6005 'select' 'tp_V_392' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6006 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_395 = mul i32 %sext_ln1317_7, i32 %sext_ln198_3"   --->   Operation 6006 'mul' 'r_V_395' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6007 [1/1] (0.00ns)   --->   "%p_Result_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_395, i32 31"   --->   Operation 6007 'bitselect' 'p_Result_662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6008 [1/1] (0.00ns)   --->   "%tp_V_393 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_395, i32 10, i32 25"   --->   Operation 6008 'partselect' 'tp_V_393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6009 [1/1] (0.00ns)   --->   "%p_Result_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_395, i32 25"   --->   Operation 6009 'bitselect' 'p_Result_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6010 [1/1] (0.00ns)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_395, i32 9"   --->   Operation 6010 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6011 [1/1] (0.00ns)   --->   "%zext_ln423_131 = zext i1 %tmp_1034"   --->   Operation 6011 'zext' 'zext_ln423_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6012 [1/1] (0.85ns)   --->   "%tp_V_394 = add i16 %zext_ln423_131, i16 %tp_V_393"   --->   Operation 6012 'add' 'tp_V_394' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6013 [1/1] (0.00ns)   --->   "%p_Result_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_394, i32 15"   --->   Operation 6013 'bitselect' 'p_Result_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6014 [1/1] (0.28ns)   --->   "%xor_ln942_262 = xor i1 %p_Result_664, i1 1"   --->   Operation 6014 'xor' 'xor_ln942_262' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6015 [1/1] (0.28ns)   --->   "%carry_263 = and i1 %p_Result_663, i1 %xor_ln942_262"   --->   Operation 6015 'and' 'carry_263' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6016 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_395, i32 27, i32 31"   --->   Operation 6016 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6017 [1/1] (0.75ns)   --->   "%Range2_all_ones_131 = icmp_eq  i5 %tmp_389, i5 31"   --->   Operation 6017 'icmp' 'Range2_all_ones_131' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6018 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_395, i32 26, i32 31"   --->   Operation 6018 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6019 [1/1] (0.78ns)   --->   "%Range1_all_ones_261 = icmp_eq  i6 %tmp_391, i6 63"   --->   Operation 6019 'icmp' 'Range1_all_ones_261' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6020 [1/1] (0.78ns)   --->   "%Range1_all_zeros_131 = icmp_eq  i6 %tmp_391, i6 0"   --->   Operation 6020 'icmp' 'Range1_all_zeros_131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node overflow_261)   --->   "%deleted_zeros_131 = select i1 %carry_263, i1 %Range1_all_ones_261, i1 %Range1_all_zeros_131"   --->   Operation 6021 'select' 'deleted_zeros_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_131)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_395, i32 26"   --->   Operation 6022 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_131)   --->   "%xor_ln936_131 = xor i1 %tmp_1036, i1 1"   --->   Operation 6023 'xor' 'xor_ln936_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6024 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_131)   --->   "%and_ln936_131 = and i1 %Range2_all_ones_131, i1 %xor_ln936_131"   --->   Operation 6024 'and' 'and_ln936_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6025 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_131)   --->   "%deleted_ones_261 = select i1 %carry_263, i1 %and_ln936_131, i1 %Range1_all_ones_261"   --->   Operation 6025 'select' 'deleted_ones_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_131)   --->   "%and_ln937_131 = and i1 %carry_263, i1 %Range1_all_ones_261"   --->   Operation 6026 'and' 'and_ln937_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6027 [1/1] (0.00ns) (grouped into LUT with out node overflow_261)   --->   "%xor_ln941_392 = xor i1 %deleted_zeros_131, i1 1"   --->   Operation 6027 'xor' 'xor_ln941_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node overflow_261)   --->   "%or_ln941_131 = or i1 %p_Result_664, i1 %xor_ln941_392"   --->   Operation 6028 'or' 'or_ln941_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node overflow_261)   --->   "%xor_ln941_393 = xor i1 %p_Result_662, i1 1"   --->   Operation 6029 'xor' 'xor_ln941_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6030 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_261 = and i1 %or_ln941_131, i1 %xor_ln941_393"   --->   Operation 6030 'and' 'overflow_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_131)   --->   "%xor_ln942_263 = xor i1 %deleted_ones_261, i1 1"   --->   Operation 6031 'xor' 'xor_ln942_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6032 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_131 = or i1 %xor_ln942_262, i1 %xor_ln942_263"   --->   Operation 6032 'or' 'or_ln942_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_131)   --->   "%xor_ln942_643 = xor i1 %and_ln937_131, i1 %or_ln942_131"   --->   Operation 6033 'xor' 'xor_ln942_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6034 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_131)   --->   "%underflow_131 = and i1 %xor_ln942_643, i1 %p_Result_662"   --->   Operation 6034 'and' 'underflow_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6035 [1/1] (0.00ns) (grouped into LUT with out node tp_V_395)   --->   "%select_ln392_392 = select i1 %overflow_261, i16 32767, i16 32768"   --->   Operation 6035 'select' 'select_ln392_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6036 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_131 = or i1 %overflow_261, i1 %underflow_131"   --->   Operation 6036 'or' 'or_ln392_131' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6037 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_395 = select i1 %or_ln392_131, i16 %select_ln392_392, i16 %tp_V_394"   --->   Operation 6037 'select' 'tp_V_395' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6038 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_396 = mul i32 %sext_ln1317_4, i32 %sext_ln198_4"   --->   Operation 6038 'mul' 'r_V_396' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6039 [1/1] (0.00ns)   --->   "%p_Result_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_396, i32 31"   --->   Operation 6039 'bitselect' 'p_Result_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6040 [1/1] (0.00ns)   --->   "%tp_V_396 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_396, i32 10, i32 25"   --->   Operation 6040 'partselect' 'tp_V_396' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6041 [1/1] (0.00ns)   --->   "%p_Result_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_396, i32 25"   --->   Operation 6041 'bitselect' 'p_Result_670' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6042 [1/1] (0.00ns)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_396, i32 9"   --->   Operation 6042 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6043 [1/1] (0.00ns)   --->   "%zext_ln423_132 = zext i1 %tmp_1043"   --->   Operation 6043 'zext' 'zext_ln423_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6044 [1/1] (0.85ns)   --->   "%tp_V_397 = add i16 %zext_ln423_132, i16 %tp_V_396"   --->   Operation 6044 'add' 'tp_V_397' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6045 [1/1] (0.00ns)   --->   "%p_Result_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_397, i32 15"   --->   Operation 6045 'bitselect' 'p_Result_671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6046 [1/1] (0.28ns)   --->   "%xor_ln942_264 = xor i1 %p_Result_671, i1 1"   --->   Operation 6046 'xor' 'xor_ln942_264' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6047 [1/1] (0.28ns)   --->   "%carry_265 = and i1 %p_Result_670, i1 %xor_ln942_264"   --->   Operation 6047 'and' 'carry_265' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6048 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_396, i32 27, i32 31"   --->   Operation 6048 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6049 [1/1] (0.75ns)   --->   "%Range2_all_ones_132 = icmp_eq  i5 %tmp_392, i5 31"   --->   Operation 6049 'icmp' 'Range2_all_ones_132' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6050 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_396, i32 26, i32 31"   --->   Operation 6050 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6051 [1/1] (0.78ns)   --->   "%Range1_all_ones_264 = icmp_eq  i6 %tmp_393, i6 63"   --->   Operation 6051 'icmp' 'Range1_all_ones_264' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6052 [1/1] (0.78ns)   --->   "%Range1_all_zeros_132 = icmp_eq  i6 %tmp_393, i6 0"   --->   Operation 6052 'icmp' 'Range1_all_zeros_132' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node overflow_264)   --->   "%deleted_zeros_132 = select i1 %carry_265, i1 %Range1_all_ones_264, i1 %Range1_all_zeros_132"   --->   Operation 6053 'select' 'deleted_zeros_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_132)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_396, i32 26"   --->   Operation 6054 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_132)   --->   "%xor_ln936_132 = xor i1 %tmp_1045, i1 1"   --->   Operation 6055 'xor' 'xor_ln936_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6056 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_132)   --->   "%and_ln936_132 = and i1 %Range2_all_ones_132, i1 %xor_ln936_132"   --->   Operation 6056 'and' 'and_ln936_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_132)   --->   "%deleted_ones_264 = select i1 %carry_265, i1 %and_ln936_132, i1 %Range1_all_ones_264"   --->   Operation 6057 'select' 'deleted_ones_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_132)   --->   "%and_ln937_132 = and i1 %carry_265, i1 %Range1_all_ones_264"   --->   Operation 6058 'and' 'and_ln937_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node overflow_264)   --->   "%xor_ln941_396 = xor i1 %deleted_zeros_132, i1 1"   --->   Operation 6059 'xor' 'xor_ln941_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node overflow_264)   --->   "%or_ln941_132 = or i1 %p_Result_671, i1 %xor_ln941_396"   --->   Operation 6060 'or' 'or_ln941_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node overflow_264)   --->   "%xor_ln941_397 = xor i1 %p_Result_669, i1 1"   --->   Operation 6061 'xor' 'xor_ln941_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6062 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_264 = and i1 %or_ln941_132, i1 %xor_ln941_397"   --->   Operation 6062 'and' 'overflow_264' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6063 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_132)   --->   "%xor_ln942_265 = xor i1 %deleted_ones_264, i1 1"   --->   Operation 6063 'xor' 'xor_ln942_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6064 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_132 = or i1 %xor_ln942_264, i1 %xor_ln942_265"   --->   Operation 6064 'or' 'or_ln942_132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_132)   --->   "%xor_ln942_644 = xor i1 %and_ln937_132, i1 %or_ln942_132"   --->   Operation 6065 'xor' 'xor_ln942_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6066 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_132)   --->   "%underflow_132 = and i1 %xor_ln942_644, i1 %p_Result_669"   --->   Operation 6066 'and' 'underflow_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6067 [1/1] (0.00ns) (grouped into LUT with out node tp_V_398)   --->   "%select_ln392_396 = select i1 %overflow_264, i16 32767, i16 32768"   --->   Operation 6067 'select' 'select_ln392_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6068 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_132 = or i1 %overflow_264, i1 %underflow_132"   --->   Operation 6068 'or' 'or_ln392_132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6069 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_398 = select i1 %or_ln392_132, i16 %select_ln392_396, i16 %tp_V_397"   --->   Operation 6069 'select' 'tp_V_398' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6070 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_397 = mul i32 %sext_ln1317_5, i32 %sext_ln198_5"   --->   Operation 6070 'mul' 'r_V_397' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6071 [1/1] (0.00ns)   --->   "%p_Result_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_397, i32 31"   --->   Operation 6071 'bitselect' 'p_Result_672' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6072 [1/1] (0.00ns)   --->   "%tp_V_399 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_397, i32 10, i32 25"   --->   Operation 6072 'partselect' 'tp_V_399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6073 [1/1] (0.00ns)   --->   "%p_Result_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_397, i32 25"   --->   Operation 6073 'bitselect' 'p_Result_673' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6074 [1/1] (0.00ns)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_397, i32 9"   --->   Operation 6074 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6075 [1/1] (0.00ns)   --->   "%zext_ln423_133 = zext i1 %tmp_1048"   --->   Operation 6075 'zext' 'zext_ln423_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6076 [1/1] (0.85ns)   --->   "%tp_V_400 = add i16 %zext_ln423_133, i16 %tp_V_399"   --->   Operation 6076 'add' 'tp_V_400' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6077 [1/1] (0.00ns)   --->   "%p_Result_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_400, i32 15"   --->   Operation 6077 'bitselect' 'p_Result_674' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6078 [1/1] (0.28ns)   --->   "%xor_ln942_266 = xor i1 %p_Result_674, i1 1"   --->   Operation 6078 'xor' 'xor_ln942_266' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6079 [1/1] (0.28ns)   --->   "%carry_267 = and i1 %p_Result_673, i1 %xor_ln942_266"   --->   Operation 6079 'and' 'carry_267' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6080 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_397, i32 27, i32 31"   --->   Operation 6080 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6081 [1/1] (0.75ns)   --->   "%Range2_all_ones_133 = icmp_eq  i5 %tmp_394, i5 31"   --->   Operation 6081 'icmp' 'Range2_all_ones_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6082 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_397, i32 26, i32 31"   --->   Operation 6082 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6083 [1/1] (0.78ns)   --->   "%Range1_all_ones_265 = icmp_eq  i6 %tmp_395, i6 63"   --->   Operation 6083 'icmp' 'Range1_all_ones_265' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6084 [1/1] (0.78ns)   --->   "%Range1_all_zeros_133 = icmp_eq  i6 %tmp_395, i6 0"   --->   Operation 6084 'icmp' 'Range1_all_zeros_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6085 [1/1] (0.00ns) (grouped into LUT with out node overflow_265)   --->   "%deleted_zeros_133 = select i1 %carry_267, i1 %Range1_all_ones_265, i1 %Range1_all_zeros_133"   --->   Operation 6085 'select' 'deleted_zeros_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_133)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_397, i32 26"   --->   Operation 6086 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_133)   --->   "%xor_ln936_133 = xor i1 %tmp_1050, i1 1"   --->   Operation 6087 'xor' 'xor_ln936_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_133)   --->   "%and_ln936_133 = and i1 %Range2_all_ones_133, i1 %xor_ln936_133"   --->   Operation 6088 'and' 'and_ln936_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_133)   --->   "%deleted_ones_265 = select i1 %carry_267, i1 %and_ln936_133, i1 %Range1_all_ones_265"   --->   Operation 6089 'select' 'deleted_ones_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_133)   --->   "%and_ln937_133 = and i1 %carry_267, i1 %Range1_all_ones_265"   --->   Operation 6090 'and' 'and_ln937_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6091 [1/1] (0.00ns) (grouped into LUT with out node overflow_265)   --->   "%xor_ln941_398 = xor i1 %deleted_zeros_133, i1 1"   --->   Operation 6091 'xor' 'xor_ln941_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node overflow_265)   --->   "%or_ln941_133 = or i1 %p_Result_674, i1 %xor_ln941_398"   --->   Operation 6092 'or' 'or_ln941_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6093 [1/1] (0.00ns) (grouped into LUT with out node overflow_265)   --->   "%xor_ln941_399 = xor i1 %p_Result_672, i1 1"   --->   Operation 6093 'xor' 'xor_ln941_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6094 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_265 = and i1 %or_ln941_133, i1 %xor_ln941_399"   --->   Operation 6094 'and' 'overflow_265' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_133)   --->   "%xor_ln942_267 = xor i1 %deleted_ones_265, i1 1"   --->   Operation 6095 'xor' 'xor_ln942_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6096 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_133 = or i1 %xor_ln942_266, i1 %xor_ln942_267"   --->   Operation 6096 'or' 'or_ln942_133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_133)   --->   "%xor_ln942_645 = xor i1 %and_ln937_133, i1 %or_ln942_133"   --->   Operation 6097 'xor' 'xor_ln942_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_133)   --->   "%underflow_133 = and i1 %xor_ln942_645, i1 %p_Result_672"   --->   Operation 6098 'and' 'underflow_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node tp_V_401)   --->   "%select_ln392_398 = select i1 %overflow_265, i16 32767, i16 32768"   --->   Operation 6099 'select' 'select_ln392_398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6100 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_133 = or i1 %overflow_265, i1 %underflow_133"   --->   Operation 6100 'or' 'or_ln392_133' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6101 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_401 = select i1 %or_ln392_133, i16 %select_ln392_398, i16 %tp_V_400"   --->   Operation 6101 'select' 'tp_V_401' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6102 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_398 = mul i32 %sext_ln1317_6, i32 %sext_ln198_6"   --->   Operation 6102 'mul' 'r_V_398' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6103 [1/1] (0.00ns)   --->   "%p_Result_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_398, i32 31"   --->   Operation 6103 'bitselect' 'p_Result_677' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6104 [1/1] (0.00ns)   --->   "%tp_V_402 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_398, i32 10, i32 25"   --->   Operation 6104 'partselect' 'tp_V_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6105 [1/1] (0.00ns)   --->   "%p_Result_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_398, i32 25"   --->   Operation 6105 'bitselect' 'p_Result_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6106 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_398, i32 9"   --->   Operation 6106 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6107 [1/1] (0.00ns)   --->   "%zext_ln423_134 = zext i1 %tmp_1055"   --->   Operation 6107 'zext' 'zext_ln423_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6108 [1/1] (0.85ns)   --->   "%tp_V_403 = add i16 %zext_ln423_134, i16 %tp_V_402"   --->   Operation 6108 'add' 'tp_V_403' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6109 [1/1] (0.00ns)   --->   "%p_Result_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_403, i32 15"   --->   Operation 6109 'bitselect' 'p_Result_679' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6110 [1/1] (0.28ns)   --->   "%xor_ln942_268 = xor i1 %p_Result_679, i1 1"   --->   Operation 6110 'xor' 'xor_ln942_268' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6111 [1/1] (0.28ns)   --->   "%carry_269 = and i1 %p_Result_678, i1 %xor_ln942_268"   --->   Operation 6111 'and' 'carry_269' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6112 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_398, i32 27, i32 31"   --->   Operation 6112 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6113 [1/1] (0.75ns)   --->   "%Range2_all_ones_134 = icmp_eq  i5 %tmp_397, i5 31"   --->   Operation 6113 'icmp' 'Range2_all_ones_134' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6114 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_398, i32 26, i32 31"   --->   Operation 6114 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6115 [1/1] (0.78ns)   --->   "%Range1_all_ones_267 = icmp_eq  i6 %tmp_400, i6 63"   --->   Operation 6115 'icmp' 'Range1_all_ones_267' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6116 [1/1] (0.78ns)   --->   "%Range1_all_zeros_134 = icmp_eq  i6 %tmp_400, i6 0"   --->   Operation 6116 'icmp' 'Range1_all_zeros_134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node overflow_267)   --->   "%deleted_zeros_134 = select i1 %carry_269, i1 %Range1_all_ones_267, i1 %Range1_all_zeros_134"   --->   Operation 6117 'select' 'deleted_zeros_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_134)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_398, i32 26"   --->   Operation 6118 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_134)   --->   "%xor_ln936_134 = xor i1 %tmp_1057, i1 1"   --->   Operation 6119 'xor' 'xor_ln936_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_134)   --->   "%and_ln936_134 = and i1 %Range2_all_ones_134, i1 %xor_ln936_134"   --->   Operation 6120 'and' 'and_ln936_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6121 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_134)   --->   "%deleted_ones_267 = select i1 %carry_269, i1 %and_ln936_134, i1 %Range1_all_ones_267"   --->   Operation 6121 'select' 'deleted_ones_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_134)   --->   "%and_ln937_134 = and i1 %carry_269, i1 %Range1_all_ones_267"   --->   Operation 6122 'and' 'and_ln937_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node overflow_267)   --->   "%xor_ln941_401 = xor i1 %deleted_zeros_134, i1 1"   --->   Operation 6123 'xor' 'xor_ln941_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6124 [1/1] (0.00ns) (grouped into LUT with out node overflow_267)   --->   "%or_ln941_134 = or i1 %p_Result_679, i1 %xor_ln941_401"   --->   Operation 6124 'or' 'or_ln941_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6125 [1/1] (0.00ns) (grouped into LUT with out node overflow_267)   --->   "%xor_ln941_402 = xor i1 %p_Result_677, i1 1"   --->   Operation 6125 'xor' 'xor_ln941_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6126 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_267 = and i1 %or_ln941_134, i1 %xor_ln941_402"   --->   Operation 6126 'and' 'overflow_267' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6127 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_134)   --->   "%xor_ln942_269 = xor i1 %deleted_ones_267, i1 1"   --->   Operation 6127 'xor' 'xor_ln942_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6128 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_134 = or i1 %xor_ln942_268, i1 %xor_ln942_269"   --->   Operation 6128 'or' 'or_ln942_134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_134)   --->   "%xor_ln942_646 = xor i1 %and_ln937_134, i1 %or_ln942_134"   --->   Operation 6129 'xor' 'xor_ln942_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_134)   --->   "%underflow_134 = and i1 %xor_ln942_646, i1 %p_Result_677"   --->   Operation 6130 'and' 'underflow_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node tp_V_404)   --->   "%select_ln392_401 = select i1 %overflow_267, i16 32767, i16 32768"   --->   Operation 6131 'select' 'select_ln392_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6132 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_134 = or i1 %overflow_267, i1 %underflow_134"   --->   Operation 6132 'or' 'or_ln392_134' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6133 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_404 = select i1 %or_ln392_134, i16 %select_ln392_401, i16 %tp_V_403"   --->   Operation 6133 'select' 'tp_V_404' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6134 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_399 = mul i32 %sext_ln1317_7, i32 %sext_ln198_7"   --->   Operation 6134 'mul' 'r_V_399' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6135 [1/1] (0.00ns)   --->   "%p_Result_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_399, i32 31"   --->   Operation 6135 'bitselect' 'p_Result_682' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6136 [1/1] (0.00ns)   --->   "%tp_V_405 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_399, i32 10, i32 25"   --->   Operation 6136 'partselect' 'tp_V_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6137 [1/1] (0.00ns)   --->   "%p_Result_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_399, i32 25"   --->   Operation 6137 'bitselect' 'p_Result_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6138 [1/1] (0.00ns)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_399, i32 9"   --->   Operation 6138 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6139 [1/1] (0.00ns)   --->   "%zext_ln423_135 = zext i1 %tmp_1062"   --->   Operation 6139 'zext' 'zext_ln423_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6140 [1/1] (0.85ns)   --->   "%tp_V_406 = add i16 %zext_ln423_135, i16 %tp_V_405"   --->   Operation 6140 'add' 'tp_V_406' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6141 [1/1] (0.00ns)   --->   "%p_Result_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_406, i32 15"   --->   Operation 6141 'bitselect' 'p_Result_684' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6142 [1/1] (0.28ns)   --->   "%xor_ln942_270 = xor i1 %p_Result_684, i1 1"   --->   Operation 6142 'xor' 'xor_ln942_270' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6143 [1/1] (0.28ns)   --->   "%carry_271 = and i1 %p_Result_683, i1 %xor_ln942_270"   --->   Operation 6143 'and' 'carry_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6144 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_399, i32 27, i32 31"   --->   Operation 6144 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6145 [1/1] (0.75ns)   --->   "%Range2_all_ones_135 = icmp_eq  i5 %tmp_401, i5 31"   --->   Operation 6145 'icmp' 'Range2_all_ones_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6146 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_399, i32 26, i32 31"   --->   Operation 6146 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6147 [1/1] (0.78ns)   --->   "%Range1_all_ones_269 = icmp_eq  i6 %tmp_403, i6 63"   --->   Operation 6147 'icmp' 'Range1_all_ones_269' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6148 [1/1] (0.78ns)   --->   "%Range1_all_zeros_135 = icmp_eq  i6 %tmp_403, i6 0"   --->   Operation 6148 'icmp' 'Range1_all_zeros_135' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6149 [1/1] (0.00ns) (grouped into LUT with out node overflow_269)   --->   "%deleted_zeros_135 = select i1 %carry_271, i1 %Range1_all_ones_269, i1 %Range1_all_zeros_135"   --->   Operation 6149 'select' 'deleted_zeros_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_135)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_399, i32 26"   --->   Operation 6150 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6151 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_135)   --->   "%xor_ln936_135 = xor i1 %tmp_1064, i1 1"   --->   Operation 6151 'xor' 'xor_ln936_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6152 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_135)   --->   "%and_ln936_135 = and i1 %Range2_all_ones_135, i1 %xor_ln936_135"   --->   Operation 6152 'and' 'and_ln936_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_135)   --->   "%deleted_ones_269 = select i1 %carry_271, i1 %and_ln936_135, i1 %Range1_all_ones_269"   --->   Operation 6153 'select' 'deleted_ones_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_135)   --->   "%and_ln937_135 = and i1 %carry_271, i1 %Range1_all_ones_269"   --->   Operation 6154 'and' 'and_ln937_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node overflow_269)   --->   "%xor_ln941_404 = xor i1 %deleted_zeros_135, i1 1"   --->   Operation 6155 'xor' 'xor_ln941_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6156 [1/1] (0.00ns) (grouped into LUT with out node overflow_269)   --->   "%or_ln941_135 = or i1 %p_Result_684, i1 %xor_ln941_404"   --->   Operation 6156 'or' 'or_ln941_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node overflow_269)   --->   "%xor_ln941_405 = xor i1 %p_Result_682, i1 1"   --->   Operation 6157 'xor' 'xor_ln941_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6158 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_269 = and i1 %or_ln941_135, i1 %xor_ln941_405"   --->   Operation 6158 'and' 'overflow_269' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_135)   --->   "%xor_ln942_271 = xor i1 %deleted_ones_269, i1 1"   --->   Operation 6159 'xor' 'xor_ln942_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6160 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_135 = or i1 %xor_ln942_270, i1 %xor_ln942_271"   --->   Operation 6160 'or' 'or_ln942_135' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_135)   --->   "%xor_ln942_647 = xor i1 %and_ln937_135, i1 %or_ln942_135"   --->   Operation 6161 'xor' 'xor_ln942_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_135)   --->   "%underflow_135 = and i1 %xor_ln942_647, i1 %p_Result_682"   --->   Operation 6162 'and' 'underflow_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6163 [1/1] (0.00ns) (grouped into LUT with out node tp_V_407)   --->   "%select_ln392_404 = select i1 %overflow_269, i16 32767, i16 32768"   --->   Operation 6163 'select' 'select_ln392_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6164 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_135 = or i1 %overflow_269, i1 %underflow_135"   --->   Operation 6164 'or' 'or_ln392_135' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6165 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_407 = select i1 %or_ln392_135, i16 %select_ln392_404, i16 %tp_V_406"   --->   Operation 6165 'select' 'tp_V_407' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6166 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_400 = mul i32 %sext_ln1317_4, i32 %sext_ln198_8"   --->   Operation 6166 'mul' 'r_V_400' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6167 [1/1] (0.00ns)   --->   "%p_Result_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_400, i32 31"   --->   Operation 6167 'bitselect' 'p_Result_689' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6168 [1/1] (0.00ns)   --->   "%tp_V_408 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_400, i32 10, i32 25"   --->   Operation 6168 'partselect' 'tp_V_408' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6169 [1/1] (0.00ns)   --->   "%p_Result_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_400, i32 25"   --->   Operation 6169 'bitselect' 'p_Result_690' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6170 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_400, i32 9"   --->   Operation 6170 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6171 [1/1] (0.00ns)   --->   "%zext_ln423_136 = zext i1 %tmp_1071"   --->   Operation 6171 'zext' 'zext_ln423_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6172 [1/1] (0.85ns)   --->   "%tp_V_409 = add i16 %zext_ln423_136, i16 %tp_V_408"   --->   Operation 6172 'add' 'tp_V_409' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6173 [1/1] (0.00ns)   --->   "%p_Result_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_409, i32 15"   --->   Operation 6173 'bitselect' 'p_Result_691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6174 [1/1] (0.28ns)   --->   "%xor_ln942_272 = xor i1 %p_Result_691, i1 1"   --->   Operation 6174 'xor' 'xor_ln942_272' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6175 [1/1] (0.28ns)   --->   "%carry_273 = and i1 %p_Result_690, i1 %xor_ln942_272"   --->   Operation 6175 'and' 'carry_273' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6176 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_400, i32 27, i32 31"   --->   Operation 6176 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6177 [1/1] (0.75ns)   --->   "%Range2_all_ones_136 = icmp_eq  i5 %tmp_405, i5 31"   --->   Operation 6177 'icmp' 'Range2_all_ones_136' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6178 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_400, i32 26, i32 31"   --->   Operation 6178 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6179 [1/1] (0.78ns)   --->   "%Range1_all_ones_272 = icmp_eq  i6 %tmp_406, i6 63"   --->   Operation 6179 'icmp' 'Range1_all_ones_272' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6180 [1/1] (0.78ns)   --->   "%Range1_all_zeros_136 = icmp_eq  i6 %tmp_406, i6 0"   --->   Operation 6180 'icmp' 'Range1_all_zeros_136' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node overflow_272)   --->   "%deleted_zeros_136 = select i1 %carry_273, i1 %Range1_all_ones_272, i1 %Range1_all_zeros_136"   --->   Operation 6181 'select' 'deleted_zeros_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_136)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_400, i32 26"   --->   Operation 6182 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_136)   --->   "%xor_ln936_136 = xor i1 %tmp_1073, i1 1"   --->   Operation 6183 'xor' 'xor_ln936_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_136)   --->   "%and_ln936_136 = and i1 %Range2_all_ones_136, i1 %xor_ln936_136"   --->   Operation 6184 'and' 'and_ln936_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_136)   --->   "%deleted_ones_272 = select i1 %carry_273, i1 %and_ln936_136, i1 %Range1_all_ones_272"   --->   Operation 6185 'select' 'deleted_ones_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_136)   --->   "%and_ln937_136 = and i1 %carry_273, i1 %Range1_all_ones_272"   --->   Operation 6186 'and' 'and_ln937_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6187 [1/1] (0.00ns) (grouped into LUT with out node overflow_272)   --->   "%xor_ln941_408 = xor i1 %deleted_zeros_136, i1 1"   --->   Operation 6187 'xor' 'xor_ln941_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6188 [1/1] (0.00ns) (grouped into LUT with out node overflow_272)   --->   "%or_ln941_136 = or i1 %p_Result_691, i1 %xor_ln941_408"   --->   Operation 6188 'or' 'or_ln941_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node overflow_272)   --->   "%xor_ln941_409 = xor i1 %p_Result_689, i1 1"   --->   Operation 6189 'xor' 'xor_ln941_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6190 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_272 = and i1 %or_ln941_136, i1 %xor_ln941_409"   --->   Operation 6190 'and' 'overflow_272' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_136)   --->   "%xor_ln942_273 = xor i1 %deleted_ones_272, i1 1"   --->   Operation 6191 'xor' 'xor_ln942_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6192 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_136 = or i1 %xor_ln942_272, i1 %xor_ln942_273"   --->   Operation 6192 'or' 'or_ln942_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_136)   --->   "%xor_ln942_648 = xor i1 %and_ln937_136, i1 %or_ln942_136"   --->   Operation 6193 'xor' 'xor_ln942_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_136)   --->   "%underflow_136 = and i1 %xor_ln942_648, i1 %p_Result_689"   --->   Operation 6194 'and' 'underflow_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6195 [1/1] (0.00ns) (grouped into LUT with out node tp_V_410)   --->   "%select_ln392_408 = select i1 %overflow_272, i16 32767, i16 32768"   --->   Operation 6195 'select' 'select_ln392_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6196 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_136 = or i1 %overflow_272, i1 %underflow_136"   --->   Operation 6196 'or' 'or_ln392_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6197 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_410 = select i1 %or_ln392_136, i16 %select_ln392_408, i16 %tp_V_409"   --->   Operation 6197 'select' 'tp_V_410' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6198 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_401 = mul i32 %sext_ln1317_5, i32 %sext_ln198_9"   --->   Operation 6198 'mul' 'r_V_401' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6199 [1/1] (0.00ns)   --->   "%p_Result_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_401, i32 31"   --->   Operation 6199 'bitselect' 'p_Result_692' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6200 [1/1] (0.00ns)   --->   "%tp_V_411 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_401, i32 10, i32 25"   --->   Operation 6200 'partselect' 'tp_V_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6201 [1/1] (0.00ns)   --->   "%p_Result_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_401, i32 25"   --->   Operation 6201 'bitselect' 'p_Result_693' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6202 [1/1] (0.00ns)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_401, i32 9"   --->   Operation 6202 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6203 [1/1] (0.00ns)   --->   "%zext_ln423_137 = zext i1 %tmp_1076"   --->   Operation 6203 'zext' 'zext_ln423_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6204 [1/1] (0.85ns)   --->   "%tp_V_412 = add i16 %zext_ln423_137, i16 %tp_V_411"   --->   Operation 6204 'add' 'tp_V_412' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6205 [1/1] (0.00ns)   --->   "%p_Result_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_412, i32 15"   --->   Operation 6205 'bitselect' 'p_Result_694' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6206 [1/1] (0.28ns)   --->   "%xor_ln942_274 = xor i1 %p_Result_694, i1 1"   --->   Operation 6206 'xor' 'xor_ln942_274' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6207 [1/1] (0.28ns)   --->   "%carry_275 = and i1 %p_Result_693, i1 %xor_ln942_274"   --->   Operation 6207 'and' 'carry_275' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6208 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_401, i32 27, i32 31"   --->   Operation 6208 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6209 [1/1] (0.75ns)   --->   "%Range2_all_ones_137 = icmp_eq  i5 %tmp_407, i5 31"   --->   Operation 6209 'icmp' 'Range2_all_ones_137' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6210 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_401, i32 26, i32 31"   --->   Operation 6210 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6211 [1/1] (0.78ns)   --->   "%Range1_all_ones_273 = icmp_eq  i6 %tmp_409, i6 63"   --->   Operation 6211 'icmp' 'Range1_all_ones_273' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6212 [1/1] (0.78ns)   --->   "%Range1_all_zeros_137 = icmp_eq  i6 %tmp_409, i6 0"   --->   Operation 6212 'icmp' 'Range1_all_zeros_137' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node overflow_273)   --->   "%deleted_zeros_137 = select i1 %carry_275, i1 %Range1_all_ones_273, i1 %Range1_all_zeros_137"   --->   Operation 6213 'select' 'deleted_zeros_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_137)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_401, i32 26"   --->   Operation 6214 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_137)   --->   "%xor_ln936_137 = xor i1 %tmp_1078, i1 1"   --->   Operation 6215 'xor' 'xor_ln936_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_137)   --->   "%and_ln936_137 = and i1 %Range2_all_ones_137, i1 %xor_ln936_137"   --->   Operation 6216 'and' 'and_ln936_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_137)   --->   "%deleted_ones_273 = select i1 %carry_275, i1 %and_ln936_137, i1 %Range1_all_ones_273"   --->   Operation 6217 'select' 'deleted_ones_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_137)   --->   "%and_ln937_137 = and i1 %carry_275, i1 %Range1_all_ones_273"   --->   Operation 6218 'and' 'and_ln937_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node overflow_273)   --->   "%xor_ln941_410 = xor i1 %deleted_zeros_137, i1 1"   --->   Operation 6219 'xor' 'xor_ln941_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node overflow_273)   --->   "%or_ln941_137 = or i1 %p_Result_694, i1 %xor_ln941_410"   --->   Operation 6220 'or' 'or_ln941_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node overflow_273)   --->   "%xor_ln941_411 = xor i1 %p_Result_692, i1 1"   --->   Operation 6221 'xor' 'xor_ln941_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6222 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_273 = and i1 %or_ln941_137, i1 %xor_ln941_411"   --->   Operation 6222 'and' 'overflow_273' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_137)   --->   "%xor_ln942_275 = xor i1 %deleted_ones_273, i1 1"   --->   Operation 6223 'xor' 'xor_ln942_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6224 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_137 = or i1 %xor_ln942_274, i1 %xor_ln942_275"   --->   Operation 6224 'or' 'or_ln942_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_137)   --->   "%xor_ln942_649 = xor i1 %and_ln937_137, i1 %or_ln942_137"   --->   Operation 6225 'xor' 'xor_ln942_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_137)   --->   "%underflow_137 = and i1 %xor_ln942_649, i1 %p_Result_692"   --->   Operation 6226 'and' 'underflow_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6227 [1/1] (0.00ns) (grouped into LUT with out node tp_V_413)   --->   "%select_ln392_410 = select i1 %overflow_273, i16 32767, i16 32768"   --->   Operation 6227 'select' 'select_ln392_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6228 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_137 = or i1 %overflow_273, i1 %underflow_137"   --->   Operation 6228 'or' 'or_ln392_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6229 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_413 = select i1 %or_ln392_137, i16 %select_ln392_410, i16 %tp_V_412"   --->   Operation 6229 'select' 'tp_V_413' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6230 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_402 = mul i32 %sext_ln1317_6, i32 %sext_ln198_10"   --->   Operation 6230 'mul' 'r_V_402' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6231 [1/1] (0.00ns)   --->   "%p_Result_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_402, i32 31"   --->   Operation 6231 'bitselect' 'p_Result_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6232 [1/1] (0.00ns)   --->   "%tp_V_414 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_402, i32 10, i32 25"   --->   Operation 6232 'partselect' 'tp_V_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6233 [1/1] (0.00ns)   --->   "%p_Result_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_402, i32 25"   --->   Operation 6233 'bitselect' 'p_Result_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6234 [1/1] (0.00ns)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_402, i32 9"   --->   Operation 6234 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6235 [1/1] (0.00ns)   --->   "%zext_ln423_138 = zext i1 %tmp_1083"   --->   Operation 6235 'zext' 'zext_ln423_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6236 [1/1] (0.85ns)   --->   "%tp_V_415 = add i16 %zext_ln423_138, i16 %tp_V_414"   --->   Operation 6236 'add' 'tp_V_415' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6237 [1/1] (0.00ns)   --->   "%p_Result_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_415, i32 15"   --->   Operation 6237 'bitselect' 'p_Result_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6238 [1/1] (0.28ns)   --->   "%xor_ln942_276 = xor i1 %p_Result_699, i1 1"   --->   Operation 6238 'xor' 'xor_ln942_276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6239 [1/1] (0.28ns)   --->   "%carry_277 = and i1 %p_Result_698, i1 %xor_ln942_276"   --->   Operation 6239 'and' 'carry_277' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6240 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_402, i32 27, i32 31"   --->   Operation 6240 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6241 [1/1] (0.75ns)   --->   "%Range2_all_ones_138 = icmp_eq  i5 %tmp_411, i5 31"   --->   Operation 6241 'icmp' 'Range2_all_ones_138' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6242 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_402, i32 26, i32 31"   --->   Operation 6242 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6243 [1/1] (0.78ns)   --->   "%Range1_all_ones_275 = icmp_eq  i6 %tmp_413, i6 63"   --->   Operation 6243 'icmp' 'Range1_all_ones_275' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6244 [1/1] (0.78ns)   --->   "%Range1_all_zeros_138 = icmp_eq  i6 %tmp_413, i6 0"   --->   Operation 6244 'icmp' 'Range1_all_zeros_138' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node overflow_275)   --->   "%deleted_zeros_138 = select i1 %carry_277, i1 %Range1_all_ones_275, i1 %Range1_all_zeros_138"   --->   Operation 6245 'select' 'deleted_zeros_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6246 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_138)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_402, i32 26"   --->   Operation 6246 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6247 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_138)   --->   "%xor_ln936_138 = xor i1 %tmp_1085, i1 1"   --->   Operation 6247 'xor' 'xor_ln936_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_138)   --->   "%and_ln936_138 = and i1 %Range2_all_ones_138, i1 %xor_ln936_138"   --->   Operation 6248 'and' 'and_ln936_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_138)   --->   "%deleted_ones_275 = select i1 %carry_277, i1 %and_ln936_138, i1 %Range1_all_ones_275"   --->   Operation 6249 'select' 'deleted_ones_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_138)   --->   "%and_ln937_138 = and i1 %carry_277, i1 %Range1_all_ones_275"   --->   Operation 6250 'and' 'and_ln937_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node overflow_275)   --->   "%xor_ln941_413 = xor i1 %deleted_zeros_138, i1 1"   --->   Operation 6251 'xor' 'xor_ln941_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node overflow_275)   --->   "%or_ln941_138 = or i1 %p_Result_699, i1 %xor_ln941_413"   --->   Operation 6252 'or' 'or_ln941_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node overflow_275)   --->   "%xor_ln941_414 = xor i1 %p_Result_697, i1 1"   --->   Operation 6253 'xor' 'xor_ln941_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6254 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_275 = and i1 %or_ln941_138, i1 %xor_ln941_414"   --->   Operation 6254 'and' 'overflow_275' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_138)   --->   "%xor_ln942_277 = xor i1 %deleted_ones_275, i1 1"   --->   Operation 6255 'xor' 'xor_ln942_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6256 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_138 = or i1 %xor_ln942_276, i1 %xor_ln942_277"   --->   Operation 6256 'or' 'or_ln942_138' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_138)   --->   "%xor_ln942_650 = xor i1 %and_ln937_138, i1 %or_ln942_138"   --->   Operation 6257 'xor' 'xor_ln942_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_138)   --->   "%underflow_138 = and i1 %xor_ln942_650, i1 %p_Result_697"   --->   Operation 6258 'and' 'underflow_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node tp_V_416)   --->   "%select_ln392_413 = select i1 %overflow_275, i16 32767, i16 32768"   --->   Operation 6259 'select' 'select_ln392_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6260 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_138 = or i1 %overflow_275, i1 %underflow_138"   --->   Operation 6260 'or' 'or_ln392_138' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6261 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_416 = select i1 %or_ln392_138, i16 %select_ln392_413, i16 %tp_V_415"   --->   Operation 6261 'select' 'tp_V_416' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6262 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_403 = mul i32 %sext_ln1317_7, i32 %sext_ln198_11"   --->   Operation 6262 'mul' 'r_V_403' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6263 [1/1] (0.00ns)   --->   "%p_Result_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_403, i32 31"   --->   Operation 6263 'bitselect' 'p_Result_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6264 [1/1] (0.00ns)   --->   "%tp_V_417 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_403, i32 10, i32 25"   --->   Operation 6264 'partselect' 'tp_V_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6265 [1/1] (0.00ns)   --->   "%p_Result_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_403, i32 25"   --->   Operation 6265 'bitselect' 'p_Result_703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6266 [1/1] (0.00ns)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_403, i32 9"   --->   Operation 6266 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6267 [1/1] (0.00ns)   --->   "%zext_ln423_139 = zext i1 %tmp_1090"   --->   Operation 6267 'zext' 'zext_ln423_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6268 [1/1] (0.85ns)   --->   "%tp_V_418 = add i16 %zext_ln423_139, i16 %tp_V_417"   --->   Operation 6268 'add' 'tp_V_418' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6269 [1/1] (0.00ns)   --->   "%p_Result_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_418, i32 15"   --->   Operation 6269 'bitselect' 'p_Result_704' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6270 [1/1] (0.28ns)   --->   "%xor_ln942_278 = xor i1 %p_Result_704, i1 1"   --->   Operation 6270 'xor' 'xor_ln942_278' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6271 [1/1] (0.28ns)   --->   "%carry_279 = and i1 %p_Result_703, i1 %xor_ln942_278"   --->   Operation 6271 'and' 'carry_279' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6272 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_403, i32 27, i32 31"   --->   Operation 6272 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6273 [1/1] (0.75ns)   --->   "%Range2_all_ones_139 = icmp_eq  i5 %tmp_414, i5 31"   --->   Operation 6273 'icmp' 'Range2_all_ones_139' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6274 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_403, i32 26, i32 31"   --->   Operation 6274 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6275 [1/1] (0.78ns)   --->   "%Range1_all_ones_277 = icmp_eq  i6 %tmp_415, i6 63"   --->   Operation 6275 'icmp' 'Range1_all_ones_277' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6276 [1/1] (0.78ns)   --->   "%Range1_all_zeros_139 = icmp_eq  i6 %tmp_415, i6 0"   --->   Operation 6276 'icmp' 'Range1_all_zeros_139' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node overflow_277)   --->   "%deleted_zeros_139 = select i1 %carry_279, i1 %Range1_all_ones_277, i1 %Range1_all_zeros_139"   --->   Operation 6277 'select' 'deleted_zeros_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_139)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_403, i32 26"   --->   Operation 6278 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_139)   --->   "%xor_ln936_139 = xor i1 %tmp_1092, i1 1"   --->   Operation 6279 'xor' 'xor_ln936_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_139)   --->   "%and_ln936_139 = and i1 %Range2_all_ones_139, i1 %xor_ln936_139"   --->   Operation 6280 'and' 'and_ln936_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_139)   --->   "%deleted_ones_277 = select i1 %carry_279, i1 %and_ln936_139, i1 %Range1_all_ones_277"   --->   Operation 6281 'select' 'deleted_ones_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_139)   --->   "%and_ln937_139 = and i1 %carry_279, i1 %Range1_all_ones_277"   --->   Operation 6282 'and' 'and_ln937_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node overflow_277)   --->   "%xor_ln941_416 = xor i1 %deleted_zeros_139, i1 1"   --->   Operation 6283 'xor' 'xor_ln941_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node overflow_277)   --->   "%or_ln941_139 = or i1 %p_Result_704, i1 %xor_ln941_416"   --->   Operation 6284 'or' 'or_ln941_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6285 [1/1] (0.00ns) (grouped into LUT with out node overflow_277)   --->   "%xor_ln941_417 = xor i1 %p_Result_702, i1 1"   --->   Operation 6285 'xor' 'xor_ln941_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6286 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_277 = and i1 %or_ln941_139, i1 %xor_ln941_417"   --->   Operation 6286 'and' 'overflow_277' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_139)   --->   "%xor_ln942_279 = xor i1 %deleted_ones_277, i1 1"   --->   Operation 6287 'xor' 'xor_ln942_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6288 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_139 = or i1 %xor_ln942_278, i1 %xor_ln942_279"   --->   Operation 6288 'or' 'or_ln942_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_139)   --->   "%xor_ln942_651 = xor i1 %and_ln937_139, i1 %or_ln942_139"   --->   Operation 6289 'xor' 'xor_ln942_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_139)   --->   "%underflow_139 = and i1 %xor_ln942_651, i1 %p_Result_702"   --->   Operation 6290 'and' 'underflow_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6291 [1/1] (0.00ns) (grouped into LUT with out node tp_V_419)   --->   "%select_ln392_416 = select i1 %overflow_277, i16 32767, i16 32768"   --->   Operation 6291 'select' 'select_ln392_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6292 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_139 = or i1 %overflow_277, i1 %underflow_139"   --->   Operation 6292 'or' 'or_ln392_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6293 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_419 = select i1 %or_ln392_139, i16 %select_ln392_416, i16 %tp_V_418"   --->   Operation 6293 'select' 'tp_V_419' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6294 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_404 = mul i32 %sext_ln1317_4, i32 %sext_ln198_12"   --->   Operation 6294 'mul' 'r_V_404' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6295 [1/1] (0.00ns)   --->   "%p_Result_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_404, i32 31"   --->   Operation 6295 'bitselect' 'p_Result_709' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6296 [1/1] (0.00ns)   --->   "%tp_V_420 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_404, i32 10, i32 25"   --->   Operation 6296 'partselect' 'tp_V_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6297 [1/1] (0.00ns)   --->   "%p_Result_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_404, i32 25"   --->   Operation 6297 'bitselect' 'p_Result_710' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6298 [1/1] (0.00ns)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_404, i32 9"   --->   Operation 6298 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6299 [1/1] (0.00ns)   --->   "%zext_ln423_140 = zext i1 %tmp_1099"   --->   Operation 6299 'zext' 'zext_ln423_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6300 [1/1] (0.85ns)   --->   "%tp_V_421 = add i16 %zext_ln423_140, i16 %tp_V_420"   --->   Operation 6300 'add' 'tp_V_421' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6301 [1/1] (0.00ns)   --->   "%p_Result_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_421, i32 15"   --->   Operation 6301 'bitselect' 'p_Result_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6302 [1/1] (0.28ns)   --->   "%xor_ln942_280 = xor i1 %p_Result_711, i1 1"   --->   Operation 6302 'xor' 'xor_ln942_280' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6303 [1/1] (0.28ns)   --->   "%carry_281 = and i1 %p_Result_710, i1 %xor_ln942_280"   --->   Operation 6303 'and' 'carry_281' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6304 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_404, i32 27, i32 31"   --->   Operation 6304 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6305 [1/1] (0.75ns)   --->   "%Range2_all_ones_140 = icmp_eq  i5 %tmp_416, i5 31"   --->   Operation 6305 'icmp' 'Range2_all_ones_140' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6306 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_404, i32 26, i32 31"   --->   Operation 6306 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6307 [1/1] (0.78ns)   --->   "%Range1_all_ones_280 = icmp_eq  i6 %tmp_419, i6 63"   --->   Operation 6307 'icmp' 'Range1_all_ones_280' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6308 [1/1] (0.78ns)   --->   "%Range1_all_zeros_140 = icmp_eq  i6 %tmp_419, i6 0"   --->   Operation 6308 'icmp' 'Range1_all_zeros_140' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node overflow_280)   --->   "%deleted_zeros_140 = select i1 %carry_281, i1 %Range1_all_ones_280, i1 %Range1_all_zeros_140"   --->   Operation 6309 'select' 'deleted_zeros_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_140)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_404, i32 26"   --->   Operation 6310 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_140)   --->   "%xor_ln936_140 = xor i1 %tmp_1101, i1 1"   --->   Operation 6311 'xor' 'xor_ln936_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_140)   --->   "%and_ln936_140 = and i1 %Range2_all_ones_140, i1 %xor_ln936_140"   --->   Operation 6312 'and' 'and_ln936_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_140)   --->   "%deleted_ones_280 = select i1 %carry_281, i1 %and_ln936_140, i1 %Range1_all_ones_280"   --->   Operation 6313 'select' 'deleted_ones_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_140)   --->   "%and_ln937_140 = and i1 %carry_281, i1 %Range1_all_ones_280"   --->   Operation 6314 'and' 'and_ln937_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node overflow_280)   --->   "%xor_ln941_420 = xor i1 %deleted_zeros_140, i1 1"   --->   Operation 6315 'xor' 'xor_ln941_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node overflow_280)   --->   "%or_ln941_140 = or i1 %p_Result_711, i1 %xor_ln941_420"   --->   Operation 6316 'or' 'or_ln941_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node overflow_280)   --->   "%xor_ln941_421 = xor i1 %p_Result_709, i1 1"   --->   Operation 6317 'xor' 'xor_ln941_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6318 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_280 = and i1 %or_ln941_140, i1 %xor_ln941_421"   --->   Operation 6318 'and' 'overflow_280' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_140)   --->   "%xor_ln942_281 = xor i1 %deleted_ones_280, i1 1"   --->   Operation 6319 'xor' 'xor_ln942_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6320 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_140 = or i1 %xor_ln942_280, i1 %xor_ln942_281"   --->   Operation 6320 'or' 'or_ln942_140' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6321 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_140)   --->   "%xor_ln942_652 = xor i1 %and_ln937_140, i1 %or_ln942_140"   --->   Operation 6321 'xor' 'xor_ln942_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6322 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_140)   --->   "%underflow_140 = and i1 %xor_ln942_652, i1 %p_Result_709"   --->   Operation 6322 'and' 'underflow_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node tp_V_422)   --->   "%select_ln392_420 = select i1 %overflow_280, i16 32767, i16 32768"   --->   Operation 6323 'select' 'select_ln392_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6324 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_140 = or i1 %overflow_280, i1 %underflow_140"   --->   Operation 6324 'or' 'or_ln392_140' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6325 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_422 = select i1 %or_ln392_140, i16 %select_ln392_420, i16 %tp_V_421"   --->   Operation 6325 'select' 'tp_V_422' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6326 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_405 = mul i32 %sext_ln1317_5, i32 %sext_ln198_13"   --->   Operation 6326 'mul' 'r_V_405' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6327 [1/1] (0.00ns)   --->   "%p_Result_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_405, i32 31"   --->   Operation 6327 'bitselect' 'p_Result_712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6328 [1/1] (0.00ns)   --->   "%tp_V_423 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_405, i32 10, i32 25"   --->   Operation 6328 'partselect' 'tp_V_423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6329 [1/1] (0.00ns)   --->   "%p_Result_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_405, i32 25"   --->   Operation 6329 'bitselect' 'p_Result_713' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6330 [1/1] (0.00ns)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_405, i32 9"   --->   Operation 6330 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6331 [1/1] (0.00ns)   --->   "%zext_ln423_141 = zext i1 %tmp_1104"   --->   Operation 6331 'zext' 'zext_ln423_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6332 [1/1] (0.85ns)   --->   "%tp_V_424 = add i16 %zext_ln423_141, i16 %tp_V_423"   --->   Operation 6332 'add' 'tp_V_424' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6333 [1/1] (0.00ns)   --->   "%p_Result_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_424, i32 15"   --->   Operation 6333 'bitselect' 'p_Result_714' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6334 [1/1] (0.28ns)   --->   "%xor_ln942_282 = xor i1 %p_Result_714, i1 1"   --->   Operation 6334 'xor' 'xor_ln942_282' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6335 [1/1] (0.28ns)   --->   "%carry_283 = and i1 %p_Result_713, i1 %xor_ln942_282"   --->   Operation 6335 'and' 'carry_283' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6336 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_405, i32 27, i32 31"   --->   Operation 6336 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6337 [1/1] (0.75ns)   --->   "%Range2_all_ones_141 = icmp_eq  i5 %tmp_421, i5 31"   --->   Operation 6337 'icmp' 'Range2_all_ones_141' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6338 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_405, i32 26, i32 31"   --->   Operation 6338 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6339 [1/1] (0.78ns)   --->   "%Range1_all_ones_281 = icmp_eq  i6 %tmp_422, i6 63"   --->   Operation 6339 'icmp' 'Range1_all_ones_281' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6340 [1/1] (0.78ns)   --->   "%Range1_all_zeros_141 = icmp_eq  i6 %tmp_422, i6 0"   --->   Operation 6340 'icmp' 'Range1_all_zeros_141' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node overflow_281)   --->   "%deleted_zeros_141 = select i1 %carry_283, i1 %Range1_all_ones_281, i1 %Range1_all_zeros_141"   --->   Operation 6341 'select' 'deleted_zeros_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_141)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_405, i32 26"   --->   Operation 6342 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6343 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_141)   --->   "%xor_ln936_141 = xor i1 %tmp_1106, i1 1"   --->   Operation 6343 'xor' 'xor_ln936_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6344 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_141)   --->   "%and_ln936_141 = and i1 %Range2_all_ones_141, i1 %xor_ln936_141"   --->   Operation 6344 'and' 'and_ln936_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_141)   --->   "%deleted_ones_281 = select i1 %carry_283, i1 %and_ln936_141, i1 %Range1_all_ones_281"   --->   Operation 6345 'select' 'deleted_ones_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_141)   --->   "%and_ln937_141 = and i1 %carry_283, i1 %Range1_all_ones_281"   --->   Operation 6346 'and' 'and_ln937_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node overflow_281)   --->   "%xor_ln941_422 = xor i1 %deleted_zeros_141, i1 1"   --->   Operation 6347 'xor' 'xor_ln941_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6348 [1/1] (0.00ns) (grouped into LUT with out node overflow_281)   --->   "%or_ln941_141 = or i1 %p_Result_714, i1 %xor_ln941_422"   --->   Operation 6348 'or' 'or_ln941_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node overflow_281)   --->   "%xor_ln941_423 = xor i1 %p_Result_712, i1 1"   --->   Operation 6349 'xor' 'xor_ln941_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6350 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_281 = and i1 %or_ln941_141, i1 %xor_ln941_423"   --->   Operation 6350 'and' 'overflow_281' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_141)   --->   "%xor_ln942_283 = xor i1 %deleted_ones_281, i1 1"   --->   Operation 6351 'xor' 'xor_ln942_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6352 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_141 = or i1 %xor_ln942_282, i1 %xor_ln942_283"   --->   Operation 6352 'or' 'or_ln942_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_141)   --->   "%xor_ln942_653 = xor i1 %and_ln937_141, i1 %or_ln942_141"   --->   Operation 6353 'xor' 'xor_ln942_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_141)   --->   "%underflow_141 = and i1 %xor_ln942_653, i1 %p_Result_712"   --->   Operation 6354 'and' 'underflow_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node tp_V_425)   --->   "%select_ln392_422 = select i1 %overflow_281, i16 32767, i16 32768"   --->   Operation 6355 'select' 'select_ln392_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6356 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_141 = or i1 %overflow_281, i1 %underflow_141"   --->   Operation 6356 'or' 'or_ln392_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6357 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_425 = select i1 %or_ln392_141, i16 %select_ln392_422, i16 %tp_V_424"   --->   Operation 6357 'select' 'tp_V_425' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6358 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_406 = mul i32 %sext_ln1317_6, i32 %sext_ln198_14"   --->   Operation 6358 'mul' 'r_V_406' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6359 [1/1] (0.00ns)   --->   "%p_Result_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_406, i32 31"   --->   Operation 6359 'bitselect' 'p_Result_717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6360 [1/1] (0.00ns)   --->   "%tp_V_426 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_406, i32 10, i32 25"   --->   Operation 6360 'partselect' 'tp_V_426' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6361 [1/1] (0.00ns)   --->   "%p_Result_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_406, i32 25"   --->   Operation 6361 'bitselect' 'p_Result_718' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6362 [1/1] (0.00ns)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_406, i32 9"   --->   Operation 6362 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6363 [1/1] (0.00ns)   --->   "%zext_ln423_142 = zext i1 %tmp_1111"   --->   Operation 6363 'zext' 'zext_ln423_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6364 [1/1] (0.85ns)   --->   "%tp_V_427 = add i16 %zext_ln423_142, i16 %tp_V_426"   --->   Operation 6364 'add' 'tp_V_427' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6365 [1/1] (0.00ns)   --->   "%p_Result_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_427, i32 15"   --->   Operation 6365 'bitselect' 'p_Result_719' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6366 [1/1] (0.28ns)   --->   "%xor_ln942_284 = xor i1 %p_Result_719, i1 1"   --->   Operation 6366 'xor' 'xor_ln942_284' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6367 [1/1] (0.28ns)   --->   "%carry_285 = and i1 %p_Result_718, i1 %xor_ln942_284"   --->   Operation 6367 'and' 'carry_285' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6368 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_406, i32 27, i32 31"   --->   Operation 6368 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6369 [1/1] (0.75ns)   --->   "%Range2_all_ones_142 = icmp_eq  i5 %tmp_423, i5 31"   --->   Operation 6369 'icmp' 'Range2_all_ones_142' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6370 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_406, i32 26, i32 31"   --->   Operation 6370 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6371 [1/1] (0.78ns)   --->   "%Range1_all_ones_283 = icmp_eq  i6 %tmp_424, i6 63"   --->   Operation 6371 'icmp' 'Range1_all_ones_283' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6372 [1/1] (0.78ns)   --->   "%Range1_all_zeros_142 = icmp_eq  i6 %tmp_424, i6 0"   --->   Operation 6372 'icmp' 'Range1_all_zeros_142' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node overflow_283)   --->   "%deleted_zeros_142 = select i1 %carry_285, i1 %Range1_all_ones_283, i1 %Range1_all_zeros_142"   --->   Operation 6373 'select' 'deleted_zeros_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_142)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_406, i32 26"   --->   Operation 6374 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_142)   --->   "%xor_ln936_142 = xor i1 %tmp_1113, i1 1"   --->   Operation 6375 'xor' 'xor_ln936_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_142)   --->   "%and_ln936_142 = and i1 %Range2_all_ones_142, i1 %xor_ln936_142"   --->   Operation 6376 'and' 'and_ln936_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6377 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_142)   --->   "%deleted_ones_283 = select i1 %carry_285, i1 %and_ln936_142, i1 %Range1_all_ones_283"   --->   Operation 6377 'select' 'deleted_ones_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_142)   --->   "%and_ln937_142 = and i1 %carry_285, i1 %Range1_all_ones_283"   --->   Operation 6378 'and' 'and_ln937_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node overflow_283)   --->   "%xor_ln941_425 = xor i1 %deleted_zeros_142, i1 1"   --->   Operation 6379 'xor' 'xor_ln941_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node overflow_283)   --->   "%or_ln941_142 = or i1 %p_Result_719, i1 %xor_ln941_425"   --->   Operation 6380 'or' 'or_ln941_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node overflow_283)   --->   "%xor_ln941_426 = xor i1 %p_Result_717, i1 1"   --->   Operation 6381 'xor' 'xor_ln941_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6382 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_283 = and i1 %or_ln941_142, i1 %xor_ln941_426"   --->   Operation 6382 'and' 'overflow_283' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_142)   --->   "%xor_ln942_285 = xor i1 %deleted_ones_283, i1 1"   --->   Operation 6383 'xor' 'xor_ln942_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6384 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_142 = or i1 %xor_ln942_284, i1 %xor_ln942_285"   --->   Operation 6384 'or' 'or_ln942_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6385 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_142)   --->   "%xor_ln942_654 = xor i1 %and_ln937_142, i1 %or_ln942_142"   --->   Operation 6385 'xor' 'xor_ln942_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_142)   --->   "%underflow_142 = and i1 %xor_ln942_654, i1 %p_Result_717"   --->   Operation 6386 'and' 'underflow_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node tp_V_428)   --->   "%select_ln392_425 = select i1 %overflow_283, i16 32767, i16 32768"   --->   Operation 6387 'select' 'select_ln392_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6388 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_142 = or i1 %overflow_283, i1 %underflow_142"   --->   Operation 6388 'or' 'or_ln392_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6389 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_428 = select i1 %or_ln392_142, i16 %select_ln392_425, i16 %tp_V_427"   --->   Operation 6389 'select' 'tp_V_428' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6390 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_407 = mul i32 %sext_ln1317_7, i32 %sext_ln198_15"   --->   Operation 6390 'mul' 'r_V_407' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6391 [1/1] (0.00ns)   --->   "%p_Result_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_407, i32 31"   --->   Operation 6391 'bitselect' 'p_Result_722' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6392 [1/1] (0.00ns)   --->   "%tp_V_429 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_407, i32 10, i32 25"   --->   Operation 6392 'partselect' 'tp_V_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6393 [1/1] (0.00ns)   --->   "%p_Result_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_407, i32 25"   --->   Operation 6393 'bitselect' 'p_Result_723' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6394 [1/1] (0.00ns)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_407, i32 9"   --->   Operation 6394 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6395 [1/1] (0.00ns)   --->   "%zext_ln423_143 = zext i1 %tmp_1118"   --->   Operation 6395 'zext' 'zext_ln423_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6396 [1/1] (0.85ns)   --->   "%tp_V_430 = add i16 %zext_ln423_143, i16 %tp_V_429"   --->   Operation 6396 'add' 'tp_V_430' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6397 [1/1] (0.00ns)   --->   "%p_Result_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_430, i32 15"   --->   Operation 6397 'bitselect' 'p_Result_724' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6398 [1/1] (0.28ns)   --->   "%xor_ln942_286 = xor i1 %p_Result_724, i1 1"   --->   Operation 6398 'xor' 'xor_ln942_286' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6399 [1/1] (0.28ns)   --->   "%carry_287 = and i1 %p_Result_723, i1 %xor_ln942_286"   --->   Operation 6399 'and' 'carry_287' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6400 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_407, i32 27, i32 31"   --->   Operation 6400 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6401 [1/1] (0.75ns)   --->   "%Range2_all_ones_143 = icmp_eq  i5 %tmp_425, i5 31"   --->   Operation 6401 'icmp' 'Range2_all_ones_143' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6402 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_407, i32 26, i32 31"   --->   Operation 6402 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6403 [1/1] (0.78ns)   --->   "%Range1_all_ones_285 = icmp_eq  i6 %tmp_427, i6 63"   --->   Operation 6403 'icmp' 'Range1_all_ones_285' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6404 [1/1] (0.78ns)   --->   "%Range1_all_zeros_143 = icmp_eq  i6 %tmp_427, i6 0"   --->   Operation 6404 'icmp' 'Range1_all_zeros_143' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node overflow_285)   --->   "%deleted_zeros_143 = select i1 %carry_287, i1 %Range1_all_ones_285, i1 %Range1_all_zeros_143"   --->   Operation 6405 'select' 'deleted_zeros_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6406 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_143)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_407, i32 26"   --->   Operation 6406 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_143)   --->   "%xor_ln936_143 = xor i1 %tmp_1120, i1 1"   --->   Operation 6407 'xor' 'xor_ln936_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6408 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_143)   --->   "%and_ln936_143 = and i1 %Range2_all_ones_143, i1 %xor_ln936_143"   --->   Operation 6408 'and' 'and_ln936_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_143)   --->   "%deleted_ones_285 = select i1 %carry_287, i1 %and_ln936_143, i1 %Range1_all_ones_285"   --->   Operation 6409 'select' 'deleted_ones_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_143)   --->   "%and_ln937_143 = and i1 %carry_287, i1 %Range1_all_ones_285"   --->   Operation 6410 'and' 'and_ln937_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node overflow_285)   --->   "%xor_ln941_428 = xor i1 %deleted_zeros_143, i1 1"   --->   Operation 6411 'xor' 'xor_ln941_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6412 [1/1] (0.00ns) (grouped into LUT with out node overflow_285)   --->   "%or_ln941_143 = or i1 %p_Result_724, i1 %xor_ln941_428"   --->   Operation 6412 'or' 'or_ln941_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node overflow_285)   --->   "%xor_ln941_429 = xor i1 %p_Result_722, i1 1"   --->   Operation 6413 'xor' 'xor_ln941_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6414 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_285 = and i1 %or_ln941_143, i1 %xor_ln941_429"   --->   Operation 6414 'and' 'overflow_285' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_143)   --->   "%xor_ln942_287 = xor i1 %deleted_ones_285, i1 1"   --->   Operation 6415 'xor' 'xor_ln942_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6416 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_143 = or i1 %xor_ln942_286, i1 %xor_ln942_287"   --->   Operation 6416 'or' 'or_ln942_143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_143)   --->   "%xor_ln942_655 = xor i1 %and_ln937_143, i1 %or_ln942_143"   --->   Operation 6417 'xor' 'xor_ln942_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_143)   --->   "%underflow_143 = and i1 %xor_ln942_655, i1 %p_Result_722"   --->   Operation 6418 'and' 'underflow_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6419 [1/1] (0.00ns) (grouped into LUT with out node tp_V_431)   --->   "%select_ln392_428 = select i1 %overflow_285, i16 32767, i16 32768"   --->   Operation 6419 'select' 'select_ln392_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6420 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_143 = or i1 %overflow_285, i1 %underflow_143"   --->   Operation 6420 'or' 'or_ln392_143' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6421 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_431 = select i1 %or_ln392_143, i16 %select_ln392_428, i16 %tp_V_430"   --->   Operation 6421 'select' 'tp_V_431' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6422 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_408 = mul i32 %sext_ln1317_4, i32 %sext_ln198_16"   --->   Operation 6422 'mul' 'r_V_408' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6423 [1/1] (0.00ns)   --->   "%p_Result_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_408, i32 31"   --->   Operation 6423 'bitselect' 'p_Result_729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6424 [1/1] (0.00ns)   --->   "%tp_V_432 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_408, i32 10, i32 25"   --->   Operation 6424 'partselect' 'tp_V_432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6425 [1/1] (0.00ns)   --->   "%p_Result_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_408, i32 25"   --->   Operation 6425 'bitselect' 'p_Result_730' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6426 [1/1] (0.00ns)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_408, i32 9"   --->   Operation 6426 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6427 [1/1] (0.00ns)   --->   "%zext_ln423_144 = zext i1 %tmp_1127"   --->   Operation 6427 'zext' 'zext_ln423_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6428 [1/1] (0.85ns)   --->   "%tp_V_433 = add i16 %zext_ln423_144, i16 %tp_V_432"   --->   Operation 6428 'add' 'tp_V_433' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6429 [1/1] (0.00ns)   --->   "%p_Result_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_433, i32 15"   --->   Operation 6429 'bitselect' 'p_Result_731' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6430 [1/1] (0.28ns)   --->   "%xor_ln942_288 = xor i1 %p_Result_731, i1 1"   --->   Operation 6430 'xor' 'xor_ln942_288' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6431 [1/1] (0.28ns)   --->   "%carry_289 = and i1 %p_Result_730, i1 %xor_ln942_288"   --->   Operation 6431 'and' 'carry_289' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6432 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_408, i32 27, i32 31"   --->   Operation 6432 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6433 [1/1] (0.75ns)   --->   "%Range2_all_ones_144 = icmp_eq  i5 %tmp_429, i5 31"   --->   Operation 6433 'icmp' 'Range2_all_ones_144' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6434 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_408, i32 26, i32 31"   --->   Operation 6434 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6435 [1/1] (0.78ns)   --->   "%Range1_all_ones_288 = icmp_eq  i6 %tmp_431, i6 63"   --->   Operation 6435 'icmp' 'Range1_all_ones_288' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6436 [1/1] (0.78ns)   --->   "%Range1_all_zeros_144 = icmp_eq  i6 %tmp_431, i6 0"   --->   Operation 6436 'icmp' 'Range1_all_zeros_144' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6437 [1/1] (0.00ns) (grouped into LUT with out node overflow_288)   --->   "%deleted_zeros_144 = select i1 %carry_289, i1 %Range1_all_ones_288, i1 %Range1_all_zeros_144"   --->   Operation 6437 'select' 'deleted_zeros_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_144)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_408, i32 26"   --->   Operation 6438 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6439 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_144)   --->   "%xor_ln936_144 = xor i1 %tmp_1129, i1 1"   --->   Operation 6439 'xor' 'xor_ln936_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_144)   --->   "%and_ln936_144 = and i1 %Range2_all_ones_144, i1 %xor_ln936_144"   --->   Operation 6440 'and' 'and_ln936_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_144)   --->   "%deleted_ones_288 = select i1 %carry_289, i1 %and_ln936_144, i1 %Range1_all_ones_288"   --->   Operation 6441 'select' 'deleted_ones_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6442 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_144)   --->   "%and_ln937_144 = and i1 %carry_289, i1 %Range1_all_ones_288"   --->   Operation 6442 'and' 'and_ln937_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6443 [1/1] (0.00ns) (grouped into LUT with out node overflow_288)   --->   "%xor_ln941_432 = xor i1 %deleted_zeros_144, i1 1"   --->   Operation 6443 'xor' 'xor_ln941_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node overflow_288)   --->   "%or_ln941_144 = or i1 %p_Result_731, i1 %xor_ln941_432"   --->   Operation 6444 'or' 'or_ln941_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node overflow_288)   --->   "%xor_ln941_433 = xor i1 %p_Result_729, i1 1"   --->   Operation 6445 'xor' 'xor_ln941_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6446 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_288 = and i1 %or_ln941_144, i1 %xor_ln941_433"   --->   Operation 6446 'and' 'overflow_288' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_144)   --->   "%xor_ln942_289 = xor i1 %deleted_ones_288, i1 1"   --->   Operation 6447 'xor' 'xor_ln942_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6448 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_144 = or i1 %xor_ln942_288, i1 %xor_ln942_289"   --->   Operation 6448 'or' 'or_ln942_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6449 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_144)   --->   "%xor_ln942_656 = xor i1 %and_ln937_144, i1 %or_ln942_144"   --->   Operation 6449 'xor' 'xor_ln942_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6450 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_144)   --->   "%underflow_144 = and i1 %xor_ln942_656, i1 %p_Result_729"   --->   Operation 6450 'and' 'underflow_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6451 [1/1] (0.00ns) (grouped into LUT with out node tp_V_434)   --->   "%select_ln392_432 = select i1 %overflow_288, i16 32767, i16 32768"   --->   Operation 6451 'select' 'select_ln392_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6452 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_144 = or i1 %overflow_288, i1 %underflow_144"   --->   Operation 6452 'or' 'or_ln392_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6453 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_434 = select i1 %or_ln392_144, i16 %select_ln392_432, i16 %tp_V_433"   --->   Operation 6453 'select' 'tp_V_434' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6454 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_409 = mul i32 %sext_ln1317_5, i32 %sext_ln198_17"   --->   Operation 6454 'mul' 'r_V_409' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6455 [1/1] (0.00ns)   --->   "%p_Result_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_409, i32 31"   --->   Operation 6455 'bitselect' 'p_Result_732' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6456 [1/1] (0.00ns)   --->   "%tp_V_435 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_409, i32 10, i32 25"   --->   Operation 6456 'partselect' 'tp_V_435' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6457 [1/1] (0.00ns)   --->   "%p_Result_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_409, i32 25"   --->   Operation 6457 'bitselect' 'p_Result_733' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6458 [1/1] (0.00ns)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_409, i32 9"   --->   Operation 6458 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6459 [1/1] (0.00ns)   --->   "%zext_ln423_145 = zext i1 %tmp_1132"   --->   Operation 6459 'zext' 'zext_ln423_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6460 [1/1] (0.85ns)   --->   "%tp_V_436 = add i16 %zext_ln423_145, i16 %tp_V_435"   --->   Operation 6460 'add' 'tp_V_436' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6461 [1/1] (0.00ns)   --->   "%p_Result_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_436, i32 15"   --->   Operation 6461 'bitselect' 'p_Result_734' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6462 [1/1] (0.28ns)   --->   "%xor_ln942_290 = xor i1 %p_Result_734, i1 1"   --->   Operation 6462 'xor' 'xor_ln942_290' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6463 [1/1] (0.28ns)   --->   "%carry_291 = and i1 %p_Result_733, i1 %xor_ln942_290"   --->   Operation 6463 'and' 'carry_291' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6464 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_409, i32 27, i32 31"   --->   Operation 6464 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6465 [1/1] (0.75ns)   --->   "%Range2_all_ones_145 = icmp_eq  i5 %tmp_432, i5 31"   --->   Operation 6465 'icmp' 'Range2_all_ones_145' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6466 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_409, i32 26, i32 31"   --->   Operation 6466 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6467 [1/1] (0.78ns)   --->   "%Range1_all_ones_289 = icmp_eq  i6 %tmp_434, i6 63"   --->   Operation 6467 'icmp' 'Range1_all_ones_289' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6468 [1/1] (0.78ns)   --->   "%Range1_all_zeros_145 = icmp_eq  i6 %tmp_434, i6 0"   --->   Operation 6468 'icmp' 'Range1_all_zeros_145' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6469 [1/1] (0.00ns) (grouped into LUT with out node overflow_289)   --->   "%deleted_zeros_145 = select i1 %carry_291, i1 %Range1_all_ones_289, i1 %Range1_all_zeros_145"   --->   Operation 6469 'select' 'deleted_zeros_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6470 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_145)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_409, i32 26"   --->   Operation 6470 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_145)   --->   "%xor_ln936_145 = xor i1 %tmp_1134, i1 1"   --->   Operation 6471 'xor' 'xor_ln936_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_145)   --->   "%and_ln936_145 = and i1 %Range2_all_ones_145, i1 %xor_ln936_145"   --->   Operation 6472 'and' 'and_ln936_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_145)   --->   "%deleted_ones_289 = select i1 %carry_291, i1 %and_ln936_145, i1 %Range1_all_ones_289"   --->   Operation 6473 'select' 'deleted_ones_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_145)   --->   "%and_ln937_145 = and i1 %carry_291, i1 %Range1_all_ones_289"   --->   Operation 6474 'and' 'and_ln937_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node overflow_289)   --->   "%xor_ln941_434 = xor i1 %deleted_zeros_145, i1 1"   --->   Operation 6475 'xor' 'xor_ln941_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node overflow_289)   --->   "%or_ln941_145 = or i1 %p_Result_734, i1 %xor_ln941_434"   --->   Operation 6476 'or' 'or_ln941_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node overflow_289)   --->   "%xor_ln941_435 = xor i1 %p_Result_732, i1 1"   --->   Operation 6477 'xor' 'xor_ln941_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6478 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_289 = and i1 %or_ln941_145, i1 %xor_ln941_435"   --->   Operation 6478 'and' 'overflow_289' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_145)   --->   "%xor_ln942_291 = xor i1 %deleted_ones_289, i1 1"   --->   Operation 6479 'xor' 'xor_ln942_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6480 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_145 = or i1 %xor_ln942_290, i1 %xor_ln942_291"   --->   Operation 6480 'or' 'or_ln942_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_145)   --->   "%xor_ln942_657 = xor i1 %and_ln937_145, i1 %or_ln942_145"   --->   Operation 6481 'xor' 'xor_ln942_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_145)   --->   "%underflow_145 = and i1 %xor_ln942_657, i1 %p_Result_732"   --->   Operation 6482 'and' 'underflow_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node tp_V_437)   --->   "%select_ln392_434 = select i1 %overflow_289, i16 32767, i16 32768"   --->   Operation 6483 'select' 'select_ln392_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6484 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_145 = or i1 %overflow_289, i1 %underflow_145"   --->   Operation 6484 'or' 'or_ln392_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6485 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_437 = select i1 %or_ln392_145, i16 %select_ln392_434, i16 %tp_V_436"   --->   Operation 6485 'select' 'tp_V_437' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6486 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_410 = mul i32 %sext_ln1317_6, i32 %sext_ln198_18"   --->   Operation 6486 'mul' 'r_V_410' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6487 [1/1] (0.00ns)   --->   "%p_Result_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_410, i32 31"   --->   Operation 6487 'bitselect' 'p_Result_737' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6488 [1/1] (0.00ns)   --->   "%tp_V_438 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_410, i32 10, i32 25"   --->   Operation 6488 'partselect' 'tp_V_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6489 [1/1] (0.00ns)   --->   "%p_Result_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_410, i32 25"   --->   Operation 6489 'bitselect' 'p_Result_738' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6490 [1/1] (0.00ns)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_410, i32 9"   --->   Operation 6490 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6491 [1/1] (0.00ns)   --->   "%zext_ln423_146 = zext i1 %tmp_1139"   --->   Operation 6491 'zext' 'zext_ln423_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6492 [1/1] (0.85ns)   --->   "%tp_V_439 = add i16 %zext_ln423_146, i16 %tp_V_438"   --->   Operation 6492 'add' 'tp_V_439' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6493 [1/1] (0.00ns)   --->   "%p_Result_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_439, i32 15"   --->   Operation 6493 'bitselect' 'p_Result_739' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6494 [1/1] (0.28ns)   --->   "%xor_ln942_292 = xor i1 %p_Result_739, i1 1"   --->   Operation 6494 'xor' 'xor_ln942_292' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6495 [1/1] (0.28ns)   --->   "%carry_293 = and i1 %p_Result_738, i1 %xor_ln942_292"   --->   Operation 6495 'and' 'carry_293' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6496 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_410, i32 27, i32 31"   --->   Operation 6496 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6497 [1/1] (0.75ns)   --->   "%Range2_all_ones_146 = icmp_eq  i5 %tmp_437, i5 31"   --->   Operation 6497 'icmp' 'Range2_all_ones_146' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6498 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_410, i32 26, i32 31"   --->   Operation 6498 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6499 [1/1] (0.78ns)   --->   "%Range1_all_ones_291 = icmp_eq  i6 %tmp_438, i6 63"   --->   Operation 6499 'icmp' 'Range1_all_ones_291' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6500 [1/1] (0.78ns)   --->   "%Range1_all_zeros_146 = icmp_eq  i6 %tmp_438, i6 0"   --->   Operation 6500 'icmp' 'Range1_all_zeros_146' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node overflow_291)   --->   "%deleted_zeros_146 = select i1 %carry_293, i1 %Range1_all_ones_291, i1 %Range1_all_zeros_146"   --->   Operation 6501 'select' 'deleted_zeros_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_146)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_410, i32 26"   --->   Operation 6502 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_146)   --->   "%xor_ln936_146 = xor i1 %tmp_1141, i1 1"   --->   Operation 6503 'xor' 'xor_ln936_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6504 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_146)   --->   "%and_ln936_146 = and i1 %Range2_all_ones_146, i1 %xor_ln936_146"   --->   Operation 6504 'and' 'and_ln936_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_146)   --->   "%deleted_ones_291 = select i1 %carry_293, i1 %and_ln936_146, i1 %Range1_all_ones_291"   --->   Operation 6505 'select' 'deleted_ones_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_146)   --->   "%and_ln937_146 = and i1 %carry_293, i1 %Range1_all_ones_291"   --->   Operation 6506 'and' 'and_ln937_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6507 [1/1] (0.00ns) (grouped into LUT with out node overflow_291)   --->   "%xor_ln941_437 = xor i1 %deleted_zeros_146, i1 1"   --->   Operation 6507 'xor' 'xor_ln941_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6508 [1/1] (0.00ns) (grouped into LUT with out node overflow_291)   --->   "%or_ln941_146 = or i1 %p_Result_739, i1 %xor_ln941_437"   --->   Operation 6508 'or' 'or_ln941_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6509 [1/1] (0.00ns) (grouped into LUT with out node overflow_291)   --->   "%xor_ln941_438 = xor i1 %p_Result_737, i1 1"   --->   Operation 6509 'xor' 'xor_ln941_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6510 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_291 = and i1 %or_ln941_146, i1 %xor_ln941_438"   --->   Operation 6510 'and' 'overflow_291' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6511 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_146)   --->   "%xor_ln942_293 = xor i1 %deleted_ones_291, i1 1"   --->   Operation 6511 'xor' 'xor_ln942_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6512 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_146 = or i1 %xor_ln942_292, i1 %xor_ln942_293"   --->   Operation 6512 'or' 'or_ln942_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6513 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_146)   --->   "%xor_ln942_658 = xor i1 %and_ln937_146, i1 %or_ln942_146"   --->   Operation 6513 'xor' 'xor_ln942_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6514 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_146)   --->   "%underflow_146 = and i1 %xor_ln942_658, i1 %p_Result_737"   --->   Operation 6514 'and' 'underflow_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6515 [1/1] (0.00ns) (grouped into LUT with out node tp_V_440)   --->   "%select_ln392_437 = select i1 %overflow_291, i16 32767, i16 32768"   --->   Operation 6515 'select' 'select_ln392_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6516 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_146 = or i1 %overflow_291, i1 %underflow_146"   --->   Operation 6516 'or' 'or_ln392_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6517 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_440 = select i1 %or_ln392_146, i16 %select_ln392_437, i16 %tp_V_439"   --->   Operation 6517 'select' 'tp_V_440' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6518 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_411 = mul i32 %sext_ln1317_7, i32 %sext_ln198_19"   --->   Operation 6518 'mul' 'r_V_411' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6519 [1/1] (0.00ns)   --->   "%p_Result_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_411, i32 31"   --->   Operation 6519 'bitselect' 'p_Result_742' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6520 [1/1] (0.00ns)   --->   "%tp_V_441 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_411, i32 10, i32 25"   --->   Operation 6520 'partselect' 'tp_V_441' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6521 [1/1] (0.00ns)   --->   "%p_Result_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_411, i32 25"   --->   Operation 6521 'bitselect' 'p_Result_743' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6522 [1/1] (0.00ns)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_411, i32 9"   --->   Operation 6522 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6523 [1/1] (0.00ns)   --->   "%zext_ln423_147 = zext i1 %tmp_1146"   --->   Operation 6523 'zext' 'zext_ln423_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6524 [1/1] (0.85ns)   --->   "%tp_V_442 = add i16 %zext_ln423_147, i16 %tp_V_441"   --->   Operation 6524 'add' 'tp_V_442' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6525 [1/1] (0.00ns)   --->   "%p_Result_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_442, i32 15"   --->   Operation 6525 'bitselect' 'p_Result_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6526 [1/1] (0.28ns)   --->   "%xor_ln942_294 = xor i1 %p_Result_744, i1 1"   --->   Operation 6526 'xor' 'xor_ln942_294' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6527 [1/1] (0.28ns)   --->   "%carry_295 = and i1 %p_Result_743, i1 %xor_ln942_294"   --->   Operation 6527 'and' 'carry_295' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6528 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_411, i32 27, i32 31"   --->   Operation 6528 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6529 [1/1] (0.75ns)   --->   "%Range2_all_ones_147 = icmp_eq  i5 %tmp_439, i5 31"   --->   Operation 6529 'icmp' 'Range2_all_ones_147' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6530 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_411, i32 26, i32 31"   --->   Operation 6530 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6531 [1/1] (0.78ns)   --->   "%Range1_all_ones_293 = icmp_eq  i6 %tmp_440, i6 63"   --->   Operation 6531 'icmp' 'Range1_all_ones_293' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6532 [1/1] (0.78ns)   --->   "%Range1_all_zeros_147 = icmp_eq  i6 %tmp_440, i6 0"   --->   Operation 6532 'icmp' 'Range1_all_zeros_147' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6533 [1/1] (0.00ns) (grouped into LUT with out node overflow_293)   --->   "%deleted_zeros_147 = select i1 %carry_295, i1 %Range1_all_ones_293, i1 %Range1_all_zeros_147"   --->   Operation 6533 'select' 'deleted_zeros_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_147)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_411, i32 26"   --->   Operation 6534 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_147)   --->   "%xor_ln936_147 = xor i1 %tmp_1148, i1 1"   --->   Operation 6535 'xor' 'xor_ln936_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6536 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_147)   --->   "%and_ln936_147 = and i1 %Range2_all_ones_147, i1 %xor_ln936_147"   --->   Operation 6536 'and' 'and_ln936_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_147)   --->   "%deleted_ones_293 = select i1 %carry_295, i1 %and_ln936_147, i1 %Range1_all_ones_293"   --->   Operation 6537 'select' 'deleted_ones_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_147)   --->   "%and_ln937_147 = and i1 %carry_295, i1 %Range1_all_ones_293"   --->   Operation 6538 'and' 'and_ln937_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node overflow_293)   --->   "%xor_ln941_440 = xor i1 %deleted_zeros_147, i1 1"   --->   Operation 6539 'xor' 'xor_ln941_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node overflow_293)   --->   "%or_ln941_147 = or i1 %p_Result_744, i1 %xor_ln941_440"   --->   Operation 6540 'or' 'or_ln941_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6541 [1/1] (0.00ns) (grouped into LUT with out node overflow_293)   --->   "%xor_ln941_441 = xor i1 %p_Result_742, i1 1"   --->   Operation 6541 'xor' 'xor_ln941_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6542 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_293 = and i1 %or_ln941_147, i1 %xor_ln941_441"   --->   Operation 6542 'and' 'overflow_293' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_147)   --->   "%xor_ln942_295 = xor i1 %deleted_ones_293, i1 1"   --->   Operation 6543 'xor' 'xor_ln942_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6544 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_147 = or i1 %xor_ln942_294, i1 %xor_ln942_295"   --->   Operation 6544 'or' 'or_ln942_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_147)   --->   "%xor_ln942_659 = xor i1 %and_ln937_147, i1 %or_ln942_147"   --->   Operation 6545 'xor' 'xor_ln942_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_147)   --->   "%underflow_147 = and i1 %xor_ln942_659, i1 %p_Result_742"   --->   Operation 6546 'and' 'underflow_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6547 [1/1] (0.00ns) (grouped into LUT with out node tp_V_443)   --->   "%select_ln392_440 = select i1 %overflow_293, i16 32767, i16 32768"   --->   Operation 6547 'select' 'select_ln392_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6548 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_147 = or i1 %overflow_293, i1 %underflow_147"   --->   Operation 6548 'or' 'or_ln392_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6549 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_443 = select i1 %or_ln392_147, i16 %select_ln392_440, i16 %tp_V_442"   --->   Operation 6549 'select' 'tp_V_443' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6550 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_412 = mul i32 %sext_ln1317_4, i32 %sext_ln198_20"   --->   Operation 6550 'mul' 'r_V_412' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6551 [1/1] (0.00ns)   --->   "%p_Result_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_412, i32 31"   --->   Operation 6551 'bitselect' 'p_Result_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6552 [1/1] (0.00ns)   --->   "%tp_V_444 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_412, i32 10, i32 25"   --->   Operation 6552 'partselect' 'tp_V_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6553 [1/1] (0.00ns)   --->   "%p_Result_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_412, i32 25"   --->   Operation 6553 'bitselect' 'p_Result_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6554 [1/1] (0.00ns)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_412, i32 9"   --->   Operation 6554 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6555 [1/1] (0.00ns)   --->   "%zext_ln423_148 = zext i1 %tmp_1155"   --->   Operation 6555 'zext' 'zext_ln423_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6556 [1/1] (0.85ns)   --->   "%tp_V_445 = add i16 %zext_ln423_148, i16 %tp_V_444"   --->   Operation 6556 'add' 'tp_V_445' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6557 [1/1] (0.00ns)   --->   "%p_Result_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_445, i32 15"   --->   Operation 6557 'bitselect' 'p_Result_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6558 [1/1] (0.28ns)   --->   "%xor_ln942_296 = xor i1 %p_Result_751, i1 1"   --->   Operation 6558 'xor' 'xor_ln942_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6559 [1/1] (0.28ns)   --->   "%carry_297 = and i1 %p_Result_750, i1 %xor_ln942_296"   --->   Operation 6559 'and' 'carry_297' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6560 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_412, i32 27, i32 31"   --->   Operation 6560 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6561 [1/1] (0.75ns)   --->   "%Range2_all_ones_148 = icmp_eq  i5 %tmp_442, i5 31"   --->   Operation 6561 'icmp' 'Range2_all_ones_148' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6562 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_412, i32 26, i32 31"   --->   Operation 6562 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6563 [1/1] (0.78ns)   --->   "%Range1_all_ones_296 = icmp_eq  i6 %tmp_445, i6 63"   --->   Operation 6563 'icmp' 'Range1_all_ones_296' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6564 [1/1] (0.78ns)   --->   "%Range1_all_zeros_148 = icmp_eq  i6 %tmp_445, i6 0"   --->   Operation 6564 'icmp' 'Range1_all_zeros_148' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6565 [1/1] (0.00ns) (grouped into LUT with out node overflow_296)   --->   "%deleted_zeros_148 = select i1 %carry_297, i1 %Range1_all_ones_296, i1 %Range1_all_zeros_148"   --->   Operation 6565 'select' 'deleted_zeros_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_148)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_412, i32 26"   --->   Operation 6566 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6567 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_148)   --->   "%xor_ln936_148 = xor i1 %tmp_1157, i1 1"   --->   Operation 6567 'xor' 'xor_ln936_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6568 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_148)   --->   "%and_ln936_148 = and i1 %Range2_all_ones_148, i1 %xor_ln936_148"   --->   Operation 6568 'and' 'and_ln936_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6569 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_148)   --->   "%deleted_ones_296 = select i1 %carry_297, i1 %and_ln936_148, i1 %Range1_all_ones_296"   --->   Operation 6569 'select' 'deleted_ones_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6570 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_148)   --->   "%and_ln937_148 = and i1 %carry_297, i1 %Range1_all_ones_296"   --->   Operation 6570 'and' 'and_ln937_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6571 [1/1] (0.00ns) (grouped into LUT with out node overflow_296)   --->   "%xor_ln941_444 = xor i1 %deleted_zeros_148, i1 1"   --->   Operation 6571 'xor' 'xor_ln941_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6572 [1/1] (0.00ns) (grouped into LUT with out node overflow_296)   --->   "%or_ln941_148 = or i1 %p_Result_751, i1 %xor_ln941_444"   --->   Operation 6572 'or' 'or_ln941_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6573 [1/1] (0.00ns) (grouped into LUT with out node overflow_296)   --->   "%xor_ln941_445 = xor i1 %p_Result_749, i1 1"   --->   Operation 6573 'xor' 'xor_ln941_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6574 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_296 = and i1 %or_ln941_148, i1 %xor_ln941_445"   --->   Operation 6574 'and' 'overflow_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6575 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_148)   --->   "%xor_ln942_297 = xor i1 %deleted_ones_296, i1 1"   --->   Operation 6575 'xor' 'xor_ln942_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6576 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_148 = or i1 %xor_ln942_296, i1 %xor_ln942_297"   --->   Operation 6576 'or' 'or_ln942_148' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6577 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_148)   --->   "%xor_ln942_660 = xor i1 %and_ln937_148, i1 %or_ln942_148"   --->   Operation 6577 'xor' 'xor_ln942_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_148)   --->   "%underflow_148 = and i1 %xor_ln942_660, i1 %p_Result_749"   --->   Operation 6578 'and' 'underflow_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node tp_V_446)   --->   "%select_ln392_444 = select i1 %overflow_296, i16 32767, i16 32768"   --->   Operation 6579 'select' 'select_ln392_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6580 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_148 = or i1 %overflow_296, i1 %underflow_148"   --->   Operation 6580 'or' 'or_ln392_148' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6581 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_446 = select i1 %or_ln392_148, i16 %select_ln392_444, i16 %tp_V_445"   --->   Operation 6581 'select' 'tp_V_446' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6582 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_413 = mul i32 %sext_ln1317_5, i32 %sext_ln198_21"   --->   Operation 6582 'mul' 'r_V_413' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6583 [1/1] (0.00ns)   --->   "%p_Result_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_413, i32 31"   --->   Operation 6583 'bitselect' 'p_Result_752' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6584 [1/1] (0.00ns)   --->   "%tp_V_447 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_413, i32 10, i32 25"   --->   Operation 6584 'partselect' 'tp_V_447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6585 [1/1] (0.00ns)   --->   "%p_Result_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_413, i32 25"   --->   Operation 6585 'bitselect' 'p_Result_753' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6586 [1/1] (0.00ns)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_413, i32 9"   --->   Operation 6586 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6587 [1/1] (0.00ns)   --->   "%zext_ln423_149 = zext i1 %tmp_1160"   --->   Operation 6587 'zext' 'zext_ln423_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6588 [1/1] (0.85ns)   --->   "%tp_V_448 = add i16 %zext_ln423_149, i16 %tp_V_447"   --->   Operation 6588 'add' 'tp_V_448' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6589 [1/1] (0.00ns)   --->   "%p_Result_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_448, i32 15"   --->   Operation 6589 'bitselect' 'p_Result_754' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6590 [1/1] (0.28ns)   --->   "%xor_ln942_298 = xor i1 %p_Result_754, i1 1"   --->   Operation 6590 'xor' 'xor_ln942_298' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6591 [1/1] (0.28ns)   --->   "%carry_299 = and i1 %p_Result_753, i1 %xor_ln942_298"   --->   Operation 6591 'and' 'carry_299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6592 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_413, i32 27, i32 31"   --->   Operation 6592 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6593 [1/1] (0.75ns)   --->   "%Range2_all_ones_149 = icmp_eq  i5 %tmp_446, i5 31"   --->   Operation 6593 'icmp' 'Range2_all_ones_149' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6594 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_413, i32 26, i32 31"   --->   Operation 6594 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6595 [1/1] (0.78ns)   --->   "%Range1_all_ones_297 = icmp_eq  i6 %tmp_447, i6 63"   --->   Operation 6595 'icmp' 'Range1_all_ones_297' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6596 [1/1] (0.78ns)   --->   "%Range1_all_zeros_149 = icmp_eq  i6 %tmp_447, i6 0"   --->   Operation 6596 'icmp' 'Range1_all_zeros_149' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node overflow_297)   --->   "%deleted_zeros_149 = select i1 %carry_299, i1 %Range1_all_ones_297, i1 %Range1_all_zeros_149"   --->   Operation 6597 'select' 'deleted_zeros_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6598 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_149)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_413, i32 26"   --->   Operation 6598 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6599 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_149)   --->   "%xor_ln936_149 = xor i1 %tmp_1162, i1 1"   --->   Operation 6599 'xor' 'xor_ln936_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_149)   --->   "%and_ln936_149 = and i1 %Range2_all_ones_149, i1 %xor_ln936_149"   --->   Operation 6600 'and' 'and_ln936_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_149)   --->   "%deleted_ones_297 = select i1 %carry_299, i1 %and_ln936_149, i1 %Range1_all_ones_297"   --->   Operation 6601 'select' 'deleted_ones_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6602 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_149)   --->   "%and_ln937_149 = and i1 %carry_299, i1 %Range1_all_ones_297"   --->   Operation 6602 'and' 'and_ln937_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6603 [1/1] (0.00ns) (grouped into LUT with out node overflow_297)   --->   "%xor_ln941_446 = xor i1 %deleted_zeros_149, i1 1"   --->   Operation 6603 'xor' 'xor_ln941_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6604 [1/1] (0.00ns) (grouped into LUT with out node overflow_297)   --->   "%or_ln941_149 = or i1 %p_Result_754, i1 %xor_ln941_446"   --->   Operation 6604 'or' 'or_ln941_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6605 [1/1] (0.00ns) (grouped into LUT with out node overflow_297)   --->   "%xor_ln941_447 = xor i1 %p_Result_752, i1 1"   --->   Operation 6605 'xor' 'xor_ln941_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6606 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_297 = and i1 %or_ln941_149, i1 %xor_ln941_447"   --->   Operation 6606 'and' 'overflow_297' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6607 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_149)   --->   "%xor_ln942_299 = xor i1 %deleted_ones_297, i1 1"   --->   Operation 6607 'xor' 'xor_ln942_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6608 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_149 = or i1 %xor_ln942_298, i1 %xor_ln942_299"   --->   Operation 6608 'or' 'or_ln942_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6609 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_149)   --->   "%xor_ln942_661 = xor i1 %and_ln937_149, i1 %or_ln942_149"   --->   Operation 6609 'xor' 'xor_ln942_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6610 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_149)   --->   "%underflow_149 = and i1 %xor_ln942_661, i1 %p_Result_752"   --->   Operation 6610 'and' 'underflow_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6611 [1/1] (0.00ns) (grouped into LUT with out node tp_V_449)   --->   "%select_ln392_446 = select i1 %overflow_297, i16 32767, i16 32768"   --->   Operation 6611 'select' 'select_ln392_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6612 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_149 = or i1 %overflow_297, i1 %underflow_149"   --->   Operation 6612 'or' 'or_ln392_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6613 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_449 = select i1 %or_ln392_149, i16 %select_ln392_446, i16 %tp_V_448"   --->   Operation 6613 'select' 'tp_V_449' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6614 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_414 = mul i32 %sext_ln1317_6, i32 %sext_ln198_22"   --->   Operation 6614 'mul' 'r_V_414' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6615 [1/1] (0.00ns)   --->   "%p_Result_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_414, i32 31"   --->   Operation 6615 'bitselect' 'p_Result_757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6616 [1/1] (0.00ns)   --->   "%tp_V_450 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_414, i32 10, i32 25"   --->   Operation 6616 'partselect' 'tp_V_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6617 [1/1] (0.00ns)   --->   "%p_Result_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_414, i32 25"   --->   Operation 6617 'bitselect' 'p_Result_758' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6618 [1/1] (0.00ns)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_414, i32 9"   --->   Operation 6618 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6619 [1/1] (0.00ns)   --->   "%zext_ln423_150 = zext i1 %tmp_1167"   --->   Operation 6619 'zext' 'zext_ln423_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6620 [1/1] (0.85ns)   --->   "%tp_V_451 = add i16 %zext_ln423_150, i16 %tp_V_450"   --->   Operation 6620 'add' 'tp_V_451' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6621 [1/1] (0.00ns)   --->   "%p_Result_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_451, i32 15"   --->   Operation 6621 'bitselect' 'p_Result_759' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6622 [1/1] (0.28ns)   --->   "%xor_ln942_300 = xor i1 %p_Result_759, i1 1"   --->   Operation 6622 'xor' 'xor_ln942_300' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6623 [1/1] (0.28ns)   --->   "%carry_301 = and i1 %p_Result_758, i1 %xor_ln942_300"   --->   Operation 6623 'and' 'carry_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6624 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_414, i32 27, i32 31"   --->   Operation 6624 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6625 [1/1] (0.75ns)   --->   "%Range2_all_ones_150 = icmp_eq  i5 %tmp_448, i5 31"   --->   Operation 6625 'icmp' 'Range2_all_ones_150' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6626 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_414, i32 26, i32 31"   --->   Operation 6626 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6627 [1/1] (0.78ns)   --->   "%Range1_all_ones_299 = icmp_eq  i6 %tmp_450, i6 63"   --->   Operation 6627 'icmp' 'Range1_all_ones_299' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6628 [1/1] (0.78ns)   --->   "%Range1_all_zeros_150 = icmp_eq  i6 %tmp_450, i6 0"   --->   Operation 6628 'icmp' 'Range1_all_zeros_150' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6629 [1/1] (0.00ns) (grouped into LUT with out node overflow_299)   --->   "%deleted_zeros_150 = select i1 %carry_301, i1 %Range1_all_ones_299, i1 %Range1_all_zeros_150"   --->   Operation 6629 'select' 'deleted_zeros_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_150)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_414, i32 26"   --->   Operation 6630 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_150)   --->   "%xor_ln936_150 = xor i1 %tmp_1169, i1 1"   --->   Operation 6631 'xor' 'xor_ln936_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_150)   --->   "%and_ln936_150 = and i1 %Range2_all_ones_150, i1 %xor_ln936_150"   --->   Operation 6632 'and' 'and_ln936_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_150)   --->   "%deleted_ones_299 = select i1 %carry_301, i1 %and_ln936_150, i1 %Range1_all_ones_299"   --->   Operation 6633 'select' 'deleted_ones_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_150)   --->   "%and_ln937_150 = and i1 %carry_301, i1 %Range1_all_ones_299"   --->   Operation 6634 'and' 'and_ln937_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node overflow_299)   --->   "%xor_ln941_449 = xor i1 %deleted_zeros_150, i1 1"   --->   Operation 6635 'xor' 'xor_ln941_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6636 [1/1] (0.00ns) (grouped into LUT with out node overflow_299)   --->   "%or_ln941_150 = or i1 %p_Result_759, i1 %xor_ln941_449"   --->   Operation 6636 'or' 'or_ln941_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node overflow_299)   --->   "%xor_ln941_450 = xor i1 %p_Result_757, i1 1"   --->   Operation 6637 'xor' 'xor_ln941_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6638 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_299 = and i1 %or_ln941_150, i1 %xor_ln941_450"   --->   Operation 6638 'and' 'overflow_299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_150)   --->   "%xor_ln942_301 = xor i1 %deleted_ones_299, i1 1"   --->   Operation 6639 'xor' 'xor_ln942_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6640 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_150 = or i1 %xor_ln942_300, i1 %xor_ln942_301"   --->   Operation 6640 'or' 'or_ln942_150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6641 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_150)   --->   "%xor_ln942_662 = xor i1 %and_ln937_150, i1 %or_ln942_150"   --->   Operation 6641 'xor' 'xor_ln942_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_150)   --->   "%underflow_150 = and i1 %xor_ln942_662, i1 %p_Result_757"   --->   Operation 6642 'and' 'underflow_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6643 [1/1] (0.00ns) (grouped into LUT with out node tp_V_452)   --->   "%select_ln392_449 = select i1 %overflow_299, i16 32767, i16 32768"   --->   Operation 6643 'select' 'select_ln392_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6644 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_150 = or i1 %overflow_299, i1 %underflow_150"   --->   Operation 6644 'or' 'or_ln392_150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6645 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_452 = select i1 %or_ln392_150, i16 %select_ln392_449, i16 %tp_V_451"   --->   Operation 6645 'select' 'tp_V_452' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6646 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_415 = mul i32 %sext_ln1317_7, i32 %sext_ln198_23"   --->   Operation 6646 'mul' 'r_V_415' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6647 [1/1] (0.00ns)   --->   "%p_Result_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_415, i32 31"   --->   Operation 6647 'bitselect' 'p_Result_762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6648 [1/1] (0.00ns)   --->   "%tp_V_453 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_415, i32 10, i32 25"   --->   Operation 6648 'partselect' 'tp_V_453' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6649 [1/1] (0.00ns)   --->   "%p_Result_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_415, i32 25"   --->   Operation 6649 'bitselect' 'p_Result_763' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6650 [1/1] (0.00ns)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_415, i32 9"   --->   Operation 6650 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6651 [1/1] (0.00ns)   --->   "%zext_ln423_151 = zext i1 %tmp_1174"   --->   Operation 6651 'zext' 'zext_ln423_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6652 [1/1] (0.85ns)   --->   "%tp_V_454 = add i16 %zext_ln423_151, i16 %tp_V_453"   --->   Operation 6652 'add' 'tp_V_454' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6653 [1/1] (0.00ns)   --->   "%p_Result_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_454, i32 15"   --->   Operation 6653 'bitselect' 'p_Result_764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6654 [1/1] (0.28ns)   --->   "%xor_ln942_302 = xor i1 %p_Result_764, i1 1"   --->   Operation 6654 'xor' 'xor_ln942_302' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6655 [1/1] (0.28ns)   --->   "%carry_303 = and i1 %p_Result_763, i1 %xor_ln942_302"   --->   Operation 6655 'and' 'carry_303' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6656 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_415, i32 27, i32 31"   --->   Operation 6656 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6657 [1/1] (0.75ns)   --->   "%Range2_all_ones_151 = icmp_eq  i5 %tmp_452, i5 31"   --->   Operation 6657 'icmp' 'Range2_all_ones_151' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6658 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_415, i32 26, i32 31"   --->   Operation 6658 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6659 [1/1] (0.78ns)   --->   "%Range1_all_ones_301 = icmp_eq  i6 %tmp_454, i6 63"   --->   Operation 6659 'icmp' 'Range1_all_ones_301' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6660 [1/1] (0.78ns)   --->   "%Range1_all_zeros_151 = icmp_eq  i6 %tmp_454, i6 0"   --->   Operation 6660 'icmp' 'Range1_all_zeros_151' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6661 [1/1] (0.00ns) (grouped into LUT with out node overflow_301)   --->   "%deleted_zeros_151 = select i1 %carry_303, i1 %Range1_all_ones_301, i1 %Range1_all_zeros_151"   --->   Operation 6661 'select' 'deleted_zeros_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_151)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_415, i32 26"   --->   Operation 6662 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_151)   --->   "%xor_ln936_151 = xor i1 %tmp_1176, i1 1"   --->   Operation 6663 'xor' 'xor_ln936_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6664 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_151)   --->   "%and_ln936_151 = and i1 %Range2_all_ones_151, i1 %xor_ln936_151"   --->   Operation 6664 'and' 'and_ln936_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6665 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_151)   --->   "%deleted_ones_301 = select i1 %carry_303, i1 %and_ln936_151, i1 %Range1_all_ones_301"   --->   Operation 6665 'select' 'deleted_ones_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_151)   --->   "%and_ln937_151 = and i1 %carry_303, i1 %Range1_all_ones_301"   --->   Operation 6666 'and' 'and_ln937_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node overflow_301)   --->   "%xor_ln941_452 = xor i1 %deleted_zeros_151, i1 1"   --->   Operation 6667 'xor' 'xor_ln941_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6668 [1/1] (0.00ns) (grouped into LUT with out node overflow_301)   --->   "%or_ln941_151 = or i1 %p_Result_764, i1 %xor_ln941_452"   --->   Operation 6668 'or' 'or_ln941_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6669 [1/1] (0.00ns) (grouped into LUT with out node overflow_301)   --->   "%xor_ln941_453 = xor i1 %p_Result_762, i1 1"   --->   Operation 6669 'xor' 'xor_ln941_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6670 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_301 = and i1 %or_ln941_151, i1 %xor_ln941_453"   --->   Operation 6670 'and' 'overflow_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_151)   --->   "%xor_ln942_303 = xor i1 %deleted_ones_301, i1 1"   --->   Operation 6671 'xor' 'xor_ln942_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6672 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_151 = or i1 %xor_ln942_302, i1 %xor_ln942_303"   --->   Operation 6672 'or' 'or_ln942_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_151)   --->   "%xor_ln942_663 = xor i1 %and_ln937_151, i1 %or_ln942_151"   --->   Operation 6673 'xor' 'xor_ln942_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6674 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_151)   --->   "%underflow_151 = and i1 %xor_ln942_663, i1 %p_Result_762"   --->   Operation 6674 'and' 'underflow_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node tp_V_455)   --->   "%select_ln392_452 = select i1 %overflow_301, i16 32767, i16 32768"   --->   Operation 6675 'select' 'select_ln392_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6676 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_151 = or i1 %overflow_301, i1 %underflow_151"   --->   Operation 6676 'or' 'or_ln392_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6677 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_455 = select i1 %or_ln392_151, i16 %select_ln392_452, i16 %tp_V_454"   --->   Operation 6677 'select' 'tp_V_455' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6678 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_416 = mul i32 %sext_ln1317_4, i32 %sext_ln198_24"   --->   Operation 6678 'mul' 'r_V_416' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6679 [1/1] (0.00ns)   --->   "%p_Result_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_416, i32 31"   --->   Operation 6679 'bitselect' 'p_Result_769' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6680 [1/1] (0.00ns)   --->   "%tp_V_456 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_416, i32 10, i32 25"   --->   Operation 6680 'partselect' 'tp_V_456' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6681 [1/1] (0.00ns)   --->   "%p_Result_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_416, i32 25"   --->   Operation 6681 'bitselect' 'p_Result_770' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6682 [1/1] (0.00ns)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_416, i32 9"   --->   Operation 6682 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6683 [1/1] (0.00ns)   --->   "%zext_ln423_152 = zext i1 %tmp_1183"   --->   Operation 6683 'zext' 'zext_ln423_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6684 [1/1] (0.85ns)   --->   "%tp_V_457 = add i16 %zext_ln423_152, i16 %tp_V_456"   --->   Operation 6684 'add' 'tp_V_457' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6685 [1/1] (0.00ns)   --->   "%p_Result_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_457, i32 15"   --->   Operation 6685 'bitselect' 'p_Result_771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6686 [1/1] (0.28ns)   --->   "%xor_ln942_304 = xor i1 %p_Result_771, i1 1"   --->   Operation 6686 'xor' 'xor_ln942_304' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6687 [1/1] (0.28ns)   --->   "%carry_305 = and i1 %p_Result_770, i1 %xor_ln942_304"   --->   Operation 6687 'and' 'carry_305' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6688 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_416, i32 27, i32 31"   --->   Operation 6688 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6689 [1/1] (0.75ns)   --->   "%Range2_all_ones_152 = icmp_eq  i5 %tmp_455, i5 31"   --->   Operation 6689 'icmp' 'Range2_all_ones_152' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6690 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_416, i32 26, i32 31"   --->   Operation 6690 'partselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6691 [1/1] (0.78ns)   --->   "%Range1_all_ones_304 = icmp_eq  i6 %tmp_456, i6 63"   --->   Operation 6691 'icmp' 'Range1_all_ones_304' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6692 [1/1] (0.78ns)   --->   "%Range1_all_zeros_152 = icmp_eq  i6 %tmp_456, i6 0"   --->   Operation 6692 'icmp' 'Range1_all_zeros_152' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6693 [1/1] (0.00ns) (grouped into LUT with out node overflow_304)   --->   "%deleted_zeros_152 = select i1 %carry_305, i1 %Range1_all_ones_304, i1 %Range1_all_zeros_152"   --->   Operation 6693 'select' 'deleted_zeros_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6694 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_152)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_416, i32 26"   --->   Operation 6694 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_152)   --->   "%xor_ln936_152 = xor i1 %tmp_1185, i1 1"   --->   Operation 6695 'xor' 'xor_ln936_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6696 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_152)   --->   "%and_ln936_152 = and i1 %Range2_all_ones_152, i1 %xor_ln936_152"   --->   Operation 6696 'and' 'and_ln936_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6697 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_152)   --->   "%deleted_ones_304 = select i1 %carry_305, i1 %and_ln936_152, i1 %Range1_all_ones_304"   --->   Operation 6697 'select' 'deleted_ones_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6698 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_152)   --->   "%and_ln937_152 = and i1 %carry_305, i1 %Range1_all_ones_304"   --->   Operation 6698 'and' 'and_ln937_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6699 [1/1] (0.00ns) (grouped into LUT with out node overflow_304)   --->   "%xor_ln941_456 = xor i1 %deleted_zeros_152, i1 1"   --->   Operation 6699 'xor' 'xor_ln941_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6700 [1/1] (0.00ns) (grouped into LUT with out node overflow_304)   --->   "%or_ln941_152 = or i1 %p_Result_771, i1 %xor_ln941_456"   --->   Operation 6700 'or' 'or_ln941_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6701 [1/1] (0.00ns) (grouped into LUT with out node overflow_304)   --->   "%xor_ln941_457 = xor i1 %p_Result_769, i1 1"   --->   Operation 6701 'xor' 'xor_ln941_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6702 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_304 = and i1 %or_ln941_152, i1 %xor_ln941_457"   --->   Operation 6702 'and' 'overflow_304' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6703 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_152)   --->   "%xor_ln942_305 = xor i1 %deleted_ones_304, i1 1"   --->   Operation 6703 'xor' 'xor_ln942_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6704 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_152 = or i1 %xor_ln942_304, i1 %xor_ln942_305"   --->   Operation 6704 'or' 'or_ln942_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6705 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_152)   --->   "%xor_ln942_664 = xor i1 %and_ln937_152, i1 %or_ln942_152"   --->   Operation 6705 'xor' 'xor_ln942_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6706 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_152)   --->   "%underflow_152 = and i1 %xor_ln942_664, i1 %p_Result_769"   --->   Operation 6706 'and' 'underflow_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6707 [1/1] (0.00ns) (grouped into LUT with out node tp_V_458)   --->   "%select_ln392_456 = select i1 %overflow_304, i16 32767, i16 32768"   --->   Operation 6707 'select' 'select_ln392_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6708 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_152 = or i1 %overflow_304, i1 %underflow_152"   --->   Operation 6708 'or' 'or_ln392_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6709 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_458 = select i1 %or_ln392_152, i16 %select_ln392_456, i16 %tp_V_457"   --->   Operation 6709 'select' 'tp_V_458' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6710 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_417 = mul i32 %sext_ln1317_5, i32 %sext_ln198_25"   --->   Operation 6710 'mul' 'r_V_417' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6711 [1/1] (0.00ns)   --->   "%p_Result_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_417, i32 31"   --->   Operation 6711 'bitselect' 'p_Result_772' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6712 [1/1] (0.00ns)   --->   "%tp_V_459 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_417, i32 10, i32 25"   --->   Operation 6712 'partselect' 'tp_V_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6713 [1/1] (0.00ns)   --->   "%p_Result_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_417, i32 25"   --->   Operation 6713 'bitselect' 'p_Result_773' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6714 [1/1] (0.00ns)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_417, i32 9"   --->   Operation 6714 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6715 [1/1] (0.00ns)   --->   "%zext_ln423_153 = zext i1 %tmp_1188"   --->   Operation 6715 'zext' 'zext_ln423_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6716 [1/1] (0.85ns)   --->   "%tp_V_460 = add i16 %zext_ln423_153, i16 %tp_V_459"   --->   Operation 6716 'add' 'tp_V_460' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6717 [1/1] (0.00ns)   --->   "%p_Result_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_460, i32 15"   --->   Operation 6717 'bitselect' 'p_Result_774' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6718 [1/1] (0.28ns)   --->   "%xor_ln942_306 = xor i1 %p_Result_774, i1 1"   --->   Operation 6718 'xor' 'xor_ln942_306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6719 [1/1] (0.28ns)   --->   "%carry_307 = and i1 %p_Result_773, i1 %xor_ln942_306"   --->   Operation 6719 'and' 'carry_307' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6720 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_417, i32 27, i32 31"   --->   Operation 6720 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6721 [1/1] (0.75ns)   --->   "%Range2_all_ones_153 = icmp_eq  i5 %tmp_457, i5 31"   --->   Operation 6721 'icmp' 'Range2_all_ones_153' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6722 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_417, i32 26, i32 31"   --->   Operation 6722 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6723 [1/1] (0.78ns)   --->   "%Range1_all_ones_305 = icmp_eq  i6 %tmp_458, i6 63"   --->   Operation 6723 'icmp' 'Range1_all_ones_305' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6724 [1/1] (0.78ns)   --->   "%Range1_all_zeros_153 = icmp_eq  i6 %tmp_458, i6 0"   --->   Operation 6724 'icmp' 'Range1_all_zeros_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6725 [1/1] (0.00ns) (grouped into LUT with out node overflow_305)   --->   "%deleted_zeros_153 = select i1 %carry_307, i1 %Range1_all_ones_305, i1 %Range1_all_zeros_153"   --->   Operation 6725 'select' 'deleted_zeros_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6726 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_153)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_417, i32 26"   --->   Operation 6726 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6727 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_153)   --->   "%xor_ln936_153 = xor i1 %tmp_1190, i1 1"   --->   Operation 6727 'xor' 'xor_ln936_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6728 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_153)   --->   "%and_ln936_153 = and i1 %Range2_all_ones_153, i1 %xor_ln936_153"   --->   Operation 6728 'and' 'and_ln936_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6729 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_153)   --->   "%deleted_ones_305 = select i1 %carry_307, i1 %and_ln936_153, i1 %Range1_all_ones_305"   --->   Operation 6729 'select' 'deleted_ones_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_153)   --->   "%and_ln937_153 = and i1 %carry_307, i1 %Range1_all_ones_305"   --->   Operation 6730 'and' 'and_ln937_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6731 [1/1] (0.00ns) (grouped into LUT with out node overflow_305)   --->   "%xor_ln941_458 = xor i1 %deleted_zeros_153, i1 1"   --->   Operation 6731 'xor' 'xor_ln941_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node overflow_305)   --->   "%or_ln941_153 = or i1 %p_Result_774, i1 %xor_ln941_458"   --->   Operation 6732 'or' 'or_ln941_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6733 [1/1] (0.00ns) (grouped into LUT with out node overflow_305)   --->   "%xor_ln941_459 = xor i1 %p_Result_772, i1 1"   --->   Operation 6733 'xor' 'xor_ln941_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6734 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_305 = and i1 %or_ln941_153, i1 %xor_ln941_459"   --->   Operation 6734 'and' 'overflow_305' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_153)   --->   "%xor_ln942_307 = xor i1 %deleted_ones_305, i1 1"   --->   Operation 6735 'xor' 'xor_ln942_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6736 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_153 = or i1 %xor_ln942_306, i1 %xor_ln942_307"   --->   Operation 6736 'or' 'or_ln942_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6737 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_153)   --->   "%xor_ln942_665 = xor i1 %and_ln937_153, i1 %or_ln942_153"   --->   Operation 6737 'xor' 'xor_ln942_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6738 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_153)   --->   "%underflow_153 = and i1 %xor_ln942_665, i1 %p_Result_772"   --->   Operation 6738 'and' 'underflow_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6739 [1/1] (0.00ns) (grouped into LUT with out node tp_V_461)   --->   "%select_ln392_458 = select i1 %overflow_305, i16 32767, i16 32768"   --->   Operation 6739 'select' 'select_ln392_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6740 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_153 = or i1 %overflow_305, i1 %underflow_153"   --->   Operation 6740 'or' 'or_ln392_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6741 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_461 = select i1 %or_ln392_153, i16 %select_ln392_458, i16 %tp_V_460"   --->   Operation 6741 'select' 'tp_V_461' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6742 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_418 = mul i32 %sext_ln1317_6, i32 %sext_ln198_26"   --->   Operation 6742 'mul' 'r_V_418' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6743 [1/1] (0.00ns)   --->   "%p_Result_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_418, i32 31"   --->   Operation 6743 'bitselect' 'p_Result_777' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6744 [1/1] (0.00ns)   --->   "%tp_V_462 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_418, i32 10, i32 25"   --->   Operation 6744 'partselect' 'tp_V_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6745 [1/1] (0.00ns)   --->   "%p_Result_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_418, i32 25"   --->   Operation 6745 'bitselect' 'p_Result_778' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6746 [1/1] (0.00ns)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_418, i32 9"   --->   Operation 6746 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6747 [1/1] (0.00ns)   --->   "%zext_ln423_154 = zext i1 %tmp_1195"   --->   Operation 6747 'zext' 'zext_ln423_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6748 [1/1] (0.85ns)   --->   "%tp_V_463 = add i16 %zext_ln423_154, i16 %tp_V_462"   --->   Operation 6748 'add' 'tp_V_463' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6749 [1/1] (0.00ns)   --->   "%p_Result_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_463, i32 15"   --->   Operation 6749 'bitselect' 'p_Result_779' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6750 [1/1] (0.28ns)   --->   "%xor_ln942_308 = xor i1 %p_Result_779, i1 1"   --->   Operation 6750 'xor' 'xor_ln942_308' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6751 [1/1] (0.28ns)   --->   "%carry_309 = and i1 %p_Result_778, i1 %xor_ln942_308"   --->   Operation 6751 'and' 'carry_309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6752 [1/1] (0.00ns)   --->   "%tmp_460 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_418, i32 27, i32 31"   --->   Operation 6752 'partselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6753 [1/1] (0.75ns)   --->   "%Range2_all_ones_154 = icmp_eq  i5 %tmp_460, i5 31"   --->   Operation 6753 'icmp' 'Range2_all_ones_154' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6754 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_418, i32 26, i32 31"   --->   Operation 6754 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6755 [1/1] (0.78ns)   --->   "%Range1_all_ones_307 = icmp_eq  i6 %tmp_463, i6 63"   --->   Operation 6755 'icmp' 'Range1_all_ones_307' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6756 [1/1] (0.78ns)   --->   "%Range1_all_zeros_154 = icmp_eq  i6 %tmp_463, i6 0"   --->   Operation 6756 'icmp' 'Range1_all_zeros_154' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6757 [1/1] (0.00ns) (grouped into LUT with out node overflow_307)   --->   "%deleted_zeros_154 = select i1 %carry_309, i1 %Range1_all_ones_307, i1 %Range1_all_zeros_154"   --->   Operation 6757 'select' 'deleted_zeros_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_154)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_418, i32 26"   --->   Operation 6758 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_154)   --->   "%xor_ln936_154 = xor i1 %tmp_1197, i1 1"   --->   Operation 6759 'xor' 'xor_ln936_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6760 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_154)   --->   "%and_ln936_154 = and i1 %Range2_all_ones_154, i1 %xor_ln936_154"   --->   Operation 6760 'and' 'and_ln936_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_154)   --->   "%deleted_ones_307 = select i1 %carry_309, i1 %and_ln936_154, i1 %Range1_all_ones_307"   --->   Operation 6761 'select' 'deleted_ones_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6762 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_154)   --->   "%and_ln937_154 = and i1 %carry_309, i1 %Range1_all_ones_307"   --->   Operation 6762 'and' 'and_ln937_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node overflow_307)   --->   "%xor_ln941_461 = xor i1 %deleted_zeros_154, i1 1"   --->   Operation 6763 'xor' 'xor_ln941_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6764 [1/1] (0.00ns) (grouped into LUT with out node overflow_307)   --->   "%or_ln941_154 = or i1 %p_Result_779, i1 %xor_ln941_461"   --->   Operation 6764 'or' 'or_ln941_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6765 [1/1] (0.00ns) (grouped into LUT with out node overflow_307)   --->   "%xor_ln941_462 = xor i1 %p_Result_777, i1 1"   --->   Operation 6765 'xor' 'xor_ln941_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6766 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_307 = and i1 %or_ln941_154, i1 %xor_ln941_462"   --->   Operation 6766 'and' 'overflow_307' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_154)   --->   "%xor_ln942_309 = xor i1 %deleted_ones_307, i1 1"   --->   Operation 6767 'xor' 'xor_ln942_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6768 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_154 = or i1 %xor_ln942_308, i1 %xor_ln942_309"   --->   Operation 6768 'or' 'or_ln942_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6769 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_154)   --->   "%xor_ln942_666 = xor i1 %and_ln937_154, i1 %or_ln942_154"   --->   Operation 6769 'xor' 'xor_ln942_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6770 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_154)   --->   "%underflow_154 = and i1 %xor_ln942_666, i1 %p_Result_777"   --->   Operation 6770 'and' 'underflow_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6771 [1/1] (0.00ns) (grouped into LUT with out node tp_V_464)   --->   "%select_ln392_461 = select i1 %overflow_307, i16 32767, i16 32768"   --->   Operation 6771 'select' 'select_ln392_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6772 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_154 = or i1 %overflow_307, i1 %underflow_154"   --->   Operation 6772 'or' 'or_ln392_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6773 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_464 = select i1 %or_ln392_154, i16 %select_ln392_461, i16 %tp_V_463"   --->   Operation 6773 'select' 'tp_V_464' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6774 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_419 = mul i32 %sext_ln1317_7, i32 %sext_ln198_27"   --->   Operation 6774 'mul' 'r_V_419' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6775 [1/1] (0.00ns)   --->   "%p_Result_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_419, i32 31"   --->   Operation 6775 'bitselect' 'p_Result_782' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6776 [1/1] (0.00ns)   --->   "%tp_V_465 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_419, i32 10, i32 25"   --->   Operation 6776 'partselect' 'tp_V_465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6777 [1/1] (0.00ns)   --->   "%p_Result_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_419, i32 25"   --->   Operation 6777 'bitselect' 'p_Result_783' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6778 [1/1] (0.00ns)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_419, i32 9"   --->   Operation 6778 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6779 [1/1] (0.00ns)   --->   "%zext_ln423_155 = zext i1 %tmp_1202"   --->   Operation 6779 'zext' 'zext_ln423_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6780 [1/1] (0.85ns)   --->   "%tp_V_466 = add i16 %zext_ln423_155, i16 %tp_V_465"   --->   Operation 6780 'add' 'tp_V_466' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6781 [1/1] (0.00ns)   --->   "%p_Result_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_466, i32 15"   --->   Operation 6781 'bitselect' 'p_Result_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6782 [1/1] (0.28ns)   --->   "%xor_ln942_310 = xor i1 %p_Result_784, i1 1"   --->   Operation 6782 'xor' 'xor_ln942_310' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6783 [1/1] (0.28ns)   --->   "%carry_311 = and i1 %p_Result_783, i1 %xor_ln942_310"   --->   Operation 6783 'and' 'carry_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6784 [1/1] (0.00ns)   --->   "%tmp_464 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_419, i32 27, i32 31"   --->   Operation 6784 'partselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6785 [1/1] (0.75ns)   --->   "%Range2_all_ones_155 = icmp_eq  i5 %tmp_464, i5 31"   --->   Operation 6785 'icmp' 'Range2_all_ones_155' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6786 [1/1] (0.00ns)   --->   "%tmp_466 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_419, i32 26, i32 31"   --->   Operation 6786 'partselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6787 [1/1] (0.78ns)   --->   "%Range1_all_ones_309 = icmp_eq  i6 %tmp_466, i6 63"   --->   Operation 6787 'icmp' 'Range1_all_ones_309' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6788 [1/1] (0.78ns)   --->   "%Range1_all_zeros_155 = icmp_eq  i6 %tmp_466, i6 0"   --->   Operation 6788 'icmp' 'Range1_all_zeros_155' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6789 [1/1] (0.00ns) (grouped into LUT with out node overflow_309)   --->   "%deleted_zeros_155 = select i1 %carry_311, i1 %Range1_all_ones_309, i1 %Range1_all_zeros_155"   --->   Operation 6789 'select' 'deleted_zeros_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6790 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_155)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_419, i32 26"   --->   Operation 6790 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6791 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_155)   --->   "%xor_ln936_155 = xor i1 %tmp_1204, i1 1"   --->   Operation 6791 'xor' 'xor_ln936_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6792 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_155)   --->   "%and_ln936_155 = and i1 %Range2_all_ones_155, i1 %xor_ln936_155"   --->   Operation 6792 'and' 'and_ln936_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6793 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_155)   --->   "%deleted_ones_309 = select i1 %carry_311, i1 %and_ln936_155, i1 %Range1_all_ones_309"   --->   Operation 6793 'select' 'deleted_ones_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6794 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_155)   --->   "%and_ln937_155 = and i1 %carry_311, i1 %Range1_all_ones_309"   --->   Operation 6794 'and' 'and_ln937_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6795 [1/1] (0.00ns) (grouped into LUT with out node overflow_309)   --->   "%xor_ln941_464 = xor i1 %deleted_zeros_155, i1 1"   --->   Operation 6795 'xor' 'xor_ln941_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6796 [1/1] (0.00ns) (grouped into LUT with out node overflow_309)   --->   "%or_ln941_155 = or i1 %p_Result_784, i1 %xor_ln941_464"   --->   Operation 6796 'or' 'or_ln941_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6797 [1/1] (0.00ns) (grouped into LUT with out node overflow_309)   --->   "%xor_ln941_465 = xor i1 %p_Result_782, i1 1"   --->   Operation 6797 'xor' 'xor_ln941_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6798 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_309 = and i1 %or_ln941_155, i1 %xor_ln941_465"   --->   Operation 6798 'and' 'overflow_309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_155)   --->   "%xor_ln942_311 = xor i1 %deleted_ones_309, i1 1"   --->   Operation 6799 'xor' 'xor_ln942_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6800 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_155 = or i1 %xor_ln942_310, i1 %xor_ln942_311"   --->   Operation 6800 'or' 'or_ln942_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6801 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_155)   --->   "%xor_ln942_667 = xor i1 %and_ln937_155, i1 %or_ln942_155"   --->   Operation 6801 'xor' 'xor_ln942_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6802 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_155)   --->   "%underflow_155 = and i1 %xor_ln942_667, i1 %p_Result_782"   --->   Operation 6802 'and' 'underflow_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6803 [1/1] (0.00ns) (grouped into LUT with out node tp_V_467)   --->   "%select_ln392_464 = select i1 %overflow_309, i16 32767, i16 32768"   --->   Operation 6803 'select' 'select_ln392_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6804 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_155 = or i1 %overflow_309, i1 %underflow_155"   --->   Operation 6804 'or' 'or_ln392_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6805 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_467 = select i1 %or_ln392_155, i16 %select_ln392_464, i16 %tp_V_466"   --->   Operation 6805 'select' 'tp_V_467' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6806 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_420 = mul i32 %sext_ln1317_4, i32 %sext_ln198_28"   --->   Operation 6806 'mul' 'r_V_420' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6807 [1/1] (0.00ns)   --->   "%p_Result_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_420, i32 31"   --->   Operation 6807 'bitselect' 'p_Result_789' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6808 [1/1] (0.00ns)   --->   "%tp_V_468 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_420, i32 10, i32 25"   --->   Operation 6808 'partselect' 'tp_V_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6809 [1/1] (0.00ns)   --->   "%p_Result_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_420, i32 25"   --->   Operation 6809 'bitselect' 'p_Result_790' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6810 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_420, i32 9"   --->   Operation 6810 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6811 [1/1] (0.00ns)   --->   "%zext_ln423_156 = zext i1 %tmp_1211"   --->   Operation 6811 'zext' 'zext_ln423_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6812 [1/1] (0.85ns)   --->   "%tp_V_469 = add i16 %zext_ln423_156, i16 %tp_V_468"   --->   Operation 6812 'add' 'tp_V_469' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6813 [1/1] (0.00ns)   --->   "%p_Result_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_469, i32 15"   --->   Operation 6813 'bitselect' 'p_Result_791' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6814 [1/1] (0.28ns)   --->   "%xor_ln942_312 = xor i1 %p_Result_791, i1 1"   --->   Operation 6814 'xor' 'xor_ln942_312' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6815 [1/1] (0.28ns)   --->   "%carry_313 = and i1 %p_Result_790, i1 %xor_ln942_312"   --->   Operation 6815 'and' 'carry_313' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6816 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_420, i32 27, i32 31"   --->   Operation 6816 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6817 [1/1] (0.75ns)   --->   "%Range2_all_ones_156 = icmp_eq  i5 %tmp_468, i5 31"   --->   Operation 6817 'icmp' 'Range2_all_ones_156' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6818 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_420, i32 26, i32 31"   --->   Operation 6818 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6819 [1/1] (0.78ns)   --->   "%Range1_all_ones_312 = icmp_eq  i6 %tmp_469, i6 63"   --->   Operation 6819 'icmp' 'Range1_all_ones_312' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6820 [1/1] (0.78ns)   --->   "%Range1_all_zeros_156 = icmp_eq  i6 %tmp_469, i6 0"   --->   Operation 6820 'icmp' 'Range1_all_zeros_156' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6821 [1/1] (0.00ns) (grouped into LUT with out node overflow_312)   --->   "%deleted_zeros_156 = select i1 %carry_313, i1 %Range1_all_ones_312, i1 %Range1_all_zeros_156"   --->   Operation 6821 'select' 'deleted_zeros_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6822 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_156)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_420, i32 26"   --->   Operation 6822 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6823 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_156)   --->   "%xor_ln936_156 = xor i1 %tmp_1213, i1 1"   --->   Operation 6823 'xor' 'xor_ln936_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6824 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_156)   --->   "%and_ln936_156 = and i1 %Range2_all_ones_156, i1 %xor_ln936_156"   --->   Operation 6824 'and' 'and_ln936_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6825 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_156)   --->   "%deleted_ones_312 = select i1 %carry_313, i1 %and_ln936_156, i1 %Range1_all_ones_312"   --->   Operation 6825 'select' 'deleted_ones_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6826 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_156)   --->   "%and_ln937_156 = and i1 %carry_313, i1 %Range1_all_ones_312"   --->   Operation 6826 'and' 'and_ln937_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6827 [1/1] (0.00ns) (grouped into LUT with out node overflow_312)   --->   "%xor_ln941_468 = xor i1 %deleted_zeros_156, i1 1"   --->   Operation 6827 'xor' 'xor_ln941_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6828 [1/1] (0.00ns) (grouped into LUT with out node overflow_312)   --->   "%or_ln941_156 = or i1 %p_Result_791, i1 %xor_ln941_468"   --->   Operation 6828 'or' 'or_ln941_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6829 [1/1] (0.00ns) (grouped into LUT with out node overflow_312)   --->   "%xor_ln941_469 = xor i1 %p_Result_789, i1 1"   --->   Operation 6829 'xor' 'xor_ln941_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6830 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_312 = and i1 %or_ln941_156, i1 %xor_ln941_469"   --->   Operation 6830 'and' 'overflow_312' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_156)   --->   "%xor_ln942_313 = xor i1 %deleted_ones_312, i1 1"   --->   Operation 6831 'xor' 'xor_ln942_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6832 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_156 = or i1 %xor_ln942_312, i1 %xor_ln942_313"   --->   Operation 6832 'or' 'or_ln942_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6833 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_156)   --->   "%xor_ln942_668 = xor i1 %and_ln937_156, i1 %or_ln942_156"   --->   Operation 6833 'xor' 'xor_ln942_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6834 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_156)   --->   "%underflow_156 = and i1 %xor_ln942_668, i1 %p_Result_789"   --->   Operation 6834 'and' 'underflow_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6835 [1/1] (0.00ns) (grouped into LUT with out node tp_V_470)   --->   "%select_ln392_468 = select i1 %overflow_312, i16 32767, i16 32768"   --->   Operation 6835 'select' 'select_ln392_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6836 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_156 = or i1 %overflow_312, i1 %underflow_156"   --->   Operation 6836 'or' 'or_ln392_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6837 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_470 = select i1 %or_ln392_156, i16 %select_ln392_468, i16 %tp_V_469"   --->   Operation 6837 'select' 'tp_V_470' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6838 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_421 = mul i32 %sext_ln1317_5, i32 %sext_ln198_29"   --->   Operation 6838 'mul' 'r_V_421' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6839 [1/1] (0.00ns)   --->   "%p_Result_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_421, i32 31"   --->   Operation 6839 'bitselect' 'p_Result_792' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6840 [1/1] (0.00ns)   --->   "%tp_V_471 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_421, i32 10, i32 25"   --->   Operation 6840 'partselect' 'tp_V_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6841 [1/1] (0.00ns)   --->   "%p_Result_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_421, i32 25"   --->   Operation 6841 'bitselect' 'p_Result_793' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6842 [1/1] (0.00ns)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_421, i32 9"   --->   Operation 6842 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6843 [1/1] (0.00ns)   --->   "%zext_ln423_157 = zext i1 %tmp_1216"   --->   Operation 6843 'zext' 'zext_ln423_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6844 [1/1] (0.85ns)   --->   "%tp_V_472 = add i16 %zext_ln423_157, i16 %tp_V_471"   --->   Operation 6844 'add' 'tp_V_472' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6845 [1/1] (0.00ns)   --->   "%p_Result_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_472, i32 15"   --->   Operation 6845 'bitselect' 'p_Result_794' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6846 [1/1] (0.28ns)   --->   "%xor_ln942_314 = xor i1 %p_Result_794, i1 1"   --->   Operation 6846 'xor' 'xor_ln942_314' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6847 [1/1] (0.28ns)   --->   "%carry_315 = and i1 %p_Result_793, i1 %xor_ln942_314"   --->   Operation 6847 'and' 'carry_315' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6848 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_421, i32 27, i32 31"   --->   Operation 6848 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6849 [1/1] (0.75ns)   --->   "%Range2_all_ones_157 = icmp_eq  i5 %tmp_470, i5 31"   --->   Operation 6849 'icmp' 'Range2_all_ones_157' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6850 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_421, i32 26, i32 31"   --->   Operation 6850 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6851 [1/1] (0.78ns)   --->   "%Range1_all_ones_313 = icmp_eq  i6 %tmp_472, i6 63"   --->   Operation 6851 'icmp' 'Range1_all_ones_313' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6852 [1/1] (0.78ns)   --->   "%Range1_all_zeros_157 = icmp_eq  i6 %tmp_472, i6 0"   --->   Operation 6852 'icmp' 'Range1_all_zeros_157' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6853 [1/1] (0.00ns) (grouped into LUT with out node overflow_313)   --->   "%deleted_zeros_157 = select i1 %carry_315, i1 %Range1_all_ones_313, i1 %Range1_all_zeros_157"   --->   Operation 6853 'select' 'deleted_zeros_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6854 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_157)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_421, i32 26"   --->   Operation 6854 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6855 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_157)   --->   "%xor_ln936_157 = xor i1 %tmp_1218, i1 1"   --->   Operation 6855 'xor' 'xor_ln936_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6856 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_157)   --->   "%and_ln936_157 = and i1 %Range2_all_ones_157, i1 %xor_ln936_157"   --->   Operation 6856 'and' 'and_ln936_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6857 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_157)   --->   "%deleted_ones_313 = select i1 %carry_315, i1 %and_ln936_157, i1 %Range1_all_ones_313"   --->   Operation 6857 'select' 'deleted_ones_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6858 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_157)   --->   "%and_ln937_157 = and i1 %carry_315, i1 %Range1_all_ones_313"   --->   Operation 6858 'and' 'and_ln937_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6859 [1/1] (0.00ns) (grouped into LUT with out node overflow_313)   --->   "%xor_ln941_470 = xor i1 %deleted_zeros_157, i1 1"   --->   Operation 6859 'xor' 'xor_ln941_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6860 [1/1] (0.00ns) (grouped into LUT with out node overflow_313)   --->   "%or_ln941_157 = or i1 %p_Result_794, i1 %xor_ln941_470"   --->   Operation 6860 'or' 'or_ln941_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6861 [1/1] (0.00ns) (grouped into LUT with out node overflow_313)   --->   "%xor_ln941_471 = xor i1 %p_Result_792, i1 1"   --->   Operation 6861 'xor' 'xor_ln941_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6862 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_313 = and i1 %or_ln941_157, i1 %xor_ln941_471"   --->   Operation 6862 'and' 'overflow_313' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6863 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_157)   --->   "%xor_ln942_315 = xor i1 %deleted_ones_313, i1 1"   --->   Operation 6863 'xor' 'xor_ln942_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6864 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_157 = or i1 %xor_ln942_314, i1 %xor_ln942_315"   --->   Operation 6864 'or' 'or_ln942_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6865 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_157)   --->   "%xor_ln942_669 = xor i1 %and_ln937_157, i1 %or_ln942_157"   --->   Operation 6865 'xor' 'xor_ln942_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6866 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_157)   --->   "%underflow_157 = and i1 %xor_ln942_669, i1 %p_Result_792"   --->   Operation 6866 'and' 'underflow_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node tp_V_473)   --->   "%select_ln392_470 = select i1 %overflow_313, i16 32767, i16 32768"   --->   Operation 6867 'select' 'select_ln392_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6868 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_157 = or i1 %overflow_313, i1 %underflow_157"   --->   Operation 6868 'or' 'or_ln392_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6869 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_473 = select i1 %or_ln392_157, i16 %select_ln392_470, i16 %tp_V_472"   --->   Operation 6869 'select' 'tp_V_473' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6870 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_422 = mul i32 %sext_ln1317_6, i32 %sext_ln198_30"   --->   Operation 6870 'mul' 'r_V_422' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6871 [1/1] (0.00ns)   --->   "%p_Result_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_422, i32 31"   --->   Operation 6871 'bitselect' 'p_Result_797' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6872 [1/1] (0.00ns)   --->   "%tp_V_474 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_422, i32 10, i32 25"   --->   Operation 6872 'partselect' 'tp_V_474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6873 [1/1] (0.00ns)   --->   "%p_Result_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_422, i32 25"   --->   Operation 6873 'bitselect' 'p_Result_798' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6874 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_422, i32 9"   --->   Operation 6874 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6875 [1/1] (0.00ns)   --->   "%zext_ln423_158 = zext i1 %tmp_1223"   --->   Operation 6875 'zext' 'zext_ln423_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6876 [1/1] (0.85ns)   --->   "%tp_V_475 = add i16 %zext_ln423_158, i16 %tp_V_474"   --->   Operation 6876 'add' 'tp_V_475' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6877 [1/1] (0.00ns)   --->   "%p_Result_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_475, i32 15"   --->   Operation 6877 'bitselect' 'p_Result_799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6878 [1/1] (0.28ns)   --->   "%xor_ln942_316 = xor i1 %p_Result_799, i1 1"   --->   Operation 6878 'xor' 'xor_ln942_316' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6879 [1/1] (0.28ns)   --->   "%carry_317 = and i1 %p_Result_798, i1 %xor_ln942_316"   --->   Operation 6879 'and' 'carry_317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6880 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_422, i32 27, i32 31"   --->   Operation 6880 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6881 [1/1] (0.75ns)   --->   "%Range2_all_ones_158 = icmp_eq  i5 %tmp_474, i5 31"   --->   Operation 6881 'icmp' 'Range2_all_ones_158' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6882 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_422, i32 26, i32 31"   --->   Operation 6882 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6883 [1/1] (0.78ns)   --->   "%Range1_all_ones_315 = icmp_eq  i6 %tmp_476, i6 63"   --->   Operation 6883 'icmp' 'Range1_all_ones_315' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6884 [1/1] (0.78ns)   --->   "%Range1_all_zeros_158 = icmp_eq  i6 %tmp_476, i6 0"   --->   Operation 6884 'icmp' 'Range1_all_zeros_158' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6885 [1/1] (0.00ns) (grouped into LUT with out node overflow_315)   --->   "%deleted_zeros_158 = select i1 %carry_317, i1 %Range1_all_ones_315, i1 %Range1_all_zeros_158"   --->   Operation 6885 'select' 'deleted_zeros_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6886 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_158)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_422, i32 26"   --->   Operation 6886 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6887 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_158)   --->   "%xor_ln936_158 = xor i1 %tmp_1225, i1 1"   --->   Operation 6887 'xor' 'xor_ln936_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6888 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_158)   --->   "%and_ln936_158 = and i1 %Range2_all_ones_158, i1 %xor_ln936_158"   --->   Operation 6888 'and' 'and_ln936_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6889 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_158)   --->   "%deleted_ones_315 = select i1 %carry_317, i1 %and_ln936_158, i1 %Range1_all_ones_315"   --->   Operation 6889 'select' 'deleted_ones_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_158)   --->   "%and_ln937_158 = and i1 %carry_317, i1 %Range1_all_ones_315"   --->   Operation 6890 'and' 'and_ln937_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node overflow_315)   --->   "%xor_ln941_473 = xor i1 %deleted_zeros_158, i1 1"   --->   Operation 6891 'xor' 'xor_ln941_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node overflow_315)   --->   "%or_ln941_158 = or i1 %p_Result_799, i1 %xor_ln941_473"   --->   Operation 6892 'or' 'or_ln941_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6893 [1/1] (0.00ns) (grouped into LUT with out node overflow_315)   --->   "%xor_ln941_474 = xor i1 %p_Result_797, i1 1"   --->   Operation 6893 'xor' 'xor_ln941_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6894 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_315 = and i1 %or_ln941_158, i1 %xor_ln941_474"   --->   Operation 6894 'and' 'overflow_315' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6895 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_158)   --->   "%xor_ln942_317 = xor i1 %deleted_ones_315, i1 1"   --->   Operation 6895 'xor' 'xor_ln942_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6896 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_158 = or i1 %xor_ln942_316, i1 %xor_ln942_317"   --->   Operation 6896 'or' 'or_ln942_158' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6897 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_158)   --->   "%xor_ln942_670 = xor i1 %and_ln937_158, i1 %or_ln942_158"   --->   Operation 6897 'xor' 'xor_ln942_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6898 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_158)   --->   "%underflow_158 = and i1 %xor_ln942_670, i1 %p_Result_797"   --->   Operation 6898 'and' 'underflow_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6899 [1/1] (0.00ns) (grouped into LUT with out node tp_V_476)   --->   "%select_ln392_473 = select i1 %overflow_315, i16 32767, i16 32768"   --->   Operation 6899 'select' 'select_ln392_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6900 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_158 = or i1 %overflow_315, i1 %underflow_158"   --->   Operation 6900 'or' 'or_ln392_158' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6901 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_476 = select i1 %or_ln392_158, i16 %select_ln392_473, i16 %tp_V_475"   --->   Operation 6901 'select' 'tp_V_476' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6902 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_423 = mul i32 %sext_ln1317_7, i32 %sext_ln198_31"   --->   Operation 6902 'mul' 'r_V_423' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6903 [1/1] (0.00ns)   --->   "%p_Result_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_423, i32 31"   --->   Operation 6903 'bitselect' 'p_Result_802' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6904 [1/1] (0.00ns)   --->   "%tp_V_477 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_423, i32 10, i32 25"   --->   Operation 6904 'partselect' 'tp_V_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6905 [1/1] (0.00ns)   --->   "%p_Result_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_423, i32 25"   --->   Operation 6905 'bitselect' 'p_Result_803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6906 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_423, i32 9"   --->   Operation 6906 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6907 [1/1] (0.00ns)   --->   "%zext_ln423_159 = zext i1 %tmp_1230"   --->   Operation 6907 'zext' 'zext_ln423_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6908 [1/1] (0.85ns)   --->   "%tp_V_478 = add i16 %zext_ln423_159, i16 %tp_V_477"   --->   Operation 6908 'add' 'tp_V_478' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6909 [1/1] (0.00ns)   --->   "%p_Result_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_478, i32 15"   --->   Operation 6909 'bitselect' 'p_Result_804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6910 [1/1] (0.28ns)   --->   "%xor_ln942_318 = xor i1 %p_Result_804, i1 1"   --->   Operation 6910 'xor' 'xor_ln942_318' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6911 [1/1] (0.28ns)   --->   "%carry_319 = and i1 %p_Result_803, i1 %xor_ln942_318"   --->   Operation 6911 'and' 'carry_319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6912 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_423, i32 27, i32 31"   --->   Operation 6912 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6913 [1/1] (0.75ns)   --->   "%Range2_all_ones_159 = icmp_eq  i5 %tmp_477, i5 31"   --->   Operation 6913 'icmp' 'Range2_all_ones_159' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6914 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_423, i32 26, i32 31"   --->   Operation 6914 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6915 [1/1] (0.78ns)   --->   "%Range1_all_ones_317 = icmp_eq  i6 %tmp_478, i6 63"   --->   Operation 6915 'icmp' 'Range1_all_ones_317' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6916 [1/1] (0.78ns)   --->   "%Range1_all_zeros_159 = icmp_eq  i6 %tmp_478, i6 0"   --->   Operation 6916 'icmp' 'Range1_all_zeros_159' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6917 [1/1] (0.00ns) (grouped into LUT with out node overflow_317)   --->   "%deleted_zeros_159 = select i1 %carry_319, i1 %Range1_all_ones_317, i1 %Range1_all_zeros_159"   --->   Operation 6917 'select' 'deleted_zeros_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6918 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_159)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_423, i32 26"   --->   Operation 6918 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6919 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_159)   --->   "%xor_ln936_159 = xor i1 %tmp_1232, i1 1"   --->   Operation 6919 'xor' 'xor_ln936_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6920 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_159)   --->   "%and_ln936_159 = and i1 %Range2_all_ones_159, i1 %xor_ln936_159"   --->   Operation 6920 'and' 'and_ln936_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_159)   --->   "%deleted_ones_317 = select i1 %carry_319, i1 %and_ln936_159, i1 %Range1_all_ones_317"   --->   Operation 6921 'select' 'deleted_ones_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6922 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_159)   --->   "%and_ln937_159 = and i1 %carry_319, i1 %Range1_all_ones_317"   --->   Operation 6922 'and' 'and_ln937_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node overflow_317)   --->   "%xor_ln941_476 = xor i1 %deleted_zeros_159, i1 1"   --->   Operation 6923 'xor' 'xor_ln941_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node overflow_317)   --->   "%or_ln941_159 = or i1 %p_Result_804, i1 %xor_ln941_476"   --->   Operation 6924 'or' 'or_ln941_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6925 [1/1] (0.00ns) (grouped into LUT with out node overflow_317)   --->   "%xor_ln941_477 = xor i1 %p_Result_802, i1 1"   --->   Operation 6925 'xor' 'xor_ln941_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6926 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_317 = and i1 %or_ln941_159, i1 %xor_ln941_477"   --->   Operation 6926 'and' 'overflow_317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6927 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_159)   --->   "%xor_ln942_319 = xor i1 %deleted_ones_317, i1 1"   --->   Operation 6927 'xor' 'xor_ln942_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6928 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_159 = or i1 %xor_ln942_318, i1 %xor_ln942_319"   --->   Operation 6928 'or' 'or_ln942_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6929 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_159)   --->   "%xor_ln942_671 = xor i1 %and_ln937_159, i1 %or_ln942_159"   --->   Operation 6929 'xor' 'xor_ln942_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6930 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_159)   --->   "%underflow_159 = and i1 %xor_ln942_671, i1 %p_Result_802"   --->   Operation 6930 'and' 'underflow_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6931 [1/1] (0.00ns) (grouped into LUT with out node tp_V_479)   --->   "%select_ln392_476 = select i1 %overflow_317, i16 32767, i16 32768"   --->   Operation 6931 'select' 'select_ln392_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6932 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_159 = or i1 %overflow_317, i1 %underflow_159"   --->   Operation 6932 'or' 'or_ln392_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6933 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_479 = select i1 %or_ln392_159, i16 %select_ln392_476, i16 %tp_V_478"   --->   Operation 6933 'select' 'tp_V_479' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6934 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_424 = mul i32 %sext_ln1317_4, i32 %sext_ln198_32"   --->   Operation 6934 'mul' 'r_V_424' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6935 [1/1] (0.00ns)   --->   "%p_Result_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_424, i32 31"   --->   Operation 6935 'bitselect' 'p_Result_809' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6936 [1/1] (0.00ns)   --->   "%tp_V_480 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_424, i32 10, i32 25"   --->   Operation 6936 'partselect' 'tp_V_480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6937 [1/1] (0.00ns)   --->   "%p_Result_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_424, i32 25"   --->   Operation 6937 'bitselect' 'p_Result_810' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6938 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_424, i32 9"   --->   Operation 6938 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6939 [1/1] (0.00ns)   --->   "%zext_ln423_160 = zext i1 %tmp_1239"   --->   Operation 6939 'zext' 'zext_ln423_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6940 [1/1] (0.85ns)   --->   "%tp_V_481 = add i16 %zext_ln423_160, i16 %tp_V_480"   --->   Operation 6940 'add' 'tp_V_481' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6941 [1/1] (0.00ns)   --->   "%p_Result_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_481, i32 15"   --->   Operation 6941 'bitselect' 'p_Result_811' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6942 [1/1] (0.28ns)   --->   "%xor_ln942_320 = xor i1 %p_Result_811, i1 1"   --->   Operation 6942 'xor' 'xor_ln942_320' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6943 [1/1] (0.28ns)   --->   "%carry_321 = and i1 %p_Result_810, i1 %xor_ln942_320"   --->   Operation 6943 'and' 'carry_321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6944 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_424, i32 27, i32 31"   --->   Operation 6944 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6945 [1/1] (0.75ns)   --->   "%Range2_all_ones_160 = icmp_eq  i5 %tmp_479, i5 31"   --->   Operation 6945 'icmp' 'Range2_all_ones_160' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6946 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_424, i32 26, i32 31"   --->   Operation 6946 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6947 [1/1] (0.78ns)   --->   "%Range1_all_ones_320 = icmp_eq  i6 %tmp_482, i6 63"   --->   Operation 6947 'icmp' 'Range1_all_ones_320' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6948 [1/1] (0.78ns)   --->   "%Range1_all_zeros_160 = icmp_eq  i6 %tmp_482, i6 0"   --->   Operation 6948 'icmp' 'Range1_all_zeros_160' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6949 [1/1] (0.00ns) (grouped into LUT with out node overflow_320)   --->   "%deleted_zeros_160 = select i1 %carry_321, i1 %Range1_all_ones_320, i1 %Range1_all_zeros_160"   --->   Operation 6949 'select' 'deleted_zeros_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6950 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_160)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_424, i32 26"   --->   Operation 6950 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6951 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_160)   --->   "%xor_ln936_160 = xor i1 %tmp_1241, i1 1"   --->   Operation 6951 'xor' 'xor_ln936_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_160)   --->   "%and_ln936_160 = and i1 %Range2_all_ones_160, i1 %xor_ln936_160"   --->   Operation 6952 'and' 'and_ln936_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6953 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_160)   --->   "%deleted_ones_320 = select i1 %carry_321, i1 %and_ln936_160, i1 %Range1_all_ones_320"   --->   Operation 6953 'select' 'deleted_ones_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6954 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_160)   --->   "%and_ln937_160 = and i1 %carry_321, i1 %Range1_all_ones_320"   --->   Operation 6954 'and' 'and_ln937_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6955 [1/1] (0.00ns) (grouped into LUT with out node overflow_320)   --->   "%xor_ln941_480 = xor i1 %deleted_zeros_160, i1 1"   --->   Operation 6955 'xor' 'xor_ln941_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6956 [1/1] (0.00ns) (grouped into LUT with out node overflow_320)   --->   "%or_ln941_160 = or i1 %p_Result_811, i1 %xor_ln941_480"   --->   Operation 6956 'or' 'or_ln941_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6957 [1/1] (0.00ns) (grouped into LUT with out node overflow_320)   --->   "%xor_ln941_481 = xor i1 %p_Result_809, i1 1"   --->   Operation 6957 'xor' 'xor_ln941_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6958 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_320 = and i1 %or_ln941_160, i1 %xor_ln941_481"   --->   Operation 6958 'and' 'overflow_320' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6959 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_160)   --->   "%xor_ln942_321 = xor i1 %deleted_ones_320, i1 1"   --->   Operation 6959 'xor' 'xor_ln942_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6960 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_160 = or i1 %xor_ln942_320, i1 %xor_ln942_321"   --->   Operation 6960 'or' 'or_ln942_160' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6961 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_160)   --->   "%xor_ln942_672 = xor i1 %and_ln937_160, i1 %or_ln942_160"   --->   Operation 6961 'xor' 'xor_ln942_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6962 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_160)   --->   "%underflow_160 = and i1 %xor_ln942_672, i1 %p_Result_809"   --->   Operation 6962 'and' 'underflow_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6963 [1/1] (0.00ns) (grouped into LUT with out node tp_V_482)   --->   "%select_ln392_480 = select i1 %overflow_320, i16 32767, i16 32768"   --->   Operation 6963 'select' 'select_ln392_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6964 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_160 = or i1 %overflow_320, i1 %underflow_160"   --->   Operation 6964 'or' 'or_ln392_160' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6965 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_482 = select i1 %or_ln392_160, i16 %select_ln392_480, i16 %tp_V_481"   --->   Operation 6965 'select' 'tp_V_482' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6966 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_425 = mul i32 %sext_ln1317_5, i32 %sext_ln198_33"   --->   Operation 6966 'mul' 'r_V_425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6967 [1/1] (0.00ns)   --->   "%p_Result_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_425, i32 31"   --->   Operation 6967 'bitselect' 'p_Result_812' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6968 [1/1] (0.00ns)   --->   "%tp_V_483 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_425, i32 10, i32 25"   --->   Operation 6968 'partselect' 'tp_V_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6969 [1/1] (0.00ns)   --->   "%p_Result_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_425, i32 25"   --->   Operation 6969 'bitselect' 'p_Result_813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6970 [1/1] (0.00ns)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_425, i32 9"   --->   Operation 6970 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6971 [1/1] (0.00ns)   --->   "%zext_ln423_161 = zext i1 %tmp_1244"   --->   Operation 6971 'zext' 'zext_ln423_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6972 [1/1] (0.85ns)   --->   "%tp_V_484 = add i16 %zext_ln423_161, i16 %tp_V_483"   --->   Operation 6972 'add' 'tp_V_484' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6973 [1/1] (0.00ns)   --->   "%p_Result_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_484, i32 15"   --->   Operation 6973 'bitselect' 'p_Result_814' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6974 [1/1] (0.28ns)   --->   "%xor_ln942_322 = xor i1 %p_Result_814, i1 1"   --->   Operation 6974 'xor' 'xor_ln942_322' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6975 [1/1] (0.28ns)   --->   "%carry_323 = and i1 %p_Result_813, i1 %xor_ln942_322"   --->   Operation 6975 'and' 'carry_323' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6976 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_425, i32 27, i32 31"   --->   Operation 6976 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6977 [1/1] (0.75ns)   --->   "%Range2_all_ones_161 = icmp_eq  i5 %tmp_484, i5 31"   --->   Operation 6977 'icmp' 'Range2_all_ones_161' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6978 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_425, i32 26, i32 31"   --->   Operation 6978 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6979 [1/1] (0.78ns)   --->   "%Range1_all_ones_321 = icmp_eq  i6 %tmp_485, i6 63"   --->   Operation 6979 'icmp' 'Range1_all_ones_321' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6980 [1/1] (0.78ns)   --->   "%Range1_all_zeros_161 = icmp_eq  i6 %tmp_485, i6 0"   --->   Operation 6980 'icmp' 'Range1_all_zeros_161' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node overflow_321)   --->   "%deleted_zeros_161 = select i1 %carry_323, i1 %Range1_all_ones_321, i1 %Range1_all_zeros_161"   --->   Operation 6981 'select' 'deleted_zeros_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6982 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_161)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_425, i32 26"   --->   Operation 6982 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6983 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_161)   --->   "%xor_ln936_161 = xor i1 %tmp_1246, i1 1"   --->   Operation 6983 'xor' 'xor_ln936_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_161)   --->   "%and_ln936_161 = and i1 %Range2_all_ones_161, i1 %xor_ln936_161"   --->   Operation 6984 'and' 'and_ln936_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_161)   --->   "%deleted_ones_321 = select i1 %carry_323, i1 %and_ln936_161, i1 %Range1_all_ones_321"   --->   Operation 6985 'select' 'deleted_ones_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6986 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_161)   --->   "%and_ln937_161 = and i1 %carry_323, i1 %Range1_all_ones_321"   --->   Operation 6986 'and' 'and_ln937_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6987 [1/1] (0.00ns) (grouped into LUT with out node overflow_321)   --->   "%xor_ln941_482 = xor i1 %deleted_zeros_161, i1 1"   --->   Operation 6987 'xor' 'xor_ln941_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6988 [1/1] (0.00ns) (grouped into LUT with out node overflow_321)   --->   "%or_ln941_161 = or i1 %p_Result_814, i1 %xor_ln941_482"   --->   Operation 6988 'or' 'or_ln941_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node overflow_321)   --->   "%xor_ln941_483 = xor i1 %p_Result_812, i1 1"   --->   Operation 6989 'xor' 'xor_ln941_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6990 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_321 = and i1 %or_ln941_161, i1 %xor_ln941_483"   --->   Operation 6990 'and' 'overflow_321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_161)   --->   "%xor_ln942_323 = xor i1 %deleted_ones_321, i1 1"   --->   Operation 6991 'xor' 'xor_ln942_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6992 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_161 = or i1 %xor_ln942_322, i1 %xor_ln942_323"   --->   Operation 6992 'or' 'or_ln942_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6993 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_161)   --->   "%xor_ln942_673 = xor i1 %and_ln937_161, i1 %or_ln942_161"   --->   Operation 6993 'xor' 'xor_ln942_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6994 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_161)   --->   "%underflow_161 = and i1 %xor_ln942_673, i1 %p_Result_812"   --->   Operation 6994 'and' 'underflow_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6995 [1/1] (0.00ns) (grouped into LUT with out node tp_V_485)   --->   "%select_ln392_482 = select i1 %overflow_321, i16 32767, i16 32768"   --->   Operation 6995 'select' 'select_ln392_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6996 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_161 = or i1 %overflow_321, i1 %underflow_161"   --->   Operation 6996 'or' 'or_ln392_161' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6997 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_485 = select i1 %or_ln392_161, i16 %select_ln392_482, i16 %tp_V_484"   --->   Operation 6997 'select' 'tp_V_485' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6998 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_426 = mul i32 %sext_ln1317_6, i32 %sext_ln198_34"   --->   Operation 6998 'mul' 'r_V_426' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6999 [1/1] (0.00ns)   --->   "%p_Result_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_426, i32 31"   --->   Operation 6999 'bitselect' 'p_Result_817' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7000 [1/1] (0.00ns)   --->   "%tp_V_486 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_426, i32 10, i32 25"   --->   Operation 7000 'partselect' 'tp_V_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7001 [1/1] (0.00ns)   --->   "%p_Result_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_426, i32 25"   --->   Operation 7001 'bitselect' 'p_Result_818' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7002 [1/1] (0.00ns)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_426, i32 9"   --->   Operation 7002 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7003 [1/1] (0.00ns)   --->   "%zext_ln423_162 = zext i1 %tmp_1251"   --->   Operation 7003 'zext' 'zext_ln423_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7004 [1/1] (0.85ns)   --->   "%tp_V_487 = add i16 %zext_ln423_162, i16 %tp_V_486"   --->   Operation 7004 'add' 'tp_V_487' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7005 [1/1] (0.00ns)   --->   "%p_Result_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_487, i32 15"   --->   Operation 7005 'bitselect' 'p_Result_819' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7006 [1/1] (0.28ns)   --->   "%xor_ln942_324 = xor i1 %p_Result_819, i1 1"   --->   Operation 7006 'xor' 'xor_ln942_324' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7007 [1/1] (0.28ns)   --->   "%carry_325 = and i1 %p_Result_818, i1 %xor_ln942_324"   --->   Operation 7007 'and' 'carry_325' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7008 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_426, i32 27, i32 31"   --->   Operation 7008 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7009 [1/1] (0.75ns)   --->   "%Range2_all_ones_162 = icmp_eq  i5 %tmp_486, i5 31"   --->   Operation 7009 'icmp' 'Range2_all_ones_162' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7010 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_426, i32 26, i32 31"   --->   Operation 7010 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7011 [1/1] (0.78ns)   --->   "%Range1_all_ones_323 = icmp_eq  i6 %tmp_487, i6 63"   --->   Operation 7011 'icmp' 'Range1_all_ones_323' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7012 [1/1] (0.78ns)   --->   "%Range1_all_zeros_162 = icmp_eq  i6 %tmp_487, i6 0"   --->   Operation 7012 'icmp' 'Range1_all_zeros_162' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7013 [1/1] (0.00ns) (grouped into LUT with out node overflow_323)   --->   "%deleted_zeros_162 = select i1 %carry_325, i1 %Range1_all_ones_323, i1 %Range1_all_zeros_162"   --->   Operation 7013 'select' 'deleted_zeros_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7014 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_162)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_426, i32 26"   --->   Operation 7014 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_162)   --->   "%xor_ln936_162 = xor i1 %tmp_1253, i1 1"   --->   Operation 7015 'xor' 'xor_ln936_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_162)   --->   "%and_ln936_162 = and i1 %Range2_all_ones_162, i1 %xor_ln936_162"   --->   Operation 7016 'and' 'and_ln936_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_162)   --->   "%deleted_ones_323 = select i1 %carry_325, i1 %and_ln936_162, i1 %Range1_all_ones_323"   --->   Operation 7017 'select' 'deleted_ones_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7018 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_162)   --->   "%and_ln937_162 = and i1 %carry_325, i1 %Range1_all_ones_323"   --->   Operation 7018 'and' 'and_ln937_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node overflow_323)   --->   "%xor_ln941_485 = xor i1 %deleted_zeros_162, i1 1"   --->   Operation 7019 'xor' 'xor_ln941_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node overflow_323)   --->   "%or_ln941_162 = or i1 %p_Result_819, i1 %xor_ln941_485"   --->   Operation 7020 'or' 'or_ln941_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7021 [1/1] (0.00ns) (grouped into LUT with out node overflow_323)   --->   "%xor_ln941_486 = xor i1 %p_Result_817, i1 1"   --->   Operation 7021 'xor' 'xor_ln941_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7022 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_323 = and i1 %or_ln941_162, i1 %xor_ln941_486"   --->   Operation 7022 'and' 'overflow_323' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7023 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_162)   --->   "%xor_ln942_325 = xor i1 %deleted_ones_323, i1 1"   --->   Operation 7023 'xor' 'xor_ln942_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7024 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_162 = or i1 %xor_ln942_324, i1 %xor_ln942_325"   --->   Operation 7024 'or' 'or_ln942_162' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7025 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_162)   --->   "%xor_ln942_674 = xor i1 %and_ln937_162, i1 %or_ln942_162"   --->   Operation 7025 'xor' 'xor_ln942_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7026 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_162)   --->   "%underflow_162 = and i1 %xor_ln942_674, i1 %p_Result_817"   --->   Operation 7026 'and' 'underflow_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7027 [1/1] (0.00ns) (grouped into LUT with out node tp_V_488)   --->   "%select_ln392_485 = select i1 %overflow_323, i16 32767, i16 32768"   --->   Operation 7027 'select' 'select_ln392_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7028 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_162 = or i1 %overflow_323, i1 %underflow_162"   --->   Operation 7028 'or' 'or_ln392_162' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7029 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_488 = select i1 %or_ln392_162, i16 %select_ln392_485, i16 %tp_V_487"   --->   Operation 7029 'select' 'tp_V_488' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7030 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_427 = mul i32 %sext_ln1317_7, i32 %sext_ln198_35"   --->   Operation 7030 'mul' 'r_V_427' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7031 [1/1] (0.00ns)   --->   "%p_Result_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_427, i32 31"   --->   Operation 7031 'bitselect' 'p_Result_822' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7032 [1/1] (0.00ns)   --->   "%tp_V_489 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_427, i32 10, i32 25"   --->   Operation 7032 'partselect' 'tp_V_489' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7033 [1/1] (0.00ns)   --->   "%p_Result_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_427, i32 25"   --->   Operation 7033 'bitselect' 'p_Result_823' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7034 [1/1] (0.00ns)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_427, i32 9"   --->   Operation 7034 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7035 [1/1] (0.00ns)   --->   "%zext_ln423_163 = zext i1 %tmp_1258"   --->   Operation 7035 'zext' 'zext_ln423_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7036 [1/1] (0.85ns)   --->   "%tp_V_490 = add i16 %zext_ln423_163, i16 %tp_V_489"   --->   Operation 7036 'add' 'tp_V_490' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7037 [1/1] (0.00ns)   --->   "%p_Result_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_490, i32 15"   --->   Operation 7037 'bitselect' 'p_Result_824' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7038 [1/1] (0.28ns)   --->   "%xor_ln942_326 = xor i1 %p_Result_824, i1 1"   --->   Operation 7038 'xor' 'xor_ln942_326' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7039 [1/1] (0.28ns)   --->   "%carry_327 = and i1 %p_Result_823, i1 %xor_ln942_326"   --->   Operation 7039 'and' 'carry_327' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7040 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_427, i32 27, i32 31"   --->   Operation 7040 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7041 [1/1] (0.75ns)   --->   "%Range2_all_ones_163 = icmp_eq  i5 %tmp_488, i5 31"   --->   Operation 7041 'icmp' 'Range2_all_ones_163' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7042 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_427, i32 26, i32 31"   --->   Operation 7042 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7043 [1/1] (0.78ns)   --->   "%Range1_all_ones_325 = icmp_eq  i6 %tmp_490, i6 63"   --->   Operation 7043 'icmp' 'Range1_all_ones_325' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7044 [1/1] (0.78ns)   --->   "%Range1_all_zeros_163 = icmp_eq  i6 %tmp_490, i6 0"   --->   Operation 7044 'icmp' 'Range1_all_zeros_163' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node overflow_325)   --->   "%deleted_zeros_163 = select i1 %carry_327, i1 %Range1_all_ones_325, i1 %Range1_all_zeros_163"   --->   Operation 7045 'select' 'deleted_zeros_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7046 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_163)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_427, i32 26"   --->   Operation 7046 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7047 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_163)   --->   "%xor_ln936_163 = xor i1 %tmp_1260, i1 1"   --->   Operation 7047 'xor' 'xor_ln936_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7048 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_163)   --->   "%and_ln936_163 = and i1 %Range2_all_ones_163, i1 %xor_ln936_163"   --->   Operation 7048 'and' 'and_ln936_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7049 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_163)   --->   "%deleted_ones_325 = select i1 %carry_327, i1 %and_ln936_163, i1 %Range1_all_ones_325"   --->   Operation 7049 'select' 'deleted_ones_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7050 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_163)   --->   "%and_ln937_163 = and i1 %carry_327, i1 %Range1_all_ones_325"   --->   Operation 7050 'and' 'and_ln937_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7051 [1/1] (0.00ns) (grouped into LUT with out node overflow_325)   --->   "%xor_ln941_488 = xor i1 %deleted_zeros_163, i1 1"   --->   Operation 7051 'xor' 'xor_ln941_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7052 [1/1] (0.00ns) (grouped into LUT with out node overflow_325)   --->   "%or_ln941_163 = or i1 %p_Result_824, i1 %xor_ln941_488"   --->   Operation 7052 'or' 'or_ln941_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7053 [1/1] (0.00ns) (grouped into LUT with out node overflow_325)   --->   "%xor_ln941_489 = xor i1 %p_Result_822, i1 1"   --->   Operation 7053 'xor' 'xor_ln941_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7054 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_325 = and i1 %or_ln941_163, i1 %xor_ln941_489"   --->   Operation 7054 'and' 'overflow_325' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_163)   --->   "%xor_ln942_327 = xor i1 %deleted_ones_325, i1 1"   --->   Operation 7055 'xor' 'xor_ln942_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7056 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_163 = or i1 %xor_ln942_326, i1 %xor_ln942_327"   --->   Operation 7056 'or' 'or_ln942_163' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7057 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_163)   --->   "%xor_ln942_675 = xor i1 %and_ln937_163, i1 %or_ln942_163"   --->   Operation 7057 'xor' 'xor_ln942_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7058 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_163)   --->   "%underflow_163 = and i1 %xor_ln942_675, i1 %p_Result_822"   --->   Operation 7058 'and' 'underflow_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node tp_V_491)   --->   "%select_ln392_488 = select i1 %overflow_325, i16 32767, i16 32768"   --->   Operation 7059 'select' 'select_ln392_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7060 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_163 = or i1 %overflow_325, i1 %underflow_163"   --->   Operation 7060 'or' 'or_ln392_163' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7061 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_491 = select i1 %or_ln392_163, i16 %select_ln392_488, i16 %tp_V_490"   --->   Operation 7061 'select' 'tp_V_491' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7062 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_428 = mul i32 %sext_ln1317_4, i32 %sext_ln198_36"   --->   Operation 7062 'mul' 'r_V_428' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7063 [1/1] (0.00ns)   --->   "%p_Result_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_428, i32 31"   --->   Operation 7063 'bitselect' 'p_Result_829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7064 [1/1] (0.00ns)   --->   "%tp_V_492 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_428, i32 10, i32 25"   --->   Operation 7064 'partselect' 'tp_V_492' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7065 [1/1] (0.00ns)   --->   "%p_Result_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_428, i32 25"   --->   Operation 7065 'bitselect' 'p_Result_830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7066 [1/1] (0.00ns)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_428, i32 9"   --->   Operation 7066 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7067 [1/1] (0.00ns)   --->   "%zext_ln423_164 = zext i1 %tmp_1267"   --->   Operation 7067 'zext' 'zext_ln423_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7068 [1/1] (0.85ns)   --->   "%tp_V_493 = add i16 %zext_ln423_164, i16 %tp_V_492"   --->   Operation 7068 'add' 'tp_V_493' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7069 [1/1] (0.00ns)   --->   "%p_Result_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_493, i32 15"   --->   Operation 7069 'bitselect' 'p_Result_831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7070 [1/1] (0.28ns)   --->   "%xor_ln942_328 = xor i1 %p_Result_831, i1 1"   --->   Operation 7070 'xor' 'xor_ln942_328' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7071 [1/1] (0.28ns)   --->   "%carry_329 = and i1 %p_Result_830, i1 %xor_ln942_328"   --->   Operation 7071 'and' 'carry_329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7072 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_428, i32 27, i32 31"   --->   Operation 7072 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7073 [1/1] (0.75ns)   --->   "%Range2_all_ones_164 = icmp_eq  i5 %tmp_492, i5 31"   --->   Operation 7073 'icmp' 'Range2_all_ones_164' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7074 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_428, i32 26, i32 31"   --->   Operation 7074 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7075 [1/1] (0.78ns)   --->   "%Range1_all_ones_328 = icmp_eq  i6 %tmp_494, i6 63"   --->   Operation 7075 'icmp' 'Range1_all_ones_328' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7076 [1/1] (0.78ns)   --->   "%Range1_all_zeros_164 = icmp_eq  i6 %tmp_494, i6 0"   --->   Operation 7076 'icmp' 'Range1_all_zeros_164' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7077 [1/1] (0.00ns) (grouped into LUT with out node overflow_328)   --->   "%deleted_zeros_164 = select i1 %carry_329, i1 %Range1_all_ones_328, i1 %Range1_all_zeros_164"   --->   Operation 7077 'select' 'deleted_zeros_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_164)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_428, i32 26"   --->   Operation 7078 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7079 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_164)   --->   "%xor_ln936_164 = xor i1 %tmp_1269, i1 1"   --->   Operation 7079 'xor' 'xor_ln936_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7080 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_164)   --->   "%and_ln936_164 = and i1 %Range2_all_ones_164, i1 %xor_ln936_164"   --->   Operation 7080 'and' 'and_ln936_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7081 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_164)   --->   "%deleted_ones_328 = select i1 %carry_329, i1 %and_ln936_164, i1 %Range1_all_ones_328"   --->   Operation 7081 'select' 'deleted_ones_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7082 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_164)   --->   "%and_ln937_164 = and i1 %carry_329, i1 %Range1_all_ones_328"   --->   Operation 7082 'and' 'and_ln937_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7083 [1/1] (0.00ns) (grouped into LUT with out node overflow_328)   --->   "%xor_ln941_492 = xor i1 %deleted_zeros_164, i1 1"   --->   Operation 7083 'xor' 'xor_ln941_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7084 [1/1] (0.00ns) (grouped into LUT with out node overflow_328)   --->   "%or_ln941_164 = or i1 %p_Result_831, i1 %xor_ln941_492"   --->   Operation 7084 'or' 'or_ln941_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7085 [1/1] (0.00ns) (grouped into LUT with out node overflow_328)   --->   "%xor_ln941_493 = xor i1 %p_Result_829, i1 1"   --->   Operation 7085 'xor' 'xor_ln941_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7086 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_328 = and i1 %or_ln941_164, i1 %xor_ln941_493"   --->   Operation 7086 'and' 'overflow_328' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7087 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_164)   --->   "%xor_ln942_329 = xor i1 %deleted_ones_328, i1 1"   --->   Operation 7087 'xor' 'xor_ln942_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7088 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_164 = or i1 %xor_ln942_328, i1 %xor_ln942_329"   --->   Operation 7088 'or' 'or_ln942_164' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7089 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_164)   --->   "%xor_ln942_676 = xor i1 %and_ln937_164, i1 %or_ln942_164"   --->   Operation 7089 'xor' 'xor_ln942_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7090 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_164)   --->   "%underflow_164 = and i1 %xor_ln942_676, i1 %p_Result_829"   --->   Operation 7090 'and' 'underflow_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7091 [1/1] (0.00ns) (grouped into LUT with out node tp_V_494)   --->   "%select_ln392_492 = select i1 %overflow_328, i16 32767, i16 32768"   --->   Operation 7091 'select' 'select_ln392_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7092 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_164 = or i1 %overflow_328, i1 %underflow_164"   --->   Operation 7092 'or' 'or_ln392_164' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7093 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_494 = select i1 %or_ln392_164, i16 %select_ln392_492, i16 %tp_V_493"   --->   Operation 7093 'select' 'tp_V_494' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7094 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_429 = mul i32 %sext_ln1317_5, i32 %sext_ln198_37"   --->   Operation 7094 'mul' 'r_V_429' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7095 [1/1] (0.00ns)   --->   "%p_Result_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_429, i32 31"   --->   Operation 7095 'bitselect' 'p_Result_832' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7096 [1/1] (0.00ns)   --->   "%tp_V_495 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_429, i32 10, i32 25"   --->   Operation 7096 'partselect' 'tp_V_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7097 [1/1] (0.00ns)   --->   "%p_Result_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_429, i32 25"   --->   Operation 7097 'bitselect' 'p_Result_833' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7098 [1/1] (0.00ns)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_429, i32 9"   --->   Operation 7098 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7099 [1/1] (0.00ns)   --->   "%zext_ln423_165 = zext i1 %tmp_1272"   --->   Operation 7099 'zext' 'zext_ln423_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7100 [1/1] (0.85ns)   --->   "%tp_V_496 = add i16 %zext_ln423_165, i16 %tp_V_495"   --->   Operation 7100 'add' 'tp_V_496' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7101 [1/1] (0.00ns)   --->   "%p_Result_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_496, i32 15"   --->   Operation 7101 'bitselect' 'p_Result_834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7102 [1/1] (0.28ns)   --->   "%xor_ln942_330 = xor i1 %p_Result_834, i1 1"   --->   Operation 7102 'xor' 'xor_ln942_330' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7103 [1/1] (0.28ns)   --->   "%carry_331 = and i1 %p_Result_833, i1 %xor_ln942_330"   --->   Operation 7103 'and' 'carry_331' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7104 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_429, i32 27, i32 31"   --->   Operation 7104 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7105 [1/1] (0.75ns)   --->   "%Range2_all_ones_165 = icmp_eq  i5 %tmp_495, i5 31"   --->   Operation 7105 'icmp' 'Range2_all_ones_165' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7106 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_429, i32 26, i32 31"   --->   Operation 7106 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7107 [1/1] (0.78ns)   --->   "%Range1_all_ones_329 = icmp_eq  i6 %tmp_497, i6 63"   --->   Operation 7107 'icmp' 'Range1_all_ones_329' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7108 [1/1] (0.78ns)   --->   "%Range1_all_zeros_165 = icmp_eq  i6 %tmp_497, i6 0"   --->   Operation 7108 'icmp' 'Range1_all_zeros_165' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7109 [1/1] (0.00ns) (grouped into LUT with out node overflow_329)   --->   "%deleted_zeros_165 = select i1 %carry_331, i1 %Range1_all_ones_329, i1 %Range1_all_zeros_165"   --->   Operation 7109 'select' 'deleted_zeros_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7110 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_165)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_429, i32 26"   --->   Operation 7110 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7111 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_165)   --->   "%xor_ln936_165 = xor i1 %tmp_1274, i1 1"   --->   Operation 7111 'xor' 'xor_ln936_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_165)   --->   "%and_ln936_165 = and i1 %Range2_all_ones_165, i1 %xor_ln936_165"   --->   Operation 7112 'and' 'and_ln936_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_165)   --->   "%deleted_ones_329 = select i1 %carry_331, i1 %and_ln936_165, i1 %Range1_all_ones_329"   --->   Operation 7113 'select' 'deleted_ones_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7114 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_165)   --->   "%and_ln937_165 = and i1 %carry_331, i1 %Range1_all_ones_329"   --->   Operation 7114 'and' 'and_ln937_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7115 [1/1] (0.00ns) (grouped into LUT with out node overflow_329)   --->   "%xor_ln941_494 = xor i1 %deleted_zeros_165, i1 1"   --->   Operation 7115 'xor' 'xor_ln941_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7116 [1/1] (0.00ns) (grouped into LUT with out node overflow_329)   --->   "%or_ln941_165 = or i1 %p_Result_834, i1 %xor_ln941_494"   --->   Operation 7116 'or' 'or_ln941_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7117 [1/1] (0.00ns) (grouped into LUT with out node overflow_329)   --->   "%xor_ln941_495 = xor i1 %p_Result_832, i1 1"   --->   Operation 7117 'xor' 'xor_ln941_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7118 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_329 = and i1 %or_ln941_165, i1 %xor_ln941_495"   --->   Operation 7118 'and' 'overflow_329' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_165)   --->   "%xor_ln942_331 = xor i1 %deleted_ones_329, i1 1"   --->   Operation 7119 'xor' 'xor_ln942_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7120 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_165 = or i1 %xor_ln942_330, i1 %xor_ln942_331"   --->   Operation 7120 'or' 'or_ln942_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7121 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_165)   --->   "%xor_ln942_677 = xor i1 %and_ln937_165, i1 %or_ln942_165"   --->   Operation 7121 'xor' 'xor_ln942_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7122 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_165)   --->   "%underflow_165 = and i1 %xor_ln942_677, i1 %p_Result_832"   --->   Operation 7122 'and' 'underflow_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7123 [1/1] (0.00ns) (grouped into LUT with out node tp_V_497)   --->   "%select_ln392_494 = select i1 %overflow_329, i16 32767, i16 32768"   --->   Operation 7123 'select' 'select_ln392_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7124 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_165 = or i1 %overflow_329, i1 %underflow_165"   --->   Operation 7124 'or' 'or_ln392_165' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7125 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_497 = select i1 %or_ln392_165, i16 %select_ln392_494, i16 %tp_V_496"   --->   Operation 7125 'select' 'tp_V_497' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7126 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_430 = mul i32 %sext_ln1317_6, i32 %sext_ln198_38"   --->   Operation 7126 'mul' 'r_V_430' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7127 [1/1] (0.00ns)   --->   "%p_Result_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_430, i32 31"   --->   Operation 7127 'bitselect' 'p_Result_837' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7128 [1/1] (0.00ns)   --->   "%tp_V_498 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_430, i32 10, i32 25"   --->   Operation 7128 'partselect' 'tp_V_498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7129 [1/1] (0.00ns)   --->   "%p_Result_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_430, i32 25"   --->   Operation 7129 'bitselect' 'p_Result_838' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7130 [1/1] (0.00ns)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_430, i32 9"   --->   Operation 7130 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7131 [1/1] (0.00ns)   --->   "%zext_ln423_166 = zext i1 %tmp_1279"   --->   Operation 7131 'zext' 'zext_ln423_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7132 [1/1] (0.85ns)   --->   "%tp_V_499 = add i16 %zext_ln423_166, i16 %tp_V_498"   --->   Operation 7132 'add' 'tp_V_499' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7133 [1/1] (0.00ns)   --->   "%p_Result_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_499, i32 15"   --->   Operation 7133 'bitselect' 'p_Result_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7134 [1/1] (0.28ns)   --->   "%xor_ln942_332 = xor i1 %p_Result_839, i1 1"   --->   Operation 7134 'xor' 'xor_ln942_332' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7135 [1/1] (0.28ns)   --->   "%carry_333 = and i1 %p_Result_838, i1 %xor_ln942_332"   --->   Operation 7135 'and' 'carry_333' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7136 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_430, i32 27, i32 31"   --->   Operation 7136 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7137 [1/1] (0.75ns)   --->   "%Range2_all_ones_166 = icmp_eq  i5 %tmp_500, i5 31"   --->   Operation 7137 'icmp' 'Range2_all_ones_166' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7138 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_430, i32 26, i32 31"   --->   Operation 7138 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7139 [1/1] (0.78ns)   --->   "%Range1_all_ones_331 = icmp_eq  i6 %tmp_501, i6 63"   --->   Operation 7139 'icmp' 'Range1_all_ones_331' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7140 [1/1] (0.78ns)   --->   "%Range1_all_zeros_166 = icmp_eq  i6 %tmp_501, i6 0"   --->   Operation 7140 'icmp' 'Range1_all_zeros_166' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7141 [1/1] (0.00ns) (grouped into LUT with out node overflow_331)   --->   "%deleted_zeros_166 = select i1 %carry_333, i1 %Range1_all_ones_331, i1 %Range1_all_zeros_166"   --->   Operation 7141 'select' 'deleted_zeros_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_166)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_430, i32 26"   --->   Operation 7142 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_166)   --->   "%xor_ln936_166 = xor i1 %tmp_1281, i1 1"   --->   Operation 7143 'xor' 'xor_ln936_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7144 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_166)   --->   "%and_ln936_166 = and i1 %Range2_all_ones_166, i1 %xor_ln936_166"   --->   Operation 7144 'and' 'and_ln936_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7145 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_166)   --->   "%deleted_ones_331 = select i1 %carry_333, i1 %and_ln936_166, i1 %Range1_all_ones_331"   --->   Operation 7145 'select' 'deleted_ones_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7146 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_166)   --->   "%and_ln937_166 = and i1 %carry_333, i1 %Range1_all_ones_331"   --->   Operation 7146 'and' 'and_ln937_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7147 [1/1] (0.00ns) (grouped into LUT with out node overflow_331)   --->   "%xor_ln941_497 = xor i1 %deleted_zeros_166, i1 1"   --->   Operation 7147 'xor' 'xor_ln941_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7148 [1/1] (0.00ns) (grouped into LUT with out node overflow_331)   --->   "%or_ln941_166 = or i1 %p_Result_839, i1 %xor_ln941_497"   --->   Operation 7148 'or' 'or_ln941_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node overflow_331)   --->   "%xor_ln941_498 = xor i1 %p_Result_837, i1 1"   --->   Operation 7149 'xor' 'xor_ln941_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7150 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_331 = and i1 %or_ln941_166, i1 %xor_ln941_498"   --->   Operation 7150 'and' 'overflow_331' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7151 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_166)   --->   "%xor_ln942_333 = xor i1 %deleted_ones_331, i1 1"   --->   Operation 7151 'xor' 'xor_ln942_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7152 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_166 = or i1 %xor_ln942_332, i1 %xor_ln942_333"   --->   Operation 7152 'or' 'or_ln942_166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7153 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_166)   --->   "%xor_ln942_678 = xor i1 %and_ln937_166, i1 %or_ln942_166"   --->   Operation 7153 'xor' 'xor_ln942_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7154 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_166)   --->   "%underflow_166 = and i1 %xor_ln942_678, i1 %p_Result_837"   --->   Operation 7154 'and' 'underflow_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node tp_V_500)   --->   "%select_ln392_497 = select i1 %overflow_331, i16 32767, i16 32768"   --->   Operation 7155 'select' 'select_ln392_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7156 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_166 = or i1 %overflow_331, i1 %underflow_166"   --->   Operation 7156 'or' 'or_ln392_166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7157 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_500 = select i1 %or_ln392_166, i16 %select_ln392_497, i16 %tp_V_499"   --->   Operation 7157 'select' 'tp_V_500' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7158 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_431 = mul i32 %sext_ln1317_7, i32 %sext_ln198_39"   --->   Operation 7158 'mul' 'r_V_431' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7159 [1/1] (0.00ns)   --->   "%p_Result_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_431, i32 31"   --->   Operation 7159 'bitselect' 'p_Result_842' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7160 [1/1] (0.00ns)   --->   "%tp_V_501 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_431, i32 10, i32 25"   --->   Operation 7160 'partselect' 'tp_V_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7161 [1/1] (0.00ns)   --->   "%p_Result_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_431, i32 25"   --->   Operation 7161 'bitselect' 'p_Result_843' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7162 [1/1] (0.00ns)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_431, i32 9"   --->   Operation 7162 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7163 [1/1] (0.00ns)   --->   "%zext_ln423_167 = zext i1 %tmp_1286"   --->   Operation 7163 'zext' 'zext_ln423_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7164 [1/1] (0.85ns)   --->   "%tp_V_502 = add i16 %zext_ln423_167, i16 %tp_V_501"   --->   Operation 7164 'add' 'tp_V_502' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7165 [1/1] (0.00ns)   --->   "%p_Result_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_502, i32 15"   --->   Operation 7165 'bitselect' 'p_Result_844' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7166 [1/1] (0.28ns)   --->   "%xor_ln942_334 = xor i1 %p_Result_844, i1 1"   --->   Operation 7166 'xor' 'xor_ln942_334' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7167 [1/1] (0.28ns)   --->   "%carry_335 = and i1 %p_Result_843, i1 %xor_ln942_334"   --->   Operation 7167 'and' 'carry_335' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7168 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_431, i32 27, i32 31"   --->   Operation 7168 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7169 [1/1] (0.75ns)   --->   "%Range2_all_ones_167 = icmp_eq  i5 %tmp_502, i5 31"   --->   Operation 7169 'icmp' 'Range2_all_ones_167' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7170 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_431, i32 26, i32 31"   --->   Operation 7170 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7171 [1/1] (0.78ns)   --->   "%Range1_all_ones_333 = icmp_eq  i6 %tmp_503, i6 63"   --->   Operation 7171 'icmp' 'Range1_all_ones_333' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7172 [1/1] (0.78ns)   --->   "%Range1_all_zeros_167 = icmp_eq  i6 %tmp_503, i6 0"   --->   Operation 7172 'icmp' 'Range1_all_zeros_167' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7173 [1/1] (0.00ns) (grouped into LUT with out node overflow_333)   --->   "%deleted_zeros_167 = select i1 %carry_335, i1 %Range1_all_ones_333, i1 %Range1_all_zeros_167"   --->   Operation 7173 'select' 'deleted_zeros_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7174 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_167)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_431, i32 26"   --->   Operation 7174 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7175 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_167)   --->   "%xor_ln936_167 = xor i1 %tmp_1288, i1 1"   --->   Operation 7175 'xor' 'xor_ln936_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7176 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_167)   --->   "%and_ln936_167 = and i1 %Range2_all_ones_167, i1 %xor_ln936_167"   --->   Operation 7176 'and' 'and_ln936_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7177 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_167)   --->   "%deleted_ones_333 = select i1 %carry_335, i1 %and_ln936_167, i1 %Range1_all_ones_333"   --->   Operation 7177 'select' 'deleted_ones_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_167)   --->   "%and_ln937_167 = and i1 %carry_335, i1 %Range1_all_ones_333"   --->   Operation 7178 'and' 'and_ln937_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node overflow_333)   --->   "%xor_ln941_500 = xor i1 %deleted_zeros_167, i1 1"   --->   Operation 7179 'xor' 'xor_ln941_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7180 [1/1] (0.00ns) (grouped into LUT with out node overflow_333)   --->   "%or_ln941_167 = or i1 %p_Result_844, i1 %xor_ln941_500"   --->   Operation 7180 'or' 'or_ln941_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7181 [1/1] (0.00ns) (grouped into LUT with out node overflow_333)   --->   "%xor_ln941_501 = xor i1 %p_Result_842, i1 1"   --->   Operation 7181 'xor' 'xor_ln941_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7182 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_333 = and i1 %or_ln941_167, i1 %xor_ln941_501"   --->   Operation 7182 'and' 'overflow_333' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7183 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_167)   --->   "%xor_ln942_335 = xor i1 %deleted_ones_333, i1 1"   --->   Operation 7183 'xor' 'xor_ln942_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7184 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_167 = or i1 %xor_ln942_334, i1 %xor_ln942_335"   --->   Operation 7184 'or' 'or_ln942_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_167)   --->   "%xor_ln942_679 = xor i1 %and_ln937_167, i1 %or_ln942_167"   --->   Operation 7185 'xor' 'xor_ln942_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7186 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_167)   --->   "%underflow_167 = and i1 %xor_ln942_679, i1 %p_Result_842"   --->   Operation 7186 'and' 'underflow_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7187 [1/1] (0.00ns) (grouped into LUT with out node tp_V_503)   --->   "%select_ln392_500 = select i1 %overflow_333, i16 32767, i16 32768"   --->   Operation 7187 'select' 'select_ln392_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7188 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_167 = or i1 %overflow_333, i1 %underflow_167"   --->   Operation 7188 'or' 'or_ln392_167' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7189 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_503 = select i1 %or_ln392_167, i16 %select_ln392_500, i16 %tp_V_502"   --->   Operation 7189 'select' 'tp_V_503' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7190 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_432 = mul i32 %sext_ln1317_4, i32 %sext_ln198_40"   --->   Operation 7190 'mul' 'r_V_432' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7191 [1/1] (0.00ns)   --->   "%p_Result_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_432, i32 31"   --->   Operation 7191 'bitselect' 'p_Result_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7192 [1/1] (0.00ns)   --->   "%tp_V_504 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_432, i32 10, i32 25"   --->   Operation 7192 'partselect' 'tp_V_504' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7193 [1/1] (0.00ns)   --->   "%p_Result_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_432, i32 25"   --->   Operation 7193 'bitselect' 'p_Result_850' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7194 [1/1] (0.00ns)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_432, i32 9"   --->   Operation 7194 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7195 [1/1] (0.00ns)   --->   "%zext_ln423_168 = zext i1 %tmp_1295"   --->   Operation 7195 'zext' 'zext_ln423_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7196 [1/1] (0.85ns)   --->   "%tp_V_505 = add i16 %zext_ln423_168, i16 %tp_V_504"   --->   Operation 7196 'add' 'tp_V_505' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7197 [1/1] (0.00ns)   --->   "%p_Result_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_505, i32 15"   --->   Operation 7197 'bitselect' 'p_Result_851' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7198 [1/1] (0.28ns)   --->   "%xor_ln942_336 = xor i1 %p_Result_851, i1 1"   --->   Operation 7198 'xor' 'xor_ln942_336' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7199 [1/1] (0.28ns)   --->   "%carry_337 = and i1 %p_Result_850, i1 %xor_ln942_336"   --->   Operation 7199 'and' 'carry_337' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7200 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_432, i32 27, i32 31"   --->   Operation 7200 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7201 [1/1] (0.75ns)   --->   "%Range2_all_ones_168 = icmp_eq  i5 %tmp_505, i5 31"   --->   Operation 7201 'icmp' 'Range2_all_ones_168' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7202 [1/1] (0.00ns)   --->   "%tmp_508 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_432, i32 26, i32 31"   --->   Operation 7202 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7203 [1/1] (0.78ns)   --->   "%Range1_all_ones_336 = icmp_eq  i6 %tmp_508, i6 63"   --->   Operation 7203 'icmp' 'Range1_all_ones_336' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7204 [1/1] (0.78ns)   --->   "%Range1_all_zeros_168 = icmp_eq  i6 %tmp_508, i6 0"   --->   Operation 7204 'icmp' 'Range1_all_zeros_168' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node overflow_336)   --->   "%deleted_zeros_168 = select i1 %carry_337, i1 %Range1_all_ones_336, i1 %Range1_all_zeros_168"   --->   Operation 7205 'select' 'deleted_zeros_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7206 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_168)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_432, i32 26"   --->   Operation 7206 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7207 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_168)   --->   "%xor_ln936_168 = xor i1 %tmp_1297, i1 1"   --->   Operation 7207 'xor' 'xor_ln936_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7208 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_168)   --->   "%and_ln936_168 = and i1 %Range2_all_ones_168, i1 %xor_ln936_168"   --->   Operation 7208 'and' 'and_ln936_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7209 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_168)   --->   "%deleted_ones_336 = select i1 %carry_337, i1 %and_ln936_168, i1 %Range1_all_ones_336"   --->   Operation 7209 'select' 'deleted_ones_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7210 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_168)   --->   "%and_ln937_168 = and i1 %carry_337, i1 %Range1_all_ones_336"   --->   Operation 7210 'and' 'and_ln937_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7211 [1/1] (0.00ns) (grouped into LUT with out node overflow_336)   --->   "%xor_ln941_504 = xor i1 %deleted_zeros_168, i1 1"   --->   Operation 7211 'xor' 'xor_ln941_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7212 [1/1] (0.00ns) (grouped into LUT with out node overflow_336)   --->   "%or_ln941_168 = or i1 %p_Result_851, i1 %xor_ln941_504"   --->   Operation 7212 'or' 'or_ln941_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node overflow_336)   --->   "%xor_ln941_505 = xor i1 %p_Result_849, i1 1"   --->   Operation 7213 'xor' 'xor_ln941_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7214 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_336 = and i1 %or_ln941_168, i1 %xor_ln941_505"   --->   Operation 7214 'and' 'overflow_336' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7215 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_168)   --->   "%xor_ln942_337 = xor i1 %deleted_ones_336, i1 1"   --->   Operation 7215 'xor' 'xor_ln942_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7216 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_168 = or i1 %xor_ln942_336, i1 %xor_ln942_337"   --->   Operation 7216 'or' 'or_ln942_168' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7217 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_168)   --->   "%xor_ln942_680 = xor i1 %and_ln937_168, i1 %or_ln942_168"   --->   Operation 7217 'xor' 'xor_ln942_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7218 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_168)   --->   "%underflow_168 = and i1 %xor_ln942_680, i1 %p_Result_849"   --->   Operation 7218 'and' 'underflow_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7219 [1/1] (0.00ns) (grouped into LUT with out node tp_V_506)   --->   "%select_ln392_504 = select i1 %overflow_336, i16 32767, i16 32768"   --->   Operation 7219 'select' 'select_ln392_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7220 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_168 = or i1 %overflow_336, i1 %underflow_168"   --->   Operation 7220 'or' 'or_ln392_168' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7221 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_506 = select i1 %or_ln392_168, i16 %select_ln392_504, i16 %tp_V_505"   --->   Operation 7221 'select' 'tp_V_506' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7222 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_433 = mul i32 %sext_ln1317_5, i32 %sext_ln198_41"   --->   Operation 7222 'mul' 'r_V_433' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7223 [1/1] (0.00ns)   --->   "%p_Result_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_433, i32 31"   --->   Operation 7223 'bitselect' 'p_Result_852' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7224 [1/1] (0.00ns)   --->   "%tp_V_507 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_433, i32 10, i32 25"   --->   Operation 7224 'partselect' 'tp_V_507' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7225 [1/1] (0.00ns)   --->   "%p_Result_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_433, i32 25"   --->   Operation 7225 'bitselect' 'p_Result_853' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7226 [1/1] (0.00ns)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_433, i32 9"   --->   Operation 7226 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7227 [1/1] (0.00ns)   --->   "%zext_ln423_169 = zext i1 %tmp_1300"   --->   Operation 7227 'zext' 'zext_ln423_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7228 [1/1] (0.85ns)   --->   "%tp_V_508 = add i16 %zext_ln423_169, i16 %tp_V_507"   --->   Operation 7228 'add' 'tp_V_508' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7229 [1/1] (0.00ns)   --->   "%p_Result_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_508, i32 15"   --->   Operation 7229 'bitselect' 'p_Result_854' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7230 [1/1] (0.28ns)   --->   "%xor_ln942_338 = xor i1 %p_Result_854, i1 1"   --->   Operation 7230 'xor' 'xor_ln942_338' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7231 [1/1] (0.28ns)   --->   "%carry_339 = and i1 %p_Result_853, i1 %xor_ln942_338"   --->   Operation 7231 'and' 'carry_339' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7232 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_433, i32 27, i32 31"   --->   Operation 7232 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7233 [1/1] (0.75ns)   --->   "%Range2_all_ones_169 = icmp_eq  i5 %tmp_509, i5 31"   --->   Operation 7233 'icmp' 'Range2_all_ones_169' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7234 [1/1] (0.00ns)   --->   "%tmp_510 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_433, i32 26, i32 31"   --->   Operation 7234 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7235 [1/1] (0.78ns)   --->   "%Range1_all_ones_337 = icmp_eq  i6 %tmp_510, i6 63"   --->   Operation 7235 'icmp' 'Range1_all_ones_337' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7236 [1/1] (0.78ns)   --->   "%Range1_all_zeros_169 = icmp_eq  i6 %tmp_510, i6 0"   --->   Operation 7236 'icmp' 'Range1_all_zeros_169' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7237 [1/1] (0.00ns) (grouped into LUT with out node overflow_337)   --->   "%deleted_zeros_169 = select i1 %carry_339, i1 %Range1_all_ones_337, i1 %Range1_all_zeros_169"   --->   Operation 7237 'select' 'deleted_zeros_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7238 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_169)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_433, i32 26"   --->   Operation 7238 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7239 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_169)   --->   "%xor_ln936_169 = xor i1 %tmp_1302, i1 1"   --->   Operation 7239 'xor' 'xor_ln936_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_169)   --->   "%and_ln936_169 = and i1 %Range2_all_ones_169, i1 %xor_ln936_169"   --->   Operation 7240 'and' 'and_ln936_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_169)   --->   "%deleted_ones_337 = select i1 %carry_339, i1 %and_ln936_169, i1 %Range1_all_ones_337"   --->   Operation 7241 'select' 'deleted_ones_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_169)   --->   "%and_ln937_169 = and i1 %carry_339, i1 %Range1_all_ones_337"   --->   Operation 7242 'and' 'and_ln937_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7243 [1/1] (0.00ns) (grouped into LUT with out node overflow_337)   --->   "%xor_ln941_506 = xor i1 %deleted_zeros_169, i1 1"   --->   Operation 7243 'xor' 'xor_ln941_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7244 [1/1] (0.00ns) (grouped into LUT with out node overflow_337)   --->   "%or_ln941_169 = or i1 %p_Result_854, i1 %xor_ln941_506"   --->   Operation 7244 'or' 'or_ln941_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7245 [1/1] (0.00ns) (grouped into LUT with out node overflow_337)   --->   "%xor_ln941_507 = xor i1 %p_Result_852, i1 1"   --->   Operation 7245 'xor' 'xor_ln941_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7246 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_337 = and i1 %or_ln941_169, i1 %xor_ln941_507"   --->   Operation 7246 'and' 'overflow_337' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7247 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_169)   --->   "%xor_ln942_339 = xor i1 %deleted_ones_337, i1 1"   --->   Operation 7247 'xor' 'xor_ln942_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7248 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_169 = or i1 %xor_ln942_338, i1 %xor_ln942_339"   --->   Operation 7248 'or' 'or_ln942_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7249 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_169)   --->   "%xor_ln942_681 = xor i1 %and_ln937_169, i1 %or_ln942_169"   --->   Operation 7249 'xor' 'xor_ln942_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7250 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_169)   --->   "%underflow_169 = and i1 %xor_ln942_681, i1 %p_Result_852"   --->   Operation 7250 'and' 'underflow_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7251 [1/1] (0.00ns) (grouped into LUT with out node tp_V_509)   --->   "%select_ln392_506 = select i1 %overflow_337, i16 32767, i16 32768"   --->   Operation 7251 'select' 'select_ln392_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7252 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_169 = or i1 %overflow_337, i1 %underflow_169"   --->   Operation 7252 'or' 'or_ln392_169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7253 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_509 = select i1 %or_ln392_169, i16 %select_ln392_506, i16 %tp_V_508"   --->   Operation 7253 'select' 'tp_V_509' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7254 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_434 = mul i32 %sext_ln1317_6, i32 %sext_ln198_42"   --->   Operation 7254 'mul' 'r_V_434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7255 [1/1] (0.00ns)   --->   "%p_Result_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_434, i32 31"   --->   Operation 7255 'bitselect' 'p_Result_857' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7256 [1/1] (0.00ns)   --->   "%tp_V_510 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_434, i32 10, i32 25"   --->   Operation 7256 'partselect' 'tp_V_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7257 [1/1] (0.00ns)   --->   "%p_Result_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_434, i32 25"   --->   Operation 7257 'bitselect' 'p_Result_858' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7258 [1/1] (0.00ns)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_434, i32 9"   --->   Operation 7258 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7259 [1/1] (0.00ns)   --->   "%zext_ln423_170 = zext i1 %tmp_1307"   --->   Operation 7259 'zext' 'zext_ln423_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7260 [1/1] (0.85ns)   --->   "%tp_V_511 = add i16 %zext_ln423_170, i16 %tp_V_510"   --->   Operation 7260 'add' 'tp_V_511' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7261 [1/1] (0.00ns)   --->   "%p_Result_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_511, i32 15"   --->   Operation 7261 'bitselect' 'p_Result_859' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7262 [1/1] (0.28ns)   --->   "%xor_ln942_340 = xor i1 %p_Result_859, i1 1"   --->   Operation 7262 'xor' 'xor_ln942_340' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7263 [1/1] (0.28ns)   --->   "%carry_341 = and i1 %p_Result_858, i1 %xor_ln942_340"   --->   Operation 7263 'and' 'carry_341' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7264 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_434, i32 27, i32 31"   --->   Operation 7264 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7265 [1/1] (0.75ns)   --->   "%Range2_all_ones_170 = icmp_eq  i5 %tmp_511, i5 31"   --->   Operation 7265 'icmp' 'Range2_all_ones_170' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7266 [1/1] (0.00ns)   --->   "%tmp_513 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_434, i32 26, i32 31"   --->   Operation 7266 'partselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7267 [1/1] (0.78ns)   --->   "%Range1_all_ones_339 = icmp_eq  i6 %tmp_513, i6 63"   --->   Operation 7267 'icmp' 'Range1_all_ones_339' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7268 [1/1] (0.78ns)   --->   "%Range1_all_zeros_170 = icmp_eq  i6 %tmp_513, i6 0"   --->   Operation 7268 'icmp' 'Range1_all_zeros_170' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7269 [1/1] (0.00ns) (grouped into LUT with out node overflow_339)   --->   "%deleted_zeros_170 = select i1 %carry_341, i1 %Range1_all_ones_339, i1 %Range1_all_zeros_170"   --->   Operation 7269 'select' 'deleted_zeros_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7270 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_170)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_434, i32 26"   --->   Operation 7270 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7271 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_170)   --->   "%xor_ln936_170 = xor i1 %tmp_1309, i1 1"   --->   Operation 7271 'xor' 'xor_ln936_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7272 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_170)   --->   "%and_ln936_170 = and i1 %Range2_all_ones_170, i1 %xor_ln936_170"   --->   Operation 7272 'and' 'and_ln936_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7273 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_170)   --->   "%deleted_ones_339 = select i1 %carry_341, i1 %and_ln936_170, i1 %Range1_all_ones_339"   --->   Operation 7273 'select' 'deleted_ones_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7274 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_170)   --->   "%and_ln937_170 = and i1 %carry_341, i1 %Range1_all_ones_339"   --->   Operation 7274 'and' 'and_ln937_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7275 [1/1] (0.00ns) (grouped into LUT with out node overflow_339)   --->   "%xor_ln941_509 = xor i1 %deleted_zeros_170, i1 1"   --->   Operation 7275 'xor' 'xor_ln941_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7276 [1/1] (0.00ns) (grouped into LUT with out node overflow_339)   --->   "%or_ln941_170 = or i1 %p_Result_859, i1 %xor_ln941_509"   --->   Operation 7276 'or' 'or_ln941_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7277 [1/1] (0.00ns) (grouped into LUT with out node overflow_339)   --->   "%xor_ln941_510 = xor i1 %p_Result_857, i1 1"   --->   Operation 7277 'xor' 'xor_ln941_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7278 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_339 = and i1 %or_ln941_170, i1 %xor_ln941_510"   --->   Operation 7278 'and' 'overflow_339' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7279 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_170)   --->   "%xor_ln942_341 = xor i1 %deleted_ones_339, i1 1"   --->   Operation 7279 'xor' 'xor_ln942_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7280 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_170 = or i1 %xor_ln942_340, i1 %xor_ln942_341"   --->   Operation 7280 'or' 'or_ln942_170' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7281 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_170)   --->   "%xor_ln942_682 = xor i1 %and_ln937_170, i1 %or_ln942_170"   --->   Operation 7281 'xor' 'xor_ln942_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7282 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_170)   --->   "%underflow_170 = and i1 %xor_ln942_682, i1 %p_Result_857"   --->   Operation 7282 'and' 'underflow_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7283 [1/1] (0.00ns) (grouped into LUT with out node tp_V_512)   --->   "%select_ln392_509 = select i1 %overflow_339, i16 32767, i16 32768"   --->   Operation 7283 'select' 'select_ln392_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7284 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_170 = or i1 %overflow_339, i1 %underflow_170"   --->   Operation 7284 'or' 'or_ln392_170' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7285 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_512 = select i1 %or_ln392_170, i16 %select_ln392_509, i16 %tp_V_511"   --->   Operation 7285 'select' 'tp_V_512' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7286 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_435 = mul i32 %sext_ln1317_7, i32 %sext_ln198_43"   --->   Operation 7286 'mul' 'r_V_435' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7287 [1/1] (0.00ns)   --->   "%p_Result_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_435, i32 31"   --->   Operation 7287 'bitselect' 'p_Result_862' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7288 [1/1] (0.00ns)   --->   "%tp_V_513 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_435, i32 10, i32 25"   --->   Operation 7288 'partselect' 'tp_V_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7289 [1/1] (0.00ns)   --->   "%p_Result_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_435, i32 25"   --->   Operation 7289 'bitselect' 'p_Result_863' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7290 [1/1] (0.00ns)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_435, i32 9"   --->   Operation 7290 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7291 [1/1] (0.00ns)   --->   "%zext_ln423_171 = zext i1 %tmp_1314"   --->   Operation 7291 'zext' 'zext_ln423_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7292 [1/1] (0.85ns)   --->   "%tp_V_514 = add i16 %zext_ln423_171, i16 %tp_V_513"   --->   Operation 7292 'add' 'tp_V_514' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7293 [1/1] (0.00ns)   --->   "%p_Result_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_514, i32 15"   --->   Operation 7293 'bitselect' 'p_Result_864' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7294 [1/1] (0.28ns)   --->   "%xor_ln942_342 = xor i1 %p_Result_864, i1 1"   --->   Operation 7294 'xor' 'xor_ln942_342' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7295 [1/1] (0.28ns)   --->   "%carry_343 = and i1 %p_Result_863, i1 %xor_ln942_342"   --->   Operation 7295 'and' 'carry_343' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7296 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_435, i32 27, i32 31"   --->   Operation 7296 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7297 [1/1] (0.75ns)   --->   "%Range2_all_ones_171 = icmp_eq  i5 %tmp_515, i5 31"   --->   Operation 7297 'icmp' 'Range2_all_ones_171' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7298 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_435, i32 26, i32 31"   --->   Operation 7298 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7299 [1/1] (0.78ns)   --->   "%Range1_all_ones_341 = icmp_eq  i6 %tmp_517, i6 63"   --->   Operation 7299 'icmp' 'Range1_all_ones_341' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7300 [1/1] (0.78ns)   --->   "%Range1_all_zeros_171 = icmp_eq  i6 %tmp_517, i6 0"   --->   Operation 7300 'icmp' 'Range1_all_zeros_171' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7301 [1/1] (0.00ns) (grouped into LUT with out node overflow_341)   --->   "%deleted_zeros_171 = select i1 %carry_343, i1 %Range1_all_ones_341, i1 %Range1_all_zeros_171"   --->   Operation 7301 'select' 'deleted_zeros_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7302 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_171)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_435, i32 26"   --->   Operation 7302 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7303 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_171)   --->   "%xor_ln936_171 = xor i1 %tmp_1316, i1 1"   --->   Operation 7303 'xor' 'xor_ln936_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7304 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_171)   --->   "%and_ln936_171 = and i1 %Range2_all_ones_171, i1 %xor_ln936_171"   --->   Operation 7304 'and' 'and_ln936_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7305 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_171)   --->   "%deleted_ones_341 = select i1 %carry_343, i1 %and_ln936_171, i1 %Range1_all_ones_341"   --->   Operation 7305 'select' 'deleted_ones_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7306 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_171)   --->   "%and_ln937_171 = and i1 %carry_343, i1 %Range1_all_ones_341"   --->   Operation 7306 'and' 'and_ln937_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7307 [1/1] (0.00ns) (grouped into LUT with out node overflow_341)   --->   "%xor_ln941_512 = xor i1 %deleted_zeros_171, i1 1"   --->   Operation 7307 'xor' 'xor_ln941_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7308 [1/1] (0.00ns) (grouped into LUT with out node overflow_341)   --->   "%or_ln941_171 = or i1 %p_Result_864, i1 %xor_ln941_512"   --->   Operation 7308 'or' 'or_ln941_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7309 [1/1] (0.00ns) (grouped into LUT with out node overflow_341)   --->   "%xor_ln941_513 = xor i1 %p_Result_862, i1 1"   --->   Operation 7309 'xor' 'xor_ln941_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7310 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_341 = and i1 %or_ln941_171, i1 %xor_ln941_513"   --->   Operation 7310 'and' 'overflow_341' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7311 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_171)   --->   "%xor_ln942_343 = xor i1 %deleted_ones_341, i1 1"   --->   Operation 7311 'xor' 'xor_ln942_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7312 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_171 = or i1 %xor_ln942_342, i1 %xor_ln942_343"   --->   Operation 7312 'or' 'or_ln942_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7313 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_171)   --->   "%xor_ln942_683 = xor i1 %and_ln937_171, i1 %or_ln942_171"   --->   Operation 7313 'xor' 'xor_ln942_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7314 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_171)   --->   "%underflow_171 = and i1 %xor_ln942_683, i1 %p_Result_862"   --->   Operation 7314 'and' 'underflow_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7315 [1/1] (0.00ns) (grouped into LUT with out node tp_V_515)   --->   "%select_ln392_512 = select i1 %overflow_341, i16 32767, i16 32768"   --->   Operation 7315 'select' 'select_ln392_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7316 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_171 = or i1 %overflow_341, i1 %underflow_171"   --->   Operation 7316 'or' 'or_ln392_171' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7317 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_515 = select i1 %or_ln392_171, i16 %select_ln392_512, i16 %tp_V_514"   --->   Operation 7317 'select' 'tp_V_515' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7318 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_436 = mul i32 %sext_ln1317_4, i32 %sext_ln198_44"   --->   Operation 7318 'mul' 'r_V_436' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7319 [1/1] (0.00ns)   --->   "%p_Result_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_436, i32 31"   --->   Operation 7319 'bitselect' 'p_Result_869' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7320 [1/1] (0.00ns)   --->   "%tp_V_516 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_436, i32 10, i32 25"   --->   Operation 7320 'partselect' 'tp_V_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7321 [1/1] (0.00ns)   --->   "%p_Result_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_436, i32 25"   --->   Operation 7321 'bitselect' 'p_Result_870' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7322 [1/1] (0.00ns)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_436, i32 9"   --->   Operation 7322 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7323 [1/1] (0.00ns)   --->   "%zext_ln423_172 = zext i1 %tmp_1323"   --->   Operation 7323 'zext' 'zext_ln423_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7324 [1/1] (0.85ns)   --->   "%tp_V_517 = add i16 %zext_ln423_172, i16 %tp_V_516"   --->   Operation 7324 'add' 'tp_V_517' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7325 [1/1] (0.00ns)   --->   "%p_Result_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_517, i32 15"   --->   Operation 7325 'bitselect' 'p_Result_871' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7326 [1/1] (0.28ns)   --->   "%xor_ln942_344 = xor i1 %p_Result_871, i1 1"   --->   Operation 7326 'xor' 'xor_ln942_344' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7327 [1/1] (0.28ns)   --->   "%carry_345 = and i1 %p_Result_870, i1 %xor_ln942_344"   --->   Operation 7327 'and' 'carry_345' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7328 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_436, i32 27, i32 31"   --->   Operation 7328 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7329 [1/1] (0.75ns)   --->   "%Range2_all_ones_172 = icmp_eq  i5 %tmp_518, i5 31"   --->   Operation 7329 'icmp' 'Range2_all_ones_172' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7330 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_436, i32 26, i32 31"   --->   Operation 7330 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7331 [1/1] (0.78ns)   --->   "%Range1_all_ones_344 = icmp_eq  i6 %tmp_519, i6 63"   --->   Operation 7331 'icmp' 'Range1_all_ones_344' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7332 [1/1] (0.78ns)   --->   "%Range1_all_zeros_172 = icmp_eq  i6 %tmp_519, i6 0"   --->   Operation 7332 'icmp' 'Range1_all_zeros_172' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7333 [1/1] (0.00ns) (grouped into LUT with out node overflow_344)   --->   "%deleted_zeros_172 = select i1 %carry_345, i1 %Range1_all_ones_344, i1 %Range1_all_zeros_172"   --->   Operation 7333 'select' 'deleted_zeros_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7334 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_172)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_436, i32 26"   --->   Operation 7334 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7335 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_172)   --->   "%xor_ln936_172 = xor i1 %tmp_1325, i1 1"   --->   Operation 7335 'xor' 'xor_ln936_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7336 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_172)   --->   "%and_ln936_172 = and i1 %Range2_all_ones_172, i1 %xor_ln936_172"   --->   Operation 7336 'and' 'and_ln936_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7337 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_172)   --->   "%deleted_ones_344 = select i1 %carry_345, i1 %and_ln936_172, i1 %Range1_all_ones_344"   --->   Operation 7337 'select' 'deleted_ones_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7338 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_172)   --->   "%and_ln937_172 = and i1 %carry_345, i1 %Range1_all_ones_344"   --->   Operation 7338 'and' 'and_ln937_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7339 [1/1] (0.00ns) (grouped into LUT with out node overflow_344)   --->   "%xor_ln941_516 = xor i1 %deleted_zeros_172, i1 1"   --->   Operation 7339 'xor' 'xor_ln941_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7340 [1/1] (0.00ns) (grouped into LUT with out node overflow_344)   --->   "%or_ln941_172 = or i1 %p_Result_871, i1 %xor_ln941_516"   --->   Operation 7340 'or' 'or_ln941_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node overflow_344)   --->   "%xor_ln941_517 = xor i1 %p_Result_869, i1 1"   --->   Operation 7341 'xor' 'xor_ln941_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7342 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_344 = and i1 %or_ln941_172, i1 %xor_ln941_517"   --->   Operation 7342 'and' 'overflow_344' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7343 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_172)   --->   "%xor_ln942_345 = xor i1 %deleted_ones_344, i1 1"   --->   Operation 7343 'xor' 'xor_ln942_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7344 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_172 = or i1 %xor_ln942_344, i1 %xor_ln942_345"   --->   Operation 7344 'or' 'or_ln942_172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7345 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_172)   --->   "%xor_ln942_684 = xor i1 %and_ln937_172, i1 %or_ln942_172"   --->   Operation 7345 'xor' 'xor_ln942_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7346 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_172)   --->   "%underflow_172 = and i1 %xor_ln942_684, i1 %p_Result_869"   --->   Operation 7346 'and' 'underflow_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7347 [1/1] (0.00ns) (grouped into LUT with out node tp_V_518)   --->   "%select_ln392_516 = select i1 %overflow_344, i16 32767, i16 32768"   --->   Operation 7347 'select' 'select_ln392_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7348 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_172 = or i1 %overflow_344, i1 %underflow_172"   --->   Operation 7348 'or' 'or_ln392_172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7349 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_518 = select i1 %or_ln392_172, i16 %select_ln392_516, i16 %tp_V_517"   --->   Operation 7349 'select' 'tp_V_518' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7350 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_437 = mul i32 %sext_ln1317_5, i32 %sext_ln198_45"   --->   Operation 7350 'mul' 'r_V_437' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7351 [1/1] (0.00ns)   --->   "%p_Result_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_437, i32 31"   --->   Operation 7351 'bitselect' 'p_Result_872' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7352 [1/1] (0.00ns)   --->   "%tp_V_519 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_437, i32 10, i32 25"   --->   Operation 7352 'partselect' 'tp_V_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7353 [1/1] (0.00ns)   --->   "%p_Result_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_437, i32 25"   --->   Operation 7353 'bitselect' 'p_Result_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7354 [1/1] (0.00ns)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_437, i32 9"   --->   Operation 7354 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7355 [1/1] (0.00ns)   --->   "%zext_ln423_173 = zext i1 %tmp_1328"   --->   Operation 7355 'zext' 'zext_ln423_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7356 [1/1] (0.85ns)   --->   "%tp_V_520 = add i16 %zext_ln423_173, i16 %tp_V_519"   --->   Operation 7356 'add' 'tp_V_520' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7357 [1/1] (0.00ns)   --->   "%p_Result_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_520, i32 15"   --->   Operation 7357 'bitselect' 'p_Result_874' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7358 [1/1] (0.28ns)   --->   "%xor_ln942_346 = xor i1 %p_Result_874, i1 1"   --->   Operation 7358 'xor' 'xor_ln942_346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7359 [1/1] (0.28ns)   --->   "%carry_347 = and i1 %p_Result_873, i1 %xor_ln942_346"   --->   Operation 7359 'and' 'carry_347' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7360 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_437, i32 27, i32 31"   --->   Operation 7360 'partselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7361 [1/1] (0.75ns)   --->   "%Range2_all_ones_173 = icmp_eq  i5 %tmp_520, i5 31"   --->   Operation 7361 'icmp' 'Range2_all_ones_173' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7362 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_437, i32 26, i32 31"   --->   Operation 7362 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7363 [1/1] (0.78ns)   --->   "%Range1_all_ones_345 = icmp_eq  i6 %tmp_521, i6 63"   --->   Operation 7363 'icmp' 'Range1_all_ones_345' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7364 [1/1] (0.78ns)   --->   "%Range1_all_zeros_173 = icmp_eq  i6 %tmp_521, i6 0"   --->   Operation 7364 'icmp' 'Range1_all_zeros_173' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7365 [1/1] (0.00ns) (grouped into LUT with out node overflow_345)   --->   "%deleted_zeros_173 = select i1 %carry_347, i1 %Range1_all_ones_345, i1 %Range1_all_zeros_173"   --->   Operation 7365 'select' 'deleted_zeros_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7366 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_173)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_437, i32 26"   --->   Operation 7366 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7367 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_173)   --->   "%xor_ln936_173 = xor i1 %tmp_1330, i1 1"   --->   Operation 7367 'xor' 'xor_ln936_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7368 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_173)   --->   "%and_ln936_173 = and i1 %Range2_all_ones_173, i1 %xor_ln936_173"   --->   Operation 7368 'and' 'and_ln936_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_173)   --->   "%deleted_ones_345 = select i1 %carry_347, i1 %and_ln936_173, i1 %Range1_all_ones_345"   --->   Operation 7369 'select' 'deleted_ones_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_173)   --->   "%and_ln937_173 = and i1 %carry_347, i1 %Range1_all_ones_345"   --->   Operation 7370 'and' 'and_ln937_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node overflow_345)   --->   "%xor_ln941_518 = xor i1 %deleted_zeros_173, i1 1"   --->   Operation 7371 'xor' 'xor_ln941_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7372 [1/1] (0.00ns) (grouped into LUT with out node overflow_345)   --->   "%or_ln941_173 = or i1 %p_Result_874, i1 %xor_ln941_518"   --->   Operation 7372 'or' 'or_ln941_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7373 [1/1] (0.00ns) (grouped into LUT with out node overflow_345)   --->   "%xor_ln941_519 = xor i1 %p_Result_872, i1 1"   --->   Operation 7373 'xor' 'xor_ln941_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7374 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_345 = and i1 %or_ln941_173, i1 %xor_ln941_519"   --->   Operation 7374 'and' 'overflow_345' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7375 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_173)   --->   "%xor_ln942_347 = xor i1 %deleted_ones_345, i1 1"   --->   Operation 7375 'xor' 'xor_ln942_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7376 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_173 = or i1 %xor_ln942_346, i1 %xor_ln942_347"   --->   Operation 7376 'or' 'or_ln942_173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7377 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_173)   --->   "%xor_ln942_685 = xor i1 %and_ln937_173, i1 %or_ln942_173"   --->   Operation 7377 'xor' 'xor_ln942_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7378 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_173)   --->   "%underflow_173 = and i1 %xor_ln942_685, i1 %p_Result_872"   --->   Operation 7378 'and' 'underflow_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7379 [1/1] (0.00ns) (grouped into LUT with out node tp_V_521)   --->   "%select_ln392_518 = select i1 %overflow_345, i16 32767, i16 32768"   --->   Operation 7379 'select' 'select_ln392_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7380 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_173 = or i1 %overflow_345, i1 %underflow_173"   --->   Operation 7380 'or' 'or_ln392_173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7381 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_521 = select i1 %or_ln392_173, i16 %select_ln392_518, i16 %tp_V_520"   --->   Operation 7381 'select' 'tp_V_521' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7382 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_438 = mul i32 %sext_ln1317_6, i32 %sext_ln198_46"   --->   Operation 7382 'mul' 'r_V_438' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7383 [1/1] (0.00ns)   --->   "%p_Result_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_438, i32 31"   --->   Operation 7383 'bitselect' 'p_Result_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7384 [1/1] (0.00ns)   --->   "%tp_V_522 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_438, i32 10, i32 25"   --->   Operation 7384 'partselect' 'tp_V_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7385 [1/1] (0.00ns)   --->   "%p_Result_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_438, i32 25"   --->   Operation 7385 'bitselect' 'p_Result_878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7386 [1/1] (0.00ns)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_438, i32 9"   --->   Operation 7386 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7387 [1/1] (0.00ns)   --->   "%zext_ln423_174 = zext i1 %tmp_1335"   --->   Operation 7387 'zext' 'zext_ln423_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7388 [1/1] (0.85ns)   --->   "%tp_V_523 = add i16 %zext_ln423_174, i16 %tp_V_522"   --->   Operation 7388 'add' 'tp_V_523' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7389 [1/1] (0.00ns)   --->   "%p_Result_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_523, i32 15"   --->   Operation 7389 'bitselect' 'p_Result_879' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7390 [1/1] (0.28ns)   --->   "%xor_ln942_348 = xor i1 %p_Result_879, i1 1"   --->   Operation 7390 'xor' 'xor_ln942_348' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7391 [1/1] (0.28ns)   --->   "%carry_349 = and i1 %p_Result_878, i1 %xor_ln942_348"   --->   Operation 7391 'and' 'carry_349' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7392 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_438, i32 27, i32 31"   --->   Operation 7392 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7393 [1/1] (0.75ns)   --->   "%Range2_all_ones_174 = icmp_eq  i5 %tmp_523, i5 31"   --->   Operation 7393 'icmp' 'Range2_all_ones_174' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7394 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_438, i32 26, i32 31"   --->   Operation 7394 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7395 [1/1] (0.78ns)   --->   "%Range1_all_ones_347 = icmp_eq  i6 %tmp_526, i6 63"   --->   Operation 7395 'icmp' 'Range1_all_ones_347' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7396 [1/1] (0.78ns)   --->   "%Range1_all_zeros_174 = icmp_eq  i6 %tmp_526, i6 0"   --->   Operation 7396 'icmp' 'Range1_all_zeros_174' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7397 [1/1] (0.00ns) (grouped into LUT with out node overflow_347)   --->   "%deleted_zeros_174 = select i1 %carry_349, i1 %Range1_all_ones_347, i1 %Range1_all_zeros_174"   --->   Operation 7397 'select' 'deleted_zeros_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_174)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_438, i32 26"   --->   Operation 7398 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7399 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_174)   --->   "%xor_ln936_174 = xor i1 %tmp_1337, i1 1"   --->   Operation 7399 'xor' 'xor_ln936_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7400 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_174)   --->   "%and_ln936_174 = and i1 %Range2_all_ones_174, i1 %xor_ln936_174"   --->   Operation 7400 'and' 'and_ln936_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7401 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_174)   --->   "%deleted_ones_347 = select i1 %carry_349, i1 %and_ln936_174, i1 %Range1_all_ones_347"   --->   Operation 7401 'select' 'deleted_ones_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7402 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_174)   --->   "%and_ln937_174 = and i1 %carry_349, i1 %Range1_all_ones_347"   --->   Operation 7402 'and' 'and_ln937_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node overflow_347)   --->   "%xor_ln941_521 = xor i1 %deleted_zeros_174, i1 1"   --->   Operation 7403 'xor' 'xor_ln941_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7404 [1/1] (0.00ns) (grouped into LUT with out node overflow_347)   --->   "%or_ln941_174 = or i1 %p_Result_879, i1 %xor_ln941_521"   --->   Operation 7404 'or' 'or_ln941_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7405 [1/1] (0.00ns) (grouped into LUT with out node overflow_347)   --->   "%xor_ln941_522 = xor i1 %p_Result_877, i1 1"   --->   Operation 7405 'xor' 'xor_ln941_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7406 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_347 = and i1 %or_ln941_174, i1 %xor_ln941_522"   --->   Operation 7406 'and' 'overflow_347' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7407 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_174)   --->   "%xor_ln942_349 = xor i1 %deleted_ones_347, i1 1"   --->   Operation 7407 'xor' 'xor_ln942_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7408 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_174 = or i1 %xor_ln942_348, i1 %xor_ln942_349"   --->   Operation 7408 'or' 'or_ln942_174' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7409 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_174)   --->   "%xor_ln942_686 = xor i1 %and_ln937_174, i1 %or_ln942_174"   --->   Operation 7409 'xor' 'xor_ln942_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7410 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_174)   --->   "%underflow_174 = and i1 %xor_ln942_686, i1 %p_Result_877"   --->   Operation 7410 'and' 'underflow_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7411 [1/1] (0.00ns) (grouped into LUT with out node tp_V_524)   --->   "%select_ln392_521 = select i1 %overflow_347, i16 32767, i16 32768"   --->   Operation 7411 'select' 'select_ln392_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7412 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_174 = or i1 %overflow_347, i1 %underflow_174"   --->   Operation 7412 'or' 'or_ln392_174' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7413 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_524 = select i1 %or_ln392_174, i16 %select_ln392_521, i16 %tp_V_523"   --->   Operation 7413 'select' 'tp_V_524' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7414 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_439 = mul i32 %sext_ln1317_7, i32 %sext_ln198_47"   --->   Operation 7414 'mul' 'r_V_439' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7415 [1/1] (0.00ns)   --->   "%p_Result_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_439, i32 31"   --->   Operation 7415 'bitselect' 'p_Result_882' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7416 [1/1] (0.00ns)   --->   "%tp_V_525 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_439, i32 10, i32 25"   --->   Operation 7416 'partselect' 'tp_V_525' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7417 [1/1] (0.00ns)   --->   "%p_Result_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_439, i32 25"   --->   Operation 7417 'bitselect' 'p_Result_883' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7418 [1/1] (0.00ns)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_439, i32 9"   --->   Operation 7418 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7419 [1/1] (0.00ns)   --->   "%zext_ln423_175 = zext i1 %tmp_1342"   --->   Operation 7419 'zext' 'zext_ln423_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7420 [1/1] (0.85ns)   --->   "%tp_V_526 = add i16 %zext_ln423_175, i16 %tp_V_525"   --->   Operation 7420 'add' 'tp_V_526' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7421 [1/1] (0.00ns)   --->   "%p_Result_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_526, i32 15"   --->   Operation 7421 'bitselect' 'p_Result_884' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7422 [1/1] (0.28ns)   --->   "%xor_ln942_350 = xor i1 %p_Result_884, i1 1"   --->   Operation 7422 'xor' 'xor_ln942_350' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7423 [1/1] (0.28ns)   --->   "%carry_351 = and i1 %p_Result_883, i1 %xor_ln942_350"   --->   Operation 7423 'and' 'carry_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7424 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_439, i32 27, i32 31"   --->   Operation 7424 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7425 [1/1] (0.75ns)   --->   "%Range2_all_ones_175 = icmp_eq  i5 %tmp_527, i5 31"   --->   Operation 7425 'icmp' 'Range2_all_ones_175' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7426 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_439, i32 26, i32 31"   --->   Operation 7426 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7427 [1/1] (0.78ns)   --->   "%Range1_all_ones_349 = icmp_eq  i6 %tmp_529, i6 63"   --->   Operation 7427 'icmp' 'Range1_all_ones_349' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7428 [1/1] (0.78ns)   --->   "%Range1_all_zeros_175 = icmp_eq  i6 %tmp_529, i6 0"   --->   Operation 7428 'icmp' 'Range1_all_zeros_175' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7429 [1/1] (0.00ns) (grouped into LUT with out node overflow_349)   --->   "%deleted_zeros_175 = select i1 %carry_351, i1 %Range1_all_ones_349, i1 %Range1_all_zeros_175"   --->   Operation 7429 'select' 'deleted_zeros_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7430 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_175)   --->   "%tmp_1344 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_439, i32 26"   --->   Operation 7430 'bitselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7431 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_175)   --->   "%xor_ln936_175 = xor i1 %tmp_1344, i1 1"   --->   Operation 7431 'xor' 'xor_ln936_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7432 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_175)   --->   "%and_ln936_175 = and i1 %Range2_all_ones_175, i1 %xor_ln936_175"   --->   Operation 7432 'and' 'and_ln936_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7433 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_175)   --->   "%deleted_ones_349 = select i1 %carry_351, i1 %and_ln936_175, i1 %Range1_all_ones_349"   --->   Operation 7433 'select' 'deleted_ones_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7434 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_175)   --->   "%and_ln937_175 = and i1 %carry_351, i1 %Range1_all_ones_349"   --->   Operation 7434 'and' 'and_ln937_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7435 [1/1] (0.00ns) (grouped into LUT with out node overflow_349)   --->   "%xor_ln941_524 = xor i1 %deleted_zeros_175, i1 1"   --->   Operation 7435 'xor' 'xor_ln941_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7436 [1/1] (0.00ns) (grouped into LUT with out node overflow_349)   --->   "%or_ln941_175 = or i1 %p_Result_884, i1 %xor_ln941_524"   --->   Operation 7436 'or' 'or_ln941_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7437 [1/1] (0.00ns) (grouped into LUT with out node overflow_349)   --->   "%xor_ln941_525 = xor i1 %p_Result_882, i1 1"   --->   Operation 7437 'xor' 'xor_ln941_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7438 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_349 = and i1 %or_ln941_175, i1 %xor_ln941_525"   --->   Operation 7438 'and' 'overflow_349' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7439 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_175)   --->   "%xor_ln942_351 = xor i1 %deleted_ones_349, i1 1"   --->   Operation 7439 'xor' 'xor_ln942_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7440 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_175 = or i1 %xor_ln942_350, i1 %xor_ln942_351"   --->   Operation 7440 'or' 'or_ln942_175' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7441 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_175)   --->   "%xor_ln942_687 = xor i1 %and_ln937_175, i1 %or_ln942_175"   --->   Operation 7441 'xor' 'xor_ln942_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7442 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_175)   --->   "%underflow_175 = and i1 %xor_ln942_687, i1 %p_Result_882"   --->   Operation 7442 'and' 'underflow_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7443 [1/1] (0.00ns) (grouped into LUT with out node tp_V_527)   --->   "%select_ln392_524 = select i1 %overflow_349, i16 32767, i16 32768"   --->   Operation 7443 'select' 'select_ln392_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7444 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_175 = or i1 %overflow_349, i1 %underflow_175"   --->   Operation 7444 'or' 'or_ln392_175' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7445 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_527 = select i1 %or_ln392_175, i16 %select_ln392_524, i16 %tp_V_526"   --->   Operation 7445 'select' 'tp_V_527' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7446 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_440 = mul i32 %sext_ln1317_4, i32 %sext_ln198_48"   --->   Operation 7446 'mul' 'r_V_440' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7447 [1/1] (0.00ns)   --->   "%p_Result_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_440, i32 31"   --->   Operation 7447 'bitselect' 'p_Result_889' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7448 [1/1] (0.00ns)   --->   "%tp_V_528 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_440, i32 10, i32 25"   --->   Operation 7448 'partselect' 'tp_V_528' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7449 [1/1] (0.00ns)   --->   "%p_Result_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_440, i32 25"   --->   Operation 7449 'bitselect' 'p_Result_890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7450 [1/1] (0.00ns)   --->   "%tmp_1351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_440, i32 9"   --->   Operation 7450 'bitselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7451 [1/1] (0.00ns)   --->   "%zext_ln423_176 = zext i1 %tmp_1351"   --->   Operation 7451 'zext' 'zext_ln423_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7452 [1/1] (0.85ns)   --->   "%tp_V_529 = add i16 %zext_ln423_176, i16 %tp_V_528"   --->   Operation 7452 'add' 'tp_V_529' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7453 [1/1] (0.00ns)   --->   "%p_Result_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_529, i32 15"   --->   Operation 7453 'bitselect' 'p_Result_891' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7454 [1/1] (0.28ns)   --->   "%xor_ln942_352 = xor i1 %p_Result_891, i1 1"   --->   Operation 7454 'xor' 'xor_ln942_352' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7455 [1/1] (0.28ns)   --->   "%carry_353 = and i1 %p_Result_890, i1 %xor_ln942_352"   --->   Operation 7455 'and' 'carry_353' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7456 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_440, i32 27, i32 31"   --->   Operation 7456 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7457 [1/1] (0.75ns)   --->   "%Range2_all_ones_176 = icmp_eq  i5 %tmp_531, i5 31"   --->   Operation 7457 'icmp' 'Range2_all_ones_176' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7458 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_440, i32 26, i32 31"   --->   Operation 7458 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7459 [1/1] (0.78ns)   --->   "%Range1_all_ones_352 = icmp_eq  i6 %tmp_532, i6 63"   --->   Operation 7459 'icmp' 'Range1_all_ones_352' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7460 [1/1] (0.78ns)   --->   "%Range1_all_zeros_176 = icmp_eq  i6 %tmp_532, i6 0"   --->   Operation 7460 'icmp' 'Range1_all_zeros_176' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7461 [1/1] (0.00ns) (grouped into LUT with out node overflow_352)   --->   "%deleted_zeros_176 = select i1 %carry_353, i1 %Range1_all_ones_352, i1 %Range1_all_zeros_176"   --->   Operation 7461 'select' 'deleted_zeros_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7462 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_176)   --->   "%tmp_1353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_440, i32 26"   --->   Operation 7462 'bitselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7463 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_176)   --->   "%xor_ln936_176 = xor i1 %tmp_1353, i1 1"   --->   Operation 7463 'xor' 'xor_ln936_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7464 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_176)   --->   "%and_ln936_176 = and i1 %Range2_all_ones_176, i1 %xor_ln936_176"   --->   Operation 7464 'and' 'and_ln936_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_176)   --->   "%deleted_ones_352 = select i1 %carry_353, i1 %and_ln936_176, i1 %Range1_all_ones_352"   --->   Operation 7465 'select' 'deleted_ones_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_176)   --->   "%and_ln937_176 = and i1 %carry_353, i1 %Range1_all_ones_352"   --->   Operation 7466 'and' 'and_ln937_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7467 [1/1] (0.00ns) (grouped into LUT with out node overflow_352)   --->   "%xor_ln941_528 = xor i1 %deleted_zeros_176, i1 1"   --->   Operation 7467 'xor' 'xor_ln941_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7468 [1/1] (0.00ns) (grouped into LUT with out node overflow_352)   --->   "%or_ln941_176 = or i1 %p_Result_891, i1 %xor_ln941_528"   --->   Operation 7468 'or' 'or_ln941_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7469 [1/1] (0.00ns) (grouped into LUT with out node overflow_352)   --->   "%xor_ln941_529 = xor i1 %p_Result_889, i1 1"   --->   Operation 7469 'xor' 'xor_ln941_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7470 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_352 = and i1 %or_ln941_176, i1 %xor_ln941_529"   --->   Operation 7470 'and' 'overflow_352' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7471 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_176)   --->   "%xor_ln942_353 = xor i1 %deleted_ones_352, i1 1"   --->   Operation 7471 'xor' 'xor_ln942_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7472 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_176 = or i1 %xor_ln942_352, i1 %xor_ln942_353"   --->   Operation 7472 'or' 'or_ln942_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7473 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_176)   --->   "%xor_ln942_688 = xor i1 %and_ln937_176, i1 %or_ln942_176"   --->   Operation 7473 'xor' 'xor_ln942_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7474 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_176)   --->   "%underflow_176 = and i1 %xor_ln942_688, i1 %p_Result_889"   --->   Operation 7474 'and' 'underflow_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7475 [1/1] (0.00ns) (grouped into LUT with out node tp_V_530)   --->   "%select_ln392_528 = select i1 %overflow_352, i16 32767, i16 32768"   --->   Operation 7475 'select' 'select_ln392_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7476 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_176 = or i1 %overflow_352, i1 %underflow_176"   --->   Operation 7476 'or' 'or_ln392_176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7477 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_530 = select i1 %or_ln392_176, i16 %select_ln392_528, i16 %tp_V_529"   --->   Operation 7477 'select' 'tp_V_530' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7478 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_441 = mul i32 %sext_ln1317_5, i32 %sext_ln198_49"   --->   Operation 7478 'mul' 'r_V_441' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7479 [1/1] (0.00ns)   --->   "%p_Result_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_441, i32 31"   --->   Operation 7479 'bitselect' 'p_Result_892' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7480 [1/1] (0.00ns)   --->   "%tp_V_531 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_441, i32 10, i32 25"   --->   Operation 7480 'partselect' 'tp_V_531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7481 [1/1] (0.00ns)   --->   "%p_Result_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_441, i32 25"   --->   Operation 7481 'bitselect' 'p_Result_893' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7482 [1/1] (0.00ns)   --->   "%tmp_1356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_441, i32 9"   --->   Operation 7482 'bitselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7483 [1/1] (0.00ns)   --->   "%zext_ln423_177 = zext i1 %tmp_1356"   --->   Operation 7483 'zext' 'zext_ln423_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7484 [1/1] (0.85ns)   --->   "%tp_V_532 = add i16 %zext_ln423_177, i16 %tp_V_531"   --->   Operation 7484 'add' 'tp_V_532' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7485 [1/1] (0.00ns)   --->   "%p_Result_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_532, i32 15"   --->   Operation 7485 'bitselect' 'p_Result_894' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7486 [1/1] (0.28ns)   --->   "%xor_ln942_354 = xor i1 %p_Result_894, i1 1"   --->   Operation 7486 'xor' 'xor_ln942_354' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7487 [1/1] (0.28ns)   --->   "%carry_355 = and i1 %p_Result_893, i1 %xor_ln942_354"   --->   Operation 7487 'and' 'carry_355' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7488 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_441, i32 27, i32 31"   --->   Operation 7488 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7489 [1/1] (0.75ns)   --->   "%Range2_all_ones_177 = icmp_eq  i5 %tmp_533, i5 31"   --->   Operation 7489 'icmp' 'Range2_all_ones_177' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7490 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_441, i32 26, i32 31"   --->   Operation 7490 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7491 [1/1] (0.78ns)   --->   "%Range1_all_ones_353 = icmp_eq  i6 %tmp_535, i6 63"   --->   Operation 7491 'icmp' 'Range1_all_ones_353' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7492 [1/1] (0.78ns)   --->   "%Range1_all_zeros_177 = icmp_eq  i6 %tmp_535, i6 0"   --->   Operation 7492 'icmp' 'Range1_all_zeros_177' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7493 [1/1] (0.00ns) (grouped into LUT with out node overflow_353)   --->   "%deleted_zeros_177 = select i1 %carry_355, i1 %Range1_all_ones_353, i1 %Range1_all_zeros_177"   --->   Operation 7493 'select' 'deleted_zeros_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7494 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_177)   --->   "%tmp_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_441, i32 26"   --->   Operation 7494 'bitselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7495 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_177)   --->   "%xor_ln936_177 = xor i1 %tmp_1358, i1 1"   --->   Operation 7495 'xor' 'xor_ln936_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7496 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_177)   --->   "%and_ln936_177 = and i1 %Range2_all_ones_177, i1 %xor_ln936_177"   --->   Operation 7496 'and' 'and_ln936_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7497 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_177)   --->   "%deleted_ones_353 = select i1 %carry_355, i1 %and_ln936_177, i1 %Range1_all_ones_353"   --->   Operation 7497 'select' 'deleted_ones_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_177)   --->   "%and_ln937_177 = and i1 %carry_355, i1 %Range1_all_ones_353"   --->   Operation 7498 'and' 'and_ln937_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node overflow_353)   --->   "%xor_ln941_530 = xor i1 %deleted_zeros_177, i1 1"   --->   Operation 7499 'xor' 'xor_ln941_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node overflow_353)   --->   "%or_ln941_177 = or i1 %p_Result_894, i1 %xor_ln941_530"   --->   Operation 7500 'or' 'or_ln941_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7501 [1/1] (0.00ns) (grouped into LUT with out node overflow_353)   --->   "%xor_ln941_531 = xor i1 %p_Result_892, i1 1"   --->   Operation 7501 'xor' 'xor_ln941_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7502 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_353 = and i1 %or_ln941_177, i1 %xor_ln941_531"   --->   Operation 7502 'and' 'overflow_353' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7503 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_177)   --->   "%xor_ln942_355 = xor i1 %deleted_ones_353, i1 1"   --->   Operation 7503 'xor' 'xor_ln942_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7504 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_177 = or i1 %xor_ln942_354, i1 %xor_ln942_355"   --->   Operation 7504 'or' 'or_ln942_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7505 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_177)   --->   "%xor_ln942_689 = xor i1 %and_ln937_177, i1 %or_ln942_177"   --->   Operation 7505 'xor' 'xor_ln942_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7506 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_177)   --->   "%underflow_177 = and i1 %xor_ln942_689, i1 %p_Result_892"   --->   Operation 7506 'and' 'underflow_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7507 [1/1] (0.00ns) (grouped into LUT with out node tp_V_533)   --->   "%select_ln392_530 = select i1 %overflow_353, i16 32767, i16 32768"   --->   Operation 7507 'select' 'select_ln392_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7508 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_177 = or i1 %overflow_353, i1 %underflow_177"   --->   Operation 7508 'or' 'or_ln392_177' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7509 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_533 = select i1 %or_ln392_177, i16 %select_ln392_530, i16 %tp_V_532"   --->   Operation 7509 'select' 'tp_V_533' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7510 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_442 = mul i32 %sext_ln1317_6, i32 %sext_ln198_50"   --->   Operation 7510 'mul' 'r_V_442' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7511 [1/1] (0.00ns)   --->   "%p_Result_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_442, i32 31"   --->   Operation 7511 'bitselect' 'p_Result_897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7512 [1/1] (0.00ns)   --->   "%tp_V_534 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_442, i32 10, i32 25"   --->   Operation 7512 'partselect' 'tp_V_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7513 [1/1] (0.00ns)   --->   "%p_Result_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_442, i32 25"   --->   Operation 7513 'bitselect' 'p_Result_898' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7514 [1/1] (0.00ns)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_442, i32 9"   --->   Operation 7514 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7515 [1/1] (0.00ns)   --->   "%zext_ln423_178 = zext i1 %tmp_1363"   --->   Operation 7515 'zext' 'zext_ln423_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7516 [1/1] (0.85ns)   --->   "%tp_V_535 = add i16 %zext_ln423_178, i16 %tp_V_534"   --->   Operation 7516 'add' 'tp_V_535' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7517 [1/1] (0.00ns)   --->   "%p_Result_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_535, i32 15"   --->   Operation 7517 'bitselect' 'p_Result_899' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7518 [1/1] (0.28ns)   --->   "%xor_ln942_356 = xor i1 %p_Result_899, i1 1"   --->   Operation 7518 'xor' 'xor_ln942_356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7519 [1/1] (0.28ns)   --->   "%carry_357 = and i1 %p_Result_898, i1 %xor_ln942_356"   --->   Operation 7519 'and' 'carry_357' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7520 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_442, i32 27, i32 31"   --->   Operation 7520 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7521 [1/1] (0.75ns)   --->   "%Range2_all_ones_178 = icmp_eq  i5 %tmp_537, i5 31"   --->   Operation 7521 'icmp' 'Range2_all_ones_178' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7522 [1/1] (0.00ns)   --->   "%tmp_539 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_442, i32 26, i32 31"   --->   Operation 7522 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7523 [1/1] (0.78ns)   --->   "%Range1_all_ones_355 = icmp_eq  i6 %tmp_539, i6 63"   --->   Operation 7523 'icmp' 'Range1_all_ones_355' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7524 [1/1] (0.78ns)   --->   "%Range1_all_zeros_178 = icmp_eq  i6 %tmp_539, i6 0"   --->   Operation 7524 'icmp' 'Range1_all_zeros_178' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7525 [1/1] (0.00ns) (grouped into LUT with out node overflow_355)   --->   "%deleted_zeros_178 = select i1 %carry_357, i1 %Range1_all_ones_355, i1 %Range1_all_zeros_178"   --->   Operation 7525 'select' 'deleted_zeros_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7526 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_178)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_442, i32 26"   --->   Operation 7526 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7527 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_178)   --->   "%xor_ln936_178 = xor i1 %tmp_1365, i1 1"   --->   Operation 7527 'xor' 'xor_ln936_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7528 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_178)   --->   "%and_ln936_178 = and i1 %Range2_all_ones_178, i1 %xor_ln936_178"   --->   Operation 7528 'and' 'and_ln936_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7529 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_178)   --->   "%deleted_ones_355 = select i1 %carry_357, i1 %and_ln936_178, i1 %Range1_all_ones_355"   --->   Operation 7529 'select' 'deleted_ones_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7530 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_178)   --->   "%and_ln937_178 = and i1 %carry_357, i1 %Range1_all_ones_355"   --->   Operation 7530 'and' 'and_ln937_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7531 [1/1] (0.00ns) (grouped into LUT with out node overflow_355)   --->   "%xor_ln941_533 = xor i1 %deleted_zeros_178, i1 1"   --->   Operation 7531 'xor' 'xor_ln941_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7532 [1/1] (0.00ns) (grouped into LUT with out node overflow_355)   --->   "%or_ln941_178 = or i1 %p_Result_899, i1 %xor_ln941_533"   --->   Operation 7532 'or' 'or_ln941_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node overflow_355)   --->   "%xor_ln941_534 = xor i1 %p_Result_897, i1 1"   --->   Operation 7533 'xor' 'xor_ln941_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7534 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_355 = and i1 %or_ln941_178, i1 %xor_ln941_534"   --->   Operation 7534 'and' 'overflow_355' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7535 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_178)   --->   "%xor_ln942_357 = xor i1 %deleted_ones_355, i1 1"   --->   Operation 7535 'xor' 'xor_ln942_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7536 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_178 = or i1 %xor_ln942_356, i1 %xor_ln942_357"   --->   Operation 7536 'or' 'or_ln942_178' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7537 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_178)   --->   "%xor_ln942_690 = xor i1 %and_ln937_178, i1 %or_ln942_178"   --->   Operation 7537 'xor' 'xor_ln942_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7538 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_178)   --->   "%underflow_178 = and i1 %xor_ln942_690, i1 %p_Result_897"   --->   Operation 7538 'and' 'underflow_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7539 [1/1] (0.00ns) (grouped into LUT with out node tp_V_536)   --->   "%select_ln392_533 = select i1 %overflow_355, i16 32767, i16 32768"   --->   Operation 7539 'select' 'select_ln392_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7540 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_178 = or i1 %overflow_355, i1 %underflow_178"   --->   Operation 7540 'or' 'or_ln392_178' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7541 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_536 = select i1 %or_ln392_178, i16 %select_ln392_533, i16 %tp_V_535"   --->   Operation 7541 'select' 'tp_V_536' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7542 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_443 = mul i32 %sext_ln1317_7, i32 %sext_ln198_51"   --->   Operation 7542 'mul' 'r_V_443' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7543 [1/1] (0.00ns)   --->   "%p_Result_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_443, i32 31"   --->   Operation 7543 'bitselect' 'p_Result_902' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7544 [1/1] (0.00ns)   --->   "%tp_V_537 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_443, i32 10, i32 25"   --->   Operation 7544 'partselect' 'tp_V_537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7545 [1/1] (0.00ns)   --->   "%p_Result_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_443, i32 25"   --->   Operation 7545 'bitselect' 'p_Result_903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7546 [1/1] (0.00ns)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_443, i32 9"   --->   Operation 7546 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7547 [1/1] (0.00ns)   --->   "%zext_ln423_179 = zext i1 %tmp_1370"   --->   Operation 7547 'zext' 'zext_ln423_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7548 [1/1] (0.85ns)   --->   "%tp_V_538 = add i16 %zext_ln423_179, i16 %tp_V_537"   --->   Operation 7548 'add' 'tp_V_538' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7549 [1/1] (0.00ns)   --->   "%p_Result_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_538, i32 15"   --->   Operation 7549 'bitselect' 'p_Result_904' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7550 [1/1] (0.28ns)   --->   "%xor_ln942_358 = xor i1 %p_Result_904, i1 1"   --->   Operation 7550 'xor' 'xor_ln942_358' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7551 [1/1] (0.28ns)   --->   "%carry_359 = and i1 %p_Result_903, i1 %xor_ln942_358"   --->   Operation 7551 'and' 'carry_359' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7552 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_443, i32 27, i32 31"   --->   Operation 7552 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7553 [1/1] (0.75ns)   --->   "%Range2_all_ones_179 = icmp_eq  i5 %tmp_540, i5 31"   --->   Operation 7553 'icmp' 'Range2_all_ones_179' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7554 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_443, i32 26, i32 31"   --->   Operation 7554 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7555 [1/1] (0.78ns)   --->   "%Range1_all_ones_357 = icmp_eq  i6 %tmp_541, i6 63"   --->   Operation 7555 'icmp' 'Range1_all_ones_357' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7556 [1/1] (0.78ns)   --->   "%Range1_all_zeros_179 = icmp_eq  i6 %tmp_541, i6 0"   --->   Operation 7556 'icmp' 'Range1_all_zeros_179' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node overflow_357)   --->   "%deleted_zeros_179 = select i1 %carry_359, i1 %Range1_all_ones_357, i1 %Range1_all_zeros_179"   --->   Operation 7557 'select' 'deleted_zeros_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7558 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_179)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_443, i32 26"   --->   Operation 7558 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7559 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_179)   --->   "%xor_ln936_179 = xor i1 %tmp_1372, i1 1"   --->   Operation 7559 'xor' 'xor_ln936_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7560 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_179)   --->   "%and_ln936_179 = and i1 %Range2_all_ones_179, i1 %xor_ln936_179"   --->   Operation 7560 'and' 'and_ln936_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7561 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_179)   --->   "%deleted_ones_357 = select i1 %carry_359, i1 %and_ln936_179, i1 %Range1_all_ones_357"   --->   Operation 7561 'select' 'deleted_ones_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7562 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_179)   --->   "%and_ln937_179 = and i1 %carry_359, i1 %Range1_all_ones_357"   --->   Operation 7562 'and' 'and_ln937_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7563 [1/1] (0.00ns) (grouped into LUT with out node overflow_357)   --->   "%xor_ln941_536 = xor i1 %deleted_zeros_179, i1 1"   --->   Operation 7563 'xor' 'xor_ln941_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7564 [1/1] (0.00ns) (grouped into LUT with out node overflow_357)   --->   "%or_ln941_179 = or i1 %p_Result_904, i1 %xor_ln941_536"   --->   Operation 7564 'or' 'or_ln941_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7565 [1/1] (0.00ns) (grouped into LUT with out node overflow_357)   --->   "%xor_ln941_537 = xor i1 %p_Result_902, i1 1"   --->   Operation 7565 'xor' 'xor_ln941_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7566 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_357 = and i1 %or_ln941_179, i1 %xor_ln941_537"   --->   Operation 7566 'and' 'overflow_357' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7567 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_179)   --->   "%xor_ln942_359 = xor i1 %deleted_ones_357, i1 1"   --->   Operation 7567 'xor' 'xor_ln942_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7568 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_179 = or i1 %xor_ln942_358, i1 %xor_ln942_359"   --->   Operation 7568 'or' 'or_ln942_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7569 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_179)   --->   "%xor_ln942_691 = xor i1 %and_ln937_179, i1 %or_ln942_179"   --->   Operation 7569 'xor' 'xor_ln942_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7570 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_179)   --->   "%underflow_179 = and i1 %xor_ln942_691, i1 %p_Result_902"   --->   Operation 7570 'and' 'underflow_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7571 [1/1] (0.00ns) (grouped into LUT with out node tp_V_539)   --->   "%select_ln392_536 = select i1 %overflow_357, i16 32767, i16 32768"   --->   Operation 7571 'select' 'select_ln392_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7572 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_179 = or i1 %overflow_357, i1 %underflow_179"   --->   Operation 7572 'or' 'or_ln392_179' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7573 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_539 = select i1 %or_ln392_179, i16 %select_ln392_536, i16 %tp_V_538"   --->   Operation 7573 'select' 'tp_V_539' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7574 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_444 = mul i32 %sext_ln1317_4, i32 %sext_ln198_52"   --->   Operation 7574 'mul' 'r_V_444' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7575 [1/1] (0.00ns)   --->   "%p_Result_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_444, i32 31"   --->   Operation 7575 'bitselect' 'p_Result_909' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7576 [1/1] (0.00ns)   --->   "%tp_V_540 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_444, i32 10, i32 25"   --->   Operation 7576 'partselect' 'tp_V_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7577 [1/1] (0.00ns)   --->   "%p_Result_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_444, i32 25"   --->   Operation 7577 'bitselect' 'p_Result_910' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7578 [1/1] (0.00ns)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_444, i32 9"   --->   Operation 7578 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7579 [1/1] (0.00ns)   --->   "%zext_ln423_180 = zext i1 %tmp_1379"   --->   Operation 7579 'zext' 'zext_ln423_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7580 [1/1] (0.85ns)   --->   "%tp_V_541 = add i16 %zext_ln423_180, i16 %tp_V_540"   --->   Operation 7580 'add' 'tp_V_541' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7581 [1/1] (0.00ns)   --->   "%p_Result_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_541, i32 15"   --->   Operation 7581 'bitselect' 'p_Result_911' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7582 [1/1] (0.28ns)   --->   "%xor_ln942_360 = xor i1 %p_Result_911, i1 1"   --->   Operation 7582 'xor' 'xor_ln942_360' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7583 [1/1] (0.28ns)   --->   "%carry_361 = and i1 %p_Result_910, i1 %xor_ln942_360"   --->   Operation 7583 'and' 'carry_361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7584 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_444, i32 27, i32 31"   --->   Operation 7584 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7585 [1/1] (0.75ns)   --->   "%Range2_all_ones_180 = icmp_eq  i5 %tmp_542, i5 31"   --->   Operation 7585 'icmp' 'Range2_all_ones_180' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7586 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_444, i32 26, i32 31"   --->   Operation 7586 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7587 [1/1] (0.78ns)   --->   "%Range1_all_ones_360 = icmp_eq  i6 %tmp_545, i6 63"   --->   Operation 7587 'icmp' 'Range1_all_ones_360' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7588 [1/1] (0.78ns)   --->   "%Range1_all_zeros_180 = icmp_eq  i6 %tmp_545, i6 0"   --->   Operation 7588 'icmp' 'Range1_all_zeros_180' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7589 [1/1] (0.00ns) (grouped into LUT with out node overflow_360)   --->   "%deleted_zeros_180 = select i1 %carry_361, i1 %Range1_all_ones_360, i1 %Range1_all_zeros_180"   --->   Operation 7589 'select' 'deleted_zeros_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7590 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_180)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_444, i32 26"   --->   Operation 7590 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7591 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_180)   --->   "%xor_ln936_180 = xor i1 %tmp_1381, i1 1"   --->   Operation 7591 'xor' 'xor_ln936_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7592 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_180)   --->   "%and_ln936_180 = and i1 %Range2_all_ones_180, i1 %xor_ln936_180"   --->   Operation 7592 'and' 'and_ln936_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7593 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_180)   --->   "%deleted_ones_360 = select i1 %carry_361, i1 %and_ln936_180, i1 %Range1_all_ones_360"   --->   Operation 7593 'select' 'deleted_ones_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7594 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_180)   --->   "%and_ln937_180 = and i1 %carry_361, i1 %Range1_all_ones_360"   --->   Operation 7594 'and' 'and_ln937_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7595 [1/1] (0.00ns) (grouped into LUT with out node overflow_360)   --->   "%xor_ln941_540 = xor i1 %deleted_zeros_180, i1 1"   --->   Operation 7595 'xor' 'xor_ln941_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7596 [1/1] (0.00ns) (grouped into LUT with out node overflow_360)   --->   "%or_ln941_180 = or i1 %p_Result_911, i1 %xor_ln941_540"   --->   Operation 7596 'or' 'or_ln941_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7597 [1/1] (0.00ns) (grouped into LUT with out node overflow_360)   --->   "%xor_ln941_541 = xor i1 %p_Result_909, i1 1"   --->   Operation 7597 'xor' 'xor_ln941_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7598 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_360 = and i1 %or_ln941_180, i1 %xor_ln941_541"   --->   Operation 7598 'and' 'overflow_360' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7599 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_180)   --->   "%xor_ln942_361 = xor i1 %deleted_ones_360, i1 1"   --->   Operation 7599 'xor' 'xor_ln942_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7600 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_180 = or i1 %xor_ln942_360, i1 %xor_ln942_361"   --->   Operation 7600 'or' 'or_ln942_180' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7601 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_180)   --->   "%xor_ln942_692 = xor i1 %and_ln937_180, i1 %or_ln942_180"   --->   Operation 7601 'xor' 'xor_ln942_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7602 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_180)   --->   "%underflow_180 = and i1 %xor_ln942_692, i1 %p_Result_909"   --->   Operation 7602 'and' 'underflow_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7603 [1/1] (0.00ns) (grouped into LUT with out node tp_V_542)   --->   "%select_ln392_540 = select i1 %overflow_360, i16 32767, i16 32768"   --->   Operation 7603 'select' 'select_ln392_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7604 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_180 = or i1 %overflow_360, i1 %underflow_180"   --->   Operation 7604 'or' 'or_ln392_180' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7605 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_542 = select i1 %or_ln392_180, i16 %select_ln392_540, i16 %tp_V_541"   --->   Operation 7605 'select' 'tp_V_542' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7606 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_445 = mul i32 %sext_ln1317_5, i32 %sext_ln198_53"   --->   Operation 7606 'mul' 'r_V_445' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7607 [1/1] (0.00ns)   --->   "%p_Result_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_445, i32 31"   --->   Operation 7607 'bitselect' 'p_Result_912' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7608 [1/1] (0.00ns)   --->   "%tp_V_543 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_445, i32 10, i32 25"   --->   Operation 7608 'partselect' 'tp_V_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7609 [1/1] (0.00ns)   --->   "%p_Result_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_445, i32 25"   --->   Operation 7609 'bitselect' 'p_Result_913' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7610 [1/1] (0.00ns)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_445, i32 9"   --->   Operation 7610 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7611 [1/1] (0.00ns)   --->   "%zext_ln423_181 = zext i1 %tmp_1384"   --->   Operation 7611 'zext' 'zext_ln423_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7612 [1/1] (0.85ns)   --->   "%tp_V_544 = add i16 %zext_ln423_181, i16 %tp_V_543"   --->   Operation 7612 'add' 'tp_V_544' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7613 [1/1] (0.00ns)   --->   "%p_Result_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_544, i32 15"   --->   Operation 7613 'bitselect' 'p_Result_914' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7614 [1/1] (0.28ns)   --->   "%xor_ln942_362 = xor i1 %p_Result_914, i1 1"   --->   Operation 7614 'xor' 'xor_ln942_362' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7615 [1/1] (0.28ns)   --->   "%carry_363 = and i1 %p_Result_913, i1 %xor_ln942_362"   --->   Operation 7615 'and' 'carry_363' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7616 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_445, i32 27, i32 31"   --->   Operation 7616 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7617 [1/1] (0.75ns)   --->   "%Range2_all_ones_181 = icmp_eq  i5 %tmp_547, i5 31"   --->   Operation 7617 'icmp' 'Range2_all_ones_181' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7618 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_445, i32 26, i32 31"   --->   Operation 7618 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7619 [1/1] (0.78ns)   --->   "%Range1_all_ones_361 = icmp_eq  i6 %tmp_548, i6 63"   --->   Operation 7619 'icmp' 'Range1_all_ones_361' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7620 [1/1] (0.78ns)   --->   "%Range1_all_zeros_181 = icmp_eq  i6 %tmp_548, i6 0"   --->   Operation 7620 'icmp' 'Range1_all_zeros_181' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7621 [1/1] (0.00ns) (grouped into LUT with out node overflow_361)   --->   "%deleted_zeros_181 = select i1 %carry_363, i1 %Range1_all_ones_361, i1 %Range1_all_zeros_181"   --->   Operation 7621 'select' 'deleted_zeros_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7622 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_181)   --->   "%tmp_1386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_445, i32 26"   --->   Operation 7622 'bitselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7623 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_181)   --->   "%xor_ln936_181 = xor i1 %tmp_1386, i1 1"   --->   Operation 7623 'xor' 'xor_ln936_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7624 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_181)   --->   "%and_ln936_181 = and i1 %Range2_all_ones_181, i1 %xor_ln936_181"   --->   Operation 7624 'and' 'and_ln936_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_181)   --->   "%deleted_ones_361 = select i1 %carry_363, i1 %and_ln936_181, i1 %Range1_all_ones_361"   --->   Operation 7625 'select' 'deleted_ones_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7626 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_181)   --->   "%and_ln937_181 = and i1 %carry_363, i1 %Range1_all_ones_361"   --->   Operation 7626 'and' 'and_ln937_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7627 [1/1] (0.00ns) (grouped into LUT with out node overflow_361)   --->   "%xor_ln941_542 = xor i1 %deleted_zeros_181, i1 1"   --->   Operation 7627 'xor' 'xor_ln941_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node overflow_361)   --->   "%or_ln941_181 = or i1 %p_Result_914, i1 %xor_ln941_542"   --->   Operation 7628 'or' 'or_ln941_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7629 [1/1] (0.00ns) (grouped into LUT with out node overflow_361)   --->   "%xor_ln941_543 = xor i1 %p_Result_912, i1 1"   --->   Operation 7629 'xor' 'xor_ln941_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7630 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_361 = and i1 %or_ln941_181, i1 %xor_ln941_543"   --->   Operation 7630 'and' 'overflow_361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7631 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_181)   --->   "%xor_ln942_363 = xor i1 %deleted_ones_361, i1 1"   --->   Operation 7631 'xor' 'xor_ln942_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7632 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_181 = or i1 %xor_ln942_362, i1 %xor_ln942_363"   --->   Operation 7632 'or' 'or_ln942_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7633 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_181)   --->   "%xor_ln942_693 = xor i1 %and_ln937_181, i1 %or_ln942_181"   --->   Operation 7633 'xor' 'xor_ln942_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7634 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_181)   --->   "%underflow_181 = and i1 %xor_ln942_693, i1 %p_Result_912"   --->   Operation 7634 'and' 'underflow_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7635 [1/1] (0.00ns) (grouped into LUT with out node tp_V_545)   --->   "%select_ln392_542 = select i1 %overflow_361, i16 32767, i16 32768"   --->   Operation 7635 'select' 'select_ln392_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7636 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_181 = or i1 %overflow_361, i1 %underflow_181"   --->   Operation 7636 'or' 'or_ln392_181' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7637 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_545 = select i1 %or_ln392_181, i16 %select_ln392_542, i16 %tp_V_544"   --->   Operation 7637 'select' 'tp_V_545' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7638 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_446 = mul i32 %sext_ln1317_6, i32 %sext_ln198_54"   --->   Operation 7638 'mul' 'r_V_446' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7639 [1/1] (0.00ns)   --->   "%p_Result_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_446, i32 31"   --->   Operation 7639 'bitselect' 'p_Result_917' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7640 [1/1] (0.00ns)   --->   "%tp_V_546 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_446, i32 10, i32 25"   --->   Operation 7640 'partselect' 'tp_V_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7641 [1/1] (0.00ns)   --->   "%p_Result_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_446, i32 25"   --->   Operation 7641 'bitselect' 'p_Result_918' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7642 [1/1] (0.00ns)   --->   "%tmp_1391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_446, i32 9"   --->   Operation 7642 'bitselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7643 [1/1] (0.00ns)   --->   "%zext_ln423_182 = zext i1 %tmp_1391"   --->   Operation 7643 'zext' 'zext_ln423_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7644 [1/1] (0.85ns)   --->   "%tp_V_547 = add i16 %zext_ln423_182, i16 %tp_V_546"   --->   Operation 7644 'add' 'tp_V_547' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7645 [1/1] (0.00ns)   --->   "%p_Result_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_547, i32 15"   --->   Operation 7645 'bitselect' 'p_Result_919' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7646 [1/1] (0.28ns)   --->   "%xor_ln942_364 = xor i1 %p_Result_919, i1 1"   --->   Operation 7646 'xor' 'xor_ln942_364' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7647 [1/1] (0.28ns)   --->   "%carry_365 = and i1 %p_Result_918, i1 %xor_ln942_364"   --->   Operation 7647 'and' 'carry_365' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7648 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_446, i32 27, i32 31"   --->   Operation 7648 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7649 [1/1] (0.75ns)   --->   "%Range2_all_ones_182 = icmp_eq  i5 %tmp_549, i5 31"   --->   Operation 7649 'icmp' 'Range2_all_ones_182' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7650 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_446, i32 26, i32 31"   --->   Operation 7650 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7651 [1/1] (0.78ns)   --->   "%Range1_all_ones_363 = icmp_eq  i6 %tmp_550, i6 63"   --->   Operation 7651 'icmp' 'Range1_all_ones_363' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7652 [1/1] (0.78ns)   --->   "%Range1_all_zeros_182 = icmp_eq  i6 %tmp_550, i6 0"   --->   Operation 7652 'icmp' 'Range1_all_zeros_182' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7653 [1/1] (0.00ns) (grouped into LUT with out node overflow_363)   --->   "%deleted_zeros_182 = select i1 %carry_365, i1 %Range1_all_ones_363, i1 %Range1_all_zeros_182"   --->   Operation 7653 'select' 'deleted_zeros_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7654 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_182)   --->   "%tmp_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_446, i32 26"   --->   Operation 7654 'bitselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7655 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_182)   --->   "%xor_ln936_182 = xor i1 %tmp_1393, i1 1"   --->   Operation 7655 'xor' 'xor_ln936_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7656 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_182)   --->   "%and_ln936_182 = and i1 %Range2_all_ones_182, i1 %xor_ln936_182"   --->   Operation 7656 'and' 'and_ln936_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7657 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_182)   --->   "%deleted_ones_363 = select i1 %carry_365, i1 %and_ln936_182, i1 %Range1_all_ones_363"   --->   Operation 7657 'select' 'deleted_ones_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7658 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_182)   --->   "%and_ln937_182 = and i1 %carry_365, i1 %Range1_all_ones_363"   --->   Operation 7658 'and' 'and_ln937_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7659 [1/1] (0.00ns) (grouped into LUT with out node overflow_363)   --->   "%xor_ln941_545 = xor i1 %deleted_zeros_182, i1 1"   --->   Operation 7659 'xor' 'xor_ln941_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7660 [1/1] (0.00ns) (grouped into LUT with out node overflow_363)   --->   "%or_ln941_182 = or i1 %p_Result_919, i1 %xor_ln941_545"   --->   Operation 7660 'or' 'or_ln941_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7661 [1/1] (0.00ns) (grouped into LUT with out node overflow_363)   --->   "%xor_ln941_546 = xor i1 %p_Result_917, i1 1"   --->   Operation 7661 'xor' 'xor_ln941_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7662 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_363 = and i1 %or_ln941_182, i1 %xor_ln941_546"   --->   Operation 7662 'and' 'overflow_363' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7663 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_182)   --->   "%xor_ln942_365 = xor i1 %deleted_ones_363, i1 1"   --->   Operation 7663 'xor' 'xor_ln942_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7664 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_182 = or i1 %xor_ln942_364, i1 %xor_ln942_365"   --->   Operation 7664 'or' 'or_ln942_182' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7665 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_182)   --->   "%xor_ln942_694 = xor i1 %and_ln937_182, i1 %or_ln942_182"   --->   Operation 7665 'xor' 'xor_ln942_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7666 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_182)   --->   "%underflow_182 = and i1 %xor_ln942_694, i1 %p_Result_917"   --->   Operation 7666 'and' 'underflow_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7667 [1/1] (0.00ns) (grouped into LUT with out node tp_V_548)   --->   "%select_ln392_545 = select i1 %overflow_363, i16 32767, i16 32768"   --->   Operation 7667 'select' 'select_ln392_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7668 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_182 = or i1 %overflow_363, i1 %underflow_182"   --->   Operation 7668 'or' 'or_ln392_182' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7669 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_548 = select i1 %or_ln392_182, i16 %select_ln392_545, i16 %tp_V_547"   --->   Operation 7669 'select' 'tp_V_548' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7670 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_447 = mul i32 %sext_ln1317_7, i32 %sext_ln198_55"   --->   Operation 7670 'mul' 'r_V_447' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7671 [1/1] (0.00ns)   --->   "%p_Result_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_447, i32 31"   --->   Operation 7671 'bitselect' 'p_Result_922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7672 [1/1] (0.00ns)   --->   "%tp_V_549 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_447, i32 10, i32 25"   --->   Operation 7672 'partselect' 'tp_V_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7673 [1/1] (0.00ns)   --->   "%p_Result_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_447, i32 25"   --->   Operation 7673 'bitselect' 'p_Result_923' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7674 [1/1] (0.00ns)   --->   "%tmp_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_447, i32 9"   --->   Operation 7674 'bitselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7675 [1/1] (0.00ns)   --->   "%zext_ln423_183 = zext i1 %tmp_1398"   --->   Operation 7675 'zext' 'zext_ln423_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7676 [1/1] (0.85ns)   --->   "%tp_V_550 = add i16 %zext_ln423_183, i16 %tp_V_549"   --->   Operation 7676 'add' 'tp_V_550' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7677 [1/1] (0.00ns)   --->   "%p_Result_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_550, i32 15"   --->   Operation 7677 'bitselect' 'p_Result_924' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7678 [1/1] (0.28ns)   --->   "%xor_ln942_366 = xor i1 %p_Result_924, i1 1"   --->   Operation 7678 'xor' 'xor_ln942_366' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7679 [1/1] (0.28ns)   --->   "%carry_367 = and i1 %p_Result_923, i1 %xor_ln942_366"   --->   Operation 7679 'and' 'carry_367' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7680 [1/1] (0.00ns)   --->   "%tmp_551 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_447, i32 27, i32 31"   --->   Operation 7680 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7681 [1/1] (0.75ns)   --->   "%Range2_all_ones_183 = icmp_eq  i5 %tmp_551, i5 31"   --->   Operation 7681 'icmp' 'Range2_all_ones_183' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7682 [1/1] (0.00ns)   --->   "%tmp_553 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_447, i32 26, i32 31"   --->   Operation 7682 'partselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7683 [1/1] (0.78ns)   --->   "%Range1_all_ones_365 = icmp_eq  i6 %tmp_553, i6 63"   --->   Operation 7683 'icmp' 'Range1_all_ones_365' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7684 [1/1] (0.78ns)   --->   "%Range1_all_zeros_183 = icmp_eq  i6 %tmp_553, i6 0"   --->   Operation 7684 'icmp' 'Range1_all_zeros_183' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7685 [1/1] (0.00ns) (grouped into LUT with out node overflow_365)   --->   "%deleted_zeros_183 = select i1 %carry_367, i1 %Range1_all_ones_365, i1 %Range1_all_zeros_183"   --->   Operation 7685 'select' 'deleted_zeros_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7686 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_183)   --->   "%tmp_1400 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_447, i32 26"   --->   Operation 7686 'bitselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7687 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_183)   --->   "%xor_ln936_183 = xor i1 %tmp_1400, i1 1"   --->   Operation 7687 'xor' 'xor_ln936_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7688 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_183)   --->   "%and_ln936_183 = and i1 %Range2_all_ones_183, i1 %xor_ln936_183"   --->   Operation 7688 'and' 'and_ln936_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7689 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_183)   --->   "%deleted_ones_365 = select i1 %carry_367, i1 %and_ln936_183, i1 %Range1_all_ones_365"   --->   Operation 7689 'select' 'deleted_ones_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7690 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_183)   --->   "%and_ln937_183 = and i1 %carry_367, i1 %Range1_all_ones_365"   --->   Operation 7690 'and' 'and_ln937_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7691 [1/1] (0.00ns) (grouped into LUT with out node overflow_365)   --->   "%xor_ln941_548 = xor i1 %deleted_zeros_183, i1 1"   --->   Operation 7691 'xor' 'xor_ln941_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7692 [1/1] (0.00ns) (grouped into LUT with out node overflow_365)   --->   "%or_ln941_183 = or i1 %p_Result_924, i1 %xor_ln941_548"   --->   Operation 7692 'or' 'or_ln941_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7693 [1/1] (0.00ns) (grouped into LUT with out node overflow_365)   --->   "%xor_ln941_549 = xor i1 %p_Result_922, i1 1"   --->   Operation 7693 'xor' 'xor_ln941_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7694 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_365 = and i1 %or_ln941_183, i1 %xor_ln941_549"   --->   Operation 7694 'and' 'overflow_365' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7695 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_183)   --->   "%xor_ln942_367 = xor i1 %deleted_ones_365, i1 1"   --->   Operation 7695 'xor' 'xor_ln942_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7696 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_183 = or i1 %xor_ln942_366, i1 %xor_ln942_367"   --->   Operation 7696 'or' 'or_ln942_183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7697 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_183)   --->   "%xor_ln942_695 = xor i1 %and_ln937_183, i1 %or_ln942_183"   --->   Operation 7697 'xor' 'xor_ln942_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7698 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_183)   --->   "%underflow_183 = and i1 %xor_ln942_695, i1 %p_Result_922"   --->   Operation 7698 'and' 'underflow_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7699 [1/1] (0.00ns) (grouped into LUT with out node tp_V_551)   --->   "%select_ln392_548 = select i1 %overflow_365, i16 32767, i16 32768"   --->   Operation 7699 'select' 'select_ln392_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7700 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_183 = or i1 %overflow_365, i1 %underflow_183"   --->   Operation 7700 'or' 'or_ln392_183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7701 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_551 = select i1 %or_ln392_183, i16 %select_ln392_548, i16 %tp_V_550"   --->   Operation 7701 'select' 'tp_V_551' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7702 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_448 = mul i32 %sext_ln1317_4, i32 %sext_ln198_56"   --->   Operation 7702 'mul' 'r_V_448' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7703 [1/1] (0.00ns)   --->   "%p_Result_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_448, i32 31"   --->   Operation 7703 'bitselect' 'p_Result_929' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7704 [1/1] (0.00ns)   --->   "%tp_V_552 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_448, i32 10, i32 25"   --->   Operation 7704 'partselect' 'tp_V_552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7705 [1/1] (0.00ns)   --->   "%p_Result_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_448, i32 25"   --->   Operation 7705 'bitselect' 'p_Result_930' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7706 [1/1] (0.00ns)   --->   "%tmp_1407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_448, i32 9"   --->   Operation 7706 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7707 [1/1] (0.00ns)   --->   "%zext_ln423_184 = zext i1 %tmp_1407"   --->   Operation 7707 'zext' 'zext_ln423_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7708 [1/1] (0.85ns)   --->   "%tp_V_553 = add i16 %zext_ln423_184, i16 %tp_V_552"   --->   Operation 7708 'add' 'tp_V_553' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7709 [1/1] (0.00ns)   --->   "%p_Result_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_553, i32 15"   --->   Operation 7709 'bitselect' 'p_Result_931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7710 [1/1] (0.28ns)   --->   "%xor_ln942_368 = xor i1 %p_Result_931, i1 1"   --->   Operation 7710 'xor' 'xor_ln942_368' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7711 [1/1] (0.28ns)   --->   "%carry_369 = and i1 %p_Result_930, i1 %xor_ln942_368"   --->   Operation 7711 'and' 'carry_369' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7712 [1/1] (0.00ns)   --->   "%tmp_555 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_448, i32 27, i32 31"   --->   Operation 7712 'partselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7713 [1/1] (0.75ns)   --->   "%Range2_all_ones_184 = icmp_eq  i5 %tmp_555, i5 31"   --->   Operation 7713 'icmp' 'Range2_all_ones_184' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7714 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_448, i32 26, i32 31"   --->   Operation 7714 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7715 [1/1] (0.78ns)   --->   "%Range1_all_ones_368 = icmp_eq  i6 %tmp_557, i6 63"   --->   Operation 7715 'icmp' 'Range1_all_ones_368' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7716 [1/1] (0.78ns)   --->   "%Range1_all_zeros_184 = icmp_eq  i6 %tmp_557, i6 0"   --->   Operation 7716 'icmp' 'Range1_all_zeros_184' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7717 [1/1] (0.00ns) (grouped into LUT with out node overflow_368)   --->   "%deleted_zeros_184 = select i1 %carry_369, i1 %Range1_all_ones_368, i1 %Range1_all_zeros_184"   --->   Operation 7717 'select' 'deleted_zeros_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7718 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_184)   --->   "%tmp_1409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_448, i32 26"   --->   Operation 7718 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7719 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_184)   --->   "%xor_ln936_184 = xor i1 %tmp_1409, i1 1"   --->   Operation 7719 'xor' 'xor_ln936_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7720 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_184)   --->   "%and_ln936_184 = and i1 %Range2_all_ones_184, i1 %xor_ln936_184"   --->   Operation 7720 'and' 'and_ln936_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7721 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_184)   --->   "%deleted_ones_368 = select i1 %carry_369, i1 %and_ln936_184, i1 %Range1_all_ones_368"   --->   Operation 7721 'select' 'deleted_ones_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7722 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_184)   --->   "%and_ln937_184 = and i1 %carry_369, i1 %Range1_all_ones_368"   --->   Operation 7722 'and' 'and_ln937_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7723 [1/1] (0.00ns) (grouped into LUT with out node overflow_368)   --->   "%xor_ln941_552 = xor i1 %deleted_zeros_184, i1 1"   --->   Operation 7723 'xor' 'xor_ln941_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7724 [1/1] (0.00ns) (grouped into LUT with out node overflow_368)   --->   "%or_ln941_184 = or i1 %p_Result_931, i1 %xor_ln941_552"   --->   Operation 7724 'or' 'or_ln941_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7725 [1/1] (0.00ns) (grouped into LUT with out node overflow_368)   --->   "%xor_ln941_553 = xor i1 %p_Result_929, i1 1"   --->   Operation 7725 'xor' 'xor_ln941_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7726 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_368 = and i1 %or_ln941_184, i1 %xor_ln941_553"   --->   Operation 7726 'and' 'overflow_368' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7727 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_184)   --->   "%xor_ln942_369 = xor i1 %deleted_ones_368, i1 1"   --->   Operation 7727 'xor' 'xor_ln942_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7728 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_184 = or i1 %xor_ln942_368, i1 %xor_ln942_369"   --->   Operation 7728 'or' 'or_ln942_184' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7729 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_184)   --->   "%xor_ln942_696 = xor i1 %and_ln937_184, i1 %or_ln942_184"   --->   Operation 7729 'xor' 'xor_ln942_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_184)   --->   "%underflow_184 = and i1 %xor_ln942_696, i1 %p_Result_929"   --->   Operation 7730 'and' 'underflow_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7731 [1/1] (0.00ns) (grouped into LUT with out node tp_V_554)   --->   "%select_ln392_552 = select i1 %overflow_368, i16 32767, i16 32768"   --->   Operation 7731 'select' 'select_ln392_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7732 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_184 = or i1 %overflow_368, i1 %underflow_184"   --->   Operation 7732 'or' 'or_ln392_184' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7733 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_554 = select i1 %or_ln392_184, i16 %select_ln392_552, i16 %tp_V_553"   --->   Operation 7733 'select' 'tp_V_554' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7734 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_449 = mul i32 %sext_ln1317_5, i32 %sext_ln198_57"   --->   Operation 7734 'mul' 'r_V_449' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7735 [1/1] (0.00ns)   --->   "%p_Result_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_449, i32 31"   --->   Operation 7735 'bitselect' 'p_Result_932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7736 [1/1] (0.00ns)   --->   "%tp_V_555 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_449, i32 10, i32 25"   --->   Operation 7736 'partselect' 'tp_V_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7737 [1/1] (0.00ns)   --->   "%p_Result_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_449, i32 25"   --->   Operation 7737 'bitselect' 'p_Result_933' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7738 [1/1] (0.00ns)   --->   "%tmp_1412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_449, i32 9"   --->   Operation 7738 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7739 [1/1] (0.00ns)   --->   "%zext_ln423_185 = zext i1 %tmp_1412"   --->   Operation 7739 'zext' 'zext_ln423_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7740 [1/1] (0.85ns)   --->   "%tp_V_556 = add i16 %zext_ln423_185, i16 %tp_V_555"   --->   Operation 7740 'add' 'tp_V_556' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7741 [1/1] (0.00ns)   --->   "%p_Result_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_556, i32 15"   --->   Operation 7741 'bitselect' 'p_Result_934' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7742 [1/1] (0.28ns)   --->   "%xor_ln942_370 = xor i1 %p_Result_934, i1 1"   --->   Operation 7742 'xor' 'xor_ln942_370' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7743 [1/1] (0.28ns)   --->   "%carry_371 = and i1 %p_Result_933, i1 %xor_ln942_370"   --->   Operation 7743 'and' 'carry_371' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7744 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_449, i32 27, i32 31"   --->   Operation 7744 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7745 [1/1] (0.75ns)   --->   "%Range2_all_ones_185 = icmp_eq  i5 %tmp_558, i5 31"   --->   Operation 7745 'icmp' 'Range2_all_ones_185' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7746 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_449, i32 26, i32 31"   --->   Operation 7746 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7747 [1/1] (0.78ns)   --->   "%Range1_all_ones_369 = icmp_eq  i6 %tmp_560, i6 63"   --->   Operation 7747 'icmp' 'Range1_all_ones_369' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7748 [1/1] (0.78ns)   --->   "%Range1_all_zeros_185 = icmp_eq  i6 %tmp_560, i6 0"   --->   Operation 7748 'icmp' 'Range1_all_zeros_185' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7749 [1/1] (0.00ns) (grouped into LUT with out node overflow_369)   --->   "%deleted_zeros_185 = select i1 %carry_371, i1 %Range1_all_ones_369, i1 %Range1_all_zeros_185"   --->   Operation 7749 'select' 'deleted_zeros_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7750 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_185)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_449, i32 26"   --->   Operation 7750 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7751 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_185)   --->   "%xor_ln936_185 = xor i1 %tmp_1414, i1 1"   --->   Operation 7751 'xor' 'xor_ln936_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7752 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_185)   --->   "%and_ln936_185 = and i1 %Range2_all_ones_185, i1 %xor_ln936_185"   --->   Operation 7752 'and' 'and_ln936_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7753 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_185)   --->   "%deleted_ones_369 = select i1 %carry_371, i1 %and_ln936_185, i1 %Range1_all_ones_369"   --->   Operation 7753 'select' 'deleted_ones_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7754 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_185)   --->   "%and_ln937_185 = and i1 %carry_371, i1 %Range1_all_ones_369"   --->   Operation 7754 'and' 'and_ln937_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7755 [1/1] (0.00ns) (grouped into LUT with out node overflow_369)   --->   "%xor_ln941_554 = xor i1 %deleted_zeros_185, i1 1"   --->   Operation 7755 'xor' 'xor_ln941_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7756 [1/1] (0.00ns) (grouped into LUT with out node overflow_369)   --->   "%or_ln941_185 = or i1 %p_Result_934, i1 %xor_ln941_554"   --->   Operation 7756 'or' 'or_ln941_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7757 [1/1] (0.00ns) (grouped into LUT with out node overflow_369)   --->   "%xor_ln941_555 = xor i1 %p_Result_932, i1 1"   --->   Operation 7757 'xor' 'xor_ln941_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7758 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_369 = and i1 %or_ln941_185, i1 %xor_ln941_555"   --->   Operation 7758 'and' 'overflow_369' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7759 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_185)   --->   "%xor_ln942_371 = xor i1 %deleted_ones_369, i1 1"   --->   Operation 7759 'xor' 'xor_ln942_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7760 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_185 = or i1 %xor_ln942_370, i1 %xor_ln942_371"   --->   Operation 7760 'or' 'or_ln942_185' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7761 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_185)   --->   "%xor_ln942_697 = xor i1 %and_ln937_185, i1 %or_ln942_185"   --->   Operation 7761 'xor' 'xor_ln942_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7762 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_185)   --->   "%underflow_185 = and i1 %xor_ln942_697, i1 %p_Result_932"   --->   Operation 7762 'and' 'underflow_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7763 [1/1] (0.00ns) (grouped into LUT with out node tp_V_557)   --->   "%select_ln392_554 = select i1 %overflow_369, i16 32767, i16 32768"   --->   Operation 7763 'select' 'select_ln392_554' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7764 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_185 = or i1 %overflow_369, i1 %underflow_185"   --->   Operation 7764 'or' 'or_ln392_185' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7765 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_557 = select i1 %or_ln392_185, i16 %select_ln392_554, i16 %tp_V_556"   --->   Operation 7765 'select' 'tp_V_557' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7766 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_450 = mul i32 %sext_ln1317_6, i32 %sext_ln198_58"   --->   Operation 7766 'mul' 'r_V_450' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7767 [1/1] (0.00ns)   --->   "%p_Result_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_450, i32 31"   --->   Operation 7767 'bitselect' 'p_Result_937' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7768 [1/1] (0.00ns)   --->   "%tp_V_558 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_450, i32 10, i32 25"   --->   Operation 7768 'partselect' 'tp_V_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7769 [1/1] (0.00ns)   --->   "%p_Result_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_450, i32 25"   --->   Operation 7769 'bitselect' 'p_Result_938' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7770 [1/1] (0.00ns)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_450, i32 9"   --->   Operation 7770 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7771 [1/1] (0.00ns)   --->   "%zext_ln423_186 = zext i1 %tmp_1419"   --->   Operation 7771 'zext' 'zext_ln423_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7772 [1/1] (0.85ns)   --->   "%tp_V_559 = add i16 %zext_ln423_186, i16 %tp_V_558"   --->   Operation 7772 'add' 'tp_V_559' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7773 [1/1] (0.00ns)   --->   "%p_Result_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_559, i32 15"   --->   Operation 7773 'bitselect' 'p_Result_939' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7774 [1/1] (0.28ns)   --->   "%xor_ln942_372 = xor i1 %p_Result_939, i1 1"   --->   Operation 7774 'xor' 'xor_ln942_372' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7775 [1/1] (0.28ns)   --->   "%carry_373 = and i1 %p_Result_938, i1 %xor_ln942_372"   --->   Operation 7775 'and' 'carry_373' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7776 [1/1] (0.00ns)   --->   "%tmp_563 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_450, i32 27, i32 31"   --->   Operation 7776 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7777 [1/1] (0.75ns)   --->   "%Range2_all_ones_186 = icmp_eq  i5 %tmp_563, i5 31"   --->   Operation 7777 'icmp' 'Range2_all_ones_186' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7778 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_450, i32 26, i32 31"   --->   Operation 7778 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7779 [1/1] (0.78ns)   --->   "%Range1_all_ones_371 = icmp_eq  i6 %tmp_564, i6 63"   --->   Operation 7779 'icmp' 'Range1_all_ones_371' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7780 [1/1] (0.78ns)   --->   "%Range1_all_zeros_186 = icmp_eq  i6 %tmp_564, i6 0"   --->   Operation 7780 'icmp' 'Range1_all_zeros_186' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7781 [1/1] (0.00ns) (grouped into LUT with out node overflow_371)   --->   "%deleted_zeros_186 = select i1 %carry_373, i1 %Range1_all_ones_371, i1 %Range1_all_zeros_186"   --->   Operation 7781 'select' 'deleted_zeros_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7782 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_186)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_450, i32 26"   --->   Operation 7782 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7783 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_186)   --->   "%xor_ln936_186 = xor i1 %tmp_1421, i1 1"   --->   Operation 7783 'xor' 'xor_ln936_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7784 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_186)   --->   "%and_ln936_186 = and i1 %Range2_all_ones_186, i1 %xor_ln936_186"   --->   Operation 7784 'and' 'and_ln936_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7785 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_186)   --->   "%deleted_ones_371 = select i1 %carry_373, i1 %and_ln936_186, i1 %Range1_all_ones_371"   --->   Operation 7785 'select' 'deleted_ones_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7786 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_186)   --->   "%and_ln937_186 = and i1 %carry_373, i1 %Range1_all_ones_371"   --->   Operation 7786 'and' 'and_ln937_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7787 [1/1] (0.00ns) (grouped into LUT with out node overflow_371)   --->   "%xor_ln941_557 = xor i1 %deleted_zeros_186, i1 1"   --->   Operation 7787 'xor' 'xor_ln941_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7788 [1/1] (0.00ns) (grouped into LUT with out node overflow_371)   --->   "%or_ln941_186 = or i1 %p_Result_939, i1 %xor_ln941_557"   --->   Operation 7788 'or' 'or_ln941_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7789 [1/1] (0.00ns) (grouped into LUT with out node overflow_371)   --->   "%xor_ln941_558 = xor i1 %p_Result_937, i1 1"   --->   Operation 7789 'xor' 'xor_ln941_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7790 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_371 = and i1 %or_ln941_186, i1 %xor_ln941_558"   --->   Operation 7790 'and' 'overflow_371' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7791 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_186)   --->   "%xor_ln942_373 = xor i1 %deleted_ones_371, i1 1"   --->   Operation 7791 'xor' 'xor_ln942_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7792 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_186 = or i1 %xor_ln942_372, i1 %xor_ln942_373"   --->   Operation 7792 'or' 'or_ln942_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7793 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_186)   --->   "%xor_ln942_698 = xor i1 %and_ln937_186, i1 %or_ln942_186"   --->   Operation 7793 'xor' 'xor_ln942_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7794 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_186)   --->   "%underflow_186 = and i1 %xor_ln942_698, i1 %p_Result_937"   --->   Operation 7794 'and' 'underflow_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7795 [1/1] (0.00ns) (grouped into LUT with out node tp_V_560)   --->   "%select_ln392_557 = select i1 %overflow_371, i16 32767, i16 32768"   --->   Operation 7795 'select' 'select_ln392_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7796 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_186 = or i1 %overflow_371, i1 %underflow_186"   --->   Operation 7796 'or' 'or_ln392_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7797 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_560 = select i1 %or_ln392_186, i16 %select_ln392_557, i16 %tp_V_559"   --->   Operation 7797 'select' 'tp_V_560' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7798 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_451 = mul i32 %sext_ln1317_7, i32 %sext_ln198_59"   --->   Operation 7798 'mul' 'r_V_451' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7799 [1/1] (0.00ns)   --->   "%p_Result_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_451, i32 31"   --->   Operation 7799 'bitselect' 'p_Result_942' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7800 [1/1] (0.00ns)   --->   "%tp_V_561 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_451, i32 10, i32 25"   --->   Operation 7800 'partselect' 'tp_V_561' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7801 [1/1] (0.00ns)   --->   "%p_Result_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_451, i32 25"   --->   Operation 7801 'bitselect' 'p_Result_943' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7802 [1/1] (0.00ns)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_451, i32 9"   --->   Operation 7802 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7803 [1/1] (0.00ns)   --->   "%zext_ln423_187 = zext i1 %tmp_1426"   --->   Operation 7803 'zext' 'zext_ln423_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7804 [1/1] (0.85ns)   --->   "%tp_V_562 = add i16 %zext_ln423_187, i16 %tp_V_561"   --->   Operation 7804 'add' 'tp_V_562' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7805 [1/1] (0.00ns)   --->   "%p_Result_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_562, i32 15"   --->   Operation 7805 'bitselect' 'p_Result_944' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7806 [1/1] (0.28ns)   --->   "%xor_ln942_374 = xor i1 %p_Result_944, i1 1"   --->   Operation 7806 'xor' 'xor_ln942_374' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7807 [1/1] (0.28ns)   --->   "%carry_375 = and i1 %p_Result_943, i1 %xor_ln942_374"   --->   Operation 7807 'and' 'carry_375' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7808 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_451, i32 27, i32 31"   --->   Operation 7808 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7809 [1/1] (0.75ns)   --->   "%Range2_all_ones_187 = icmp_eq  i5 %tmp_565, i5 31"   --->   Operation 7809 'icmp' 'Range2_all_ones_187' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7810 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_451, i32 26, i32 31"   --->   Operation 7810 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7811 [1/1] (0.78ns)   --->   "%Range1_all_ones_373 = icmp_eq  i6 %tmp_566, i6 63"   --->   Operation 7811 'icmp' 'Range1_all_ones_373' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7812 [1/1] (0.78ns)   --->   "%Range1_all_zeros_187 = icmp_eq  i6 %tmp_566, i6 0"   --->   Operation 7812 'icmp' 'Range1_all_zeros_187' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7813 [1/1] (0.00ns) (grouped into LUT with out node overflow_373)   --->   "%deleted_zeros_187 = select i1 %carry_375, i1 %Range1_all_ones_373, i1 %Range1_all_zeros_187"   --->   Operation 7813 'select' 'deleted_zeros_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7814 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_187)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_451, i32 26"   --->   Operation 7814 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7815 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_187)   --->   "%xor_ln936_187 = xor i1 %tmp_1428, i1 1"   --->   Operation 7815 'xor' 'xor_ln936_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7816 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_187)   --->   "%and_ln936_187 = and i1 %Range2_all_ones_187, i1 %xor_ln936_187"   --->   Operation 7816 'and' 'and_ln936_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7817 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_187)   --->   "%deleted_ones_373 = select i1 %carry_375, i1 %and_ln936_187, i1 %Range1_all_ones_373"   --->   Operation 7817 'select' 'deleted_ones_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7818 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_187)   --->   "%and_ln937_187 = and i1 %carry_375, i1 %Range1_all_ones_373"   --->   Operation 7818 'and' 'and_ln937_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7819 [1/1] (0.00ns) (grouped into LUT with out node overflow_373)   --->   "%xor_ln941_560 = xor i1 %deleted_zeros_187, i1 1"   --->   Operation 7819 'xor' 'xor_ln941_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7820 [1/1] (0.00ns) (grouped into LUT with out node overflow_373)   --->   "%or_ln941_187 = or i1 %p_Result_944, i1 %xor_ln941_560"   --->   Operation 7820 'or' 'or_ln941_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7821 [1/1] (0.00ns) (grouped into LUT with out node overflow_373)   --->   "%xor_ln941_561 = xor i1 %p_Result_942, i1 1"   --->   Operation 7821 'xor' 'xor_ln941_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7822 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_373 = and i1 %or_ln941_187, i1 %xor_ln941_561"   --->   Operation 7822 'and' 'overflow_373' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7823 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_187)   --->   "%xor_ln942_375 = xor i1 %deleted_ones_373, i1 1"   --->   Operation 7823 'xor' 'xor_ln942_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7824 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_187 = or i1 %xor_ln942_374, i1 %xor_ln942_375"   --->   Operation 7824 'or' 'or_ln942_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7825 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_187)   --->   "%xor_ln942_699 = xor i1 %and_ln937_187, i1 %or_ln942_187"   --->   Operation 7825 'xor' 'xor_ln942_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7826 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_187)   --->   "%underflow_187 = and i1 %xor_ln942_699, i1 %p_Result_942"   --->   Operation 7826 'and' 'underflow_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7827 [1/1] (0.00ns) (grouped into LUT with out node tp_V_563)   --->   "%select_ln392_560 = select i1 %overflow_373, i16 32767, i16 32768"   --->   Operation 7827 'select' 'select_ln392_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7828 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_187 = or i1 %overflow_373, i1 %underflow_187"   --->   Operation 7828 'or' 'or_ln392_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7829 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_563 = select i1 %or_ln392_187, i16 %select_ln392_560, i16 %tp_V_562"   --->   Operation 7829 'select' 'tp_V_563' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7830 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_452 = mul i32 %sext_ln1317_4, i32 %sext_ln198_60"   --->   Operation 7830 'mul' 'r_V_452' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7831 [1/1] (0.00ns)   --->   "%p_Result_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_452, i32 31"   --->   Operation 7831 'bitselect' 'p_Result_949' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7832 [1/1] (0.00ns)   --->   "%tp_V_564 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_452, i32 10, i32 25"   --->   Operation 7832 'partselect' 'tp_V_564' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7833 [1/1] (0.00ns)   --->   "%p_Result_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_452, i32 25"   --->   Operation 7833 'bitselect' 'p_Result_950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7834 [1/1] (0.00ns)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_452, i32 9"   --->   Operation 7834 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7835 [1/1] (0.00ns)   --->   "%zext_ln423_188 = zext i1 %tmp_1435"   --->   Operation 7835 'zext' 'zext_ln423_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7836 [1/1] (0.85ns)   --->   "%tp_V_565 = add i16 %zext_ln423_188, i16 %tp_V_564"   --->   Operation 7836 'add' 'tp_V_565' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7837 [1/1] (0.00ns)   --->   "%p_Result_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_565, i32 15"   --->   Operation 7837 'bitselect' 'p_Result_951' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7838 [1/1] (0.28ns)   --->   "%xor_ln942_376 = xor i1 %p_Result_951, i1 1"   --->   Operation 7838 'xor' 'xor_ln942_376' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7839 [1/1] (0.28ns)   --->   "%carry_377 = and i1 %p_Result_950, i1 %xor_ln942_376"   --->   Operation 7839 'and' 'carry_377' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7840 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_452, i32 27, i32 31"   --->   Operation 7840 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7841 [1/1] (0.75ns)   --->   "%Range2_all_ones_188 = icmp_eq  i5 %tmp_568, i5 31"   --->   Operation 7841 'icmp' 'Range2_all_ones_188' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7842 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_452, i32 26, i32 31"   --->   Operation 7842 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7843 [1/1] (0.78ns)   --->   "%Range1_all_ones_376 = icmp_eq  i6 %tmp_571, i6 63"   --->   Operation 7843 'icmp' 'Range1_all_ones_376' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7844 [1/1] (0.78ns)   --->   "%Range1_all_zeros_188 = icmp_eq  i6 %tmp_571, i6 0"   --->   Operation 7844 'icmp' 'Range1_all_zeros_188' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7845 [1/1] (0.00ns) (grouped into LUT with out node overflow_376)   --->   "%deleted_zeros_188 = select i1 %carry_377, i1 %Range1_all_ones_376, i1 %Range1_all_zeros_188"   --->   Operation 7845 'select' 'deleted_zeros_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7846 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_188)   --->   "%tmp_1437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_452, i32 26"   --->   Operation 7846 'bitselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7847 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_188)   --->   "%xor_ln936_188 = xor i1 %tmp_1437, i1 1"   --->   Operation 7847 'xor' 'xor_ln936_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7848 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_188)   --->   "%and_ln936_188 = and i1 %Range2_all_ones_188, i1 %xor_ln936_188"   --->   Operation 7848 'and' 'and_ln936_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7849 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_188)   --->   "%deleted_ones_376 = select i1 %carry_377, i1 %and_ln936_188, i1 %Range1_all_ones_376"   --->   Operation 7849 'select' 'deleted_ones_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7850 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_188)   --->   "%and_ln937_188 = and i1 %carry_377, i1 %Range1_all_ones_376"   --->   Operation 7850 'and' 'and_ln937_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7851 [1/1] (0.00ns) (grouped into LUT with out node overflow_376)   --->   "%xor_ln941_564 = xor i1 %deleted_zeros_188, i1 1"   --->   Operation 7851 'xor' 'xor_ln941_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7852 [1/1] (0.00ns) (grouped into LUT with out node overflow_376)   --->   "%or_ln941_188 = or i1 %p_Result_951, i1 %xor_ln941_564"   --->   Operation 7852 'or' 'or_ln941_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7853 [1/1] (0.00ns) (grouped into LUT with out node overflow_376)   --->   "%xor_ln941_565 = xor i1 %p_Result_949, i1 1"   --->   Operation 7853 'xor' 'xor_ln941_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7854 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_376 = and i1 %or_ln941_188, i1 %xor_ln941_565"   --->   Operation 7854 'and' 'overflow_376' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7855 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_188)   --->   "%xor_ln942_377 = xor i1 %deleted_ones_376, i1 1"   --->   Operation 7855 'xor' 'xor_ln942_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7856 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_188 = or i1 %xor_ln942_376, i1 %xor_ln942_377"   --->   Operation 7856 'or' 'or_ln942_188' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7857 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_188)   --->   "%xor_ln942_700 = xor i1 %and_ln937_188, i1 %or_ln942_188"   --->   Operation 7857 'xor' 'xor_ln942_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7858 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_188)   --->   "%underflow_188 = and i1 %xor_ln942_700, i1 %p_Result_949"   --->   Operation 7858 'and' 'underflow_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7859 [1/1] (0.00ns) (grouped into LUT with out node tp_V_566)   --->   "%select_ln392_564 = select i1 %overflow_376, i16 32767, i16 32768"   --->   Operation 7859 'select' 'select_ln392_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7860 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_188 = or i1 %overflow_376, i1 %underflow_188"   --->   Operation 7860 'or' 'or_ln392_188' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7861 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_566 = select i1 %or_ln392_188, i16 %select_ln392_564, i16 %tp_V_565"   --->   Operation 7861 'select' 'tp_V_566' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7862 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_453 = mul i32 %sext_ln1317_5, i32 %sext_ln198_61"   --->   Operation 7862 'mul' 'r_V_453' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7863 [1/1] (0.00ns)   --->   "%p_Result_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_453, i32 31"   --->   Operation 7863 'bitselect' 'p_Result_952' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7864 [1/1] (0.00ns)   --->   "%tp_V_567 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_453, i32 10, i32 25"   --->   Operation 7864 'partselect' 'tp_V_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7865 [1/1] (0.00ns)   --->   "%p_Result_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_453, i32 25"   --->   Operation 7865 'bitselect' 'p_Result_953' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7866 [1/1] (0.00ns)   --->   "%tmp_1440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_453, i32 9"   --->   Operation 7866 'bitselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7867 [1/1] (0.00ns)   --->   "%zext_ln423_189 = zext i1 %tmp_1440"   --->   Operation 7867 'zext' 'zext_ln423_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7868 [1/1] (0.85ns)   --->   "%tp_V_568 = add i16 %zext_ln423_189, i16 %tp_V_567"   --->   Operation 7868 'add' 'tp_V_568' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7869 [1/1] (0.00ns)   --->   "%p_Result_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_568, i32 15"   --->   Operation 7869 'bitselect' 'p_Result_954' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7870 [1/1] (0.28ns)   --->   "%xor_ln942_378 = xor i1 %p_Result_954, i1 1"   --->   Operation 7870 'xor' 'xor_ln942_378' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7871 [1/1] (0.28ns)   --->   "%carry_379 = and i1 %p_Result_953, i1 %xor_ln942_378"   --->   Operation 7871 'and' 'carry_379' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7872 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_453, i32 27, i32 31"   --->   Operation 7872 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7873 [1/1] (0.75ns)   --->   "%Range2_all_ones_189 = icmp_eq  i5 %tmp_572, i5 31"   --->   Operation 7873 'icmp' 'Range2_all_ones_189' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7874 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_453, i32 26, i32 31"   --->   Operation 7874 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7875 [1/1] (0.78ns)   --->   "%Range1_all_ones_377 = icmp_eq  i6 %tmp_573, i6 63"   --->   Operation 7875 'icmp' 'Range1_all_ones_377' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7876 [1/1] (0.78ns)   --->   "%Range1_all_zeros_189 = icmp_eq  i6 %tmp_573, i6 0"   --->   Operation 7876 'icmp' 'Range1_all_zeros_189' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7877 [1/1] (0.00ns) (grouped into LUT with out node overflow_377)   --->   "%deleted_zeros_189 = select i1 %carry_379, i1 %Range1_all_ones_377, i1 %Range1_all_zeros_189"   --->   Operation 7877 'select' 'deleted_zeros_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7878 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_189)   --->   "%tmp_1442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_453, i32 26"   --->   Operation 7878 'bitselect' 'tmp_1442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7879 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_189)   --->   "%xor_ln936_189 = xor i1 %tmp_1442, i1 1"   --->   Operation 7879 'xor' 'xor_ln936_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7880 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_189)   --->   "%and_ln936_189 = and i1 %Range2_all_ones_189, i1 %xor_ln936_189"   --->   Operation 7880 'and' 'and_ln936_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7881 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_189)   --->   "%deleted_ones_377 = select i1 %carry_379, i1 %and_ln936_189, i1 %Range1_all_ones_377"   --->   Operation 7881 'select' 'deleted_ones_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7882 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_189)   --->   "%and_ln937_189 = and i1 %carry_379, i1 %Range1_all_ones_377"   --->   Operation 7882 'and' 'and_ln937_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7883 [1/1] (0.00ns) (grouped into LUT with out node overflow_377)   --->   "%xor_ln941_566 = xor i1 %deleted_zeros_189, i1 1"   --->   Operation 7883 'xor' 'xor_ln941_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7884 [1/1] (0.00ns) (grouped into LUT with out node overflow_377)   --->   "%or_ln941_189 = or i1 %p_Result_954, i1 %xor_ln941_566"   --->   Operation 7884 'or' 'or_ln941_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7885 [1/1] (0.00ns) (grouped into LUT with out node overflow_377)   --->   "%xor_ln941_567 = xor i1 %p_Result_952, i1 1"   --->   Operation 7885 'xor' 'xor_ln941_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7886 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_377 = and i1 %or_ln941_189, i1 %xor_ln941_567"   --->   Operation 7886 'and' 'overflow_377' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7887 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_189)   --->   "%xor_ln942_379 = xor i1 %deleted_ones_377, i1 1"   --->   Operation 7887 'xor' 'xor_ln942_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7888 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_189 = or i1 %xor_ln942_378, i1 %xor_ln942_379"   --->   Operation 7888 'or' 'or_ln942_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7889 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_189)   --->   "%xor_ln942_701 = xor i1 %and_ln937_189, i1 %or_ln942_189"   --->   Operation 7889 'xor' 'xor_ln942_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7890 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_189)   --->   "%underflow_189 = and i1 %xor_ln942_701, i1 %p_Result_952"   --->   Operation 7890 'and' 'underflow_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7891 [1/1] (0.00ns) (grouped into LUT with out node tp_V_569)   --->   "%select_ln392_566 = select i1 %overflow_377, i16 32767, i16 32768"   --->   Operation 7891 'select' 'select_ln392_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7892 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_189 = or i1 %overflow_377, i1 %underflow_189"   --->   Operation 7892 'or' 'or_ln392_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7893 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_569 = select i1 %or_ln392_189, i16 %select_ln392_566, i16 %tp_V_568"   --->   Operation 7893 'select' 'tp_V_569' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7894 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_454 = mul i32 %sext_ln1317_6, i32 %sext_ln198_62"   --->   Operation 7894 'mul' 'r_V_454' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7895 [1/1] (0.00ns)   --->   "%p_Result_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_454, i32 31"   --->   Operation 7895 'bitselect' 'p_Result_957' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7896 [1/1] (0.00ns)   --->   "%tp_V_570 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_454, i32 10, i32 25"   --->   Operation 7896 'partselect' 'tp_V_570' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7897 [1/1] (0.00ns)   --->   "%p_Result_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_454, i32 25"   --->   Operation 7897 'bitselect' 'p_Result_958' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7898 [1/1] (0.00ns)   --->   "%tmp_1447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_454, i32 9"   --->   Operation 7898 'bitselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7899 [1/1] (0.00ns)   --->   "%zext_ln423_190 = zext i1 %tmp_1447"   --->   Operation 7899 'zext' 'zext_ln423_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7900 [1/1] (0.85ns)   --->   "%tp_V_571 = add i16 %zext_ln423_190, i16 %tp_V_570"   --->   Operation 7900 'add' 'tp_V_571' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7901 [1/1] (0.00ns)   --->   "%p_Result_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_571, i32 15"   --->   Operation 7901 'bitselect' 'p_Result_959' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7902 [1/1] (0.28ns)   --->   "%xor_ln942_380 = xor i1 %p_Result_959, i1 1"   --->   Operation 7902 'xor' 'xor_ln942_380' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7903 [1/1] (0.28ns)   --->   "%carry_381 = and i1 %p_Result_958, i1 %xor_ln942_380"   --->   Operation 7903 'and' 'carry_381' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7904 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_454, i32 27, i32 31"   --->   Operation 7904 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7905 [1/1] (0.75ns)   --->   "%Range2_all_ones_190 = icmp_eq  i5 %tmp_574, i5 31"   --->   Operation 7905 'icmp' 'Range2_all_ones_190' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7906 [1/1] (0.00ns)   --->   "%tmp_576 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_454, i32 26, i32 31"   --->   Operation 7906 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7907 [1/1] (0.78ns)   --->   "%Range1_all_ones_379 = icmp_eq  i6 %tmp_576, i6 63"   --->   Operation 7907 'icmp' 'Range1_all_ones_379' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7908 [1/1] (0.78ns)   --->   "%Range1_all_zeros_190 = icmp_eq  i6 %tmp_576, i6 0"   --->   Operation 7908 'icmp' 'Range1_all_zeros_190' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7909 [1/1] (0.00ns) (grouped into LUT with out node overflow_379)   --->   "%deleted_zeros_190 = select i1 %carry_381, i1 %Range1_all_ones_379, i1 %Range1_all_zeros_190"   --->   Operation 7909 'select' 'deleted_zeros_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7910 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_190)   --->   "%tmp_1449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_454, i32 26"   --->   Operation 7910 'bitselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7911 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_190)   --->   "%xor_ln936_190 = xor i1 %tmp_1449, i1 1"   --->   Operation 7911 'xor' 'xor_ln936_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7912 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_190)   --->   "%and_ln936_190 = and i1 %Range2_all_ones_190, i1 %xor_ln936_190"   --->   Operation 7912 'and' 'and_ln936_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7913 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_190)   --->   "%deleted_ones_379 = select i1 %carry_381, i1 %and_ln936_190, i1 %Range1_all_ones_379"   --->   Operation 7913 'select' 'deleted_ones_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7914 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_190)   --->   "%and_ln937_190 = and i1 %carry_381, i1 %Range1_all_ones_379"   --->   Operation 7914 'and' 'and_ln937_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7915 [1/1] (0.00ns) (grouped into LUT with out node overflow_379)   --->   "%xor_ln941_569 = xor i1 %deleted_zeros_190, i1 1"   --->   Operation 7915 'xor' 'xor_ln941_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7916 [1/1] (0.00ns) (grouped into LUT with out node overflow_379)   --->   "%or_ln941_190 = or i1 %p_Result_959, i1 %xor_ln941_569"   --->   Operation 7916 'or' 'or_ln941_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7917 [1/1] (0.00ns) (grouped into LUT with out node overflow_379)   --->   "%xor_ln941_570 = xor i1 %p_Result_957, i1 1"   --->   Operation 7917 'xor' 'xor_ln941_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7918 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_379 = and i1 %or_ln941_190, i1 %xor_ln941_570"   --->   Operation 7918 'and' 'overflow_379' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7919 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_190)   --->   "%xor_ln942_381 = xor i1 %deleted_ones_379, i1 1"   --->   Operation 7919 'xor' 'xor_ln942_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7920 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_190 = or i1 %xor_ln942_380, i1 %xor_ln942_381"   --->   Operation 7920 'or' 'or_ln942_190' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7921 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_190)   --->   "%xor_ln942_702 = xor i1 %and_ln937_190, i1 %or_ln942_190"   --->   Operation 7921 'xor' 'xor_ln942_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7922 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_190)   --->   "%underflow_190 = and i1 %xor_ln942_702, i1 %p_Result_957"   --->   Operation 7922 'and' 'underflow_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7923 [1/1] (0.00ns) (grouped into LUT with out node tp_V_572)   --->   "%select_ln392_569 = select i1 %overflow_379, i16 32767, i16 32768"   --->   Operation 7923 'select' 'select_ln392_569' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7924 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_190 = or i1 %overflow_379, i1 %underflow_190"   --->   Operation 7924 'or' 'or_ln392_190' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7925 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_572 = select i1 %or_ln392_190, i16 %select_ln392_569, i16 %tp_V_571"   --->   Operation 7925 'select' 'tp_V_572' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7926 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_455 = mul i32 %sext_ln1317_7, i32 %sext_ln198_63"   --->   Operation 7926 'mul' 'r_V_455' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7927 [1/1] (0.00ns)   --->   "%p_Result_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_455, i32 31"   --->   Operation 7927 'bitselect' 'p_Result_962' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7928 [1/1] (0.00ns)   --->   "%tp_V_573 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_455, i32 10, i32 25"   --->   Operation 7928 'partselect' 'tp_V_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7929 [1/1] (0.00ns)   --->   "%p_Result_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_455, i32 25"   --->   Operation 7929 'bitselect' 'p_Result_963' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7930 [1/1] (0.00ns)   --->   "%tmp_1454 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_455, i32 9"   --->   Operation 7930 'bitselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7931 [1/1] (0.00ns)   --->   "%zext_ln423_191 = zext i1 %tmp_1454"   --->   Operation 7931 'zext' 'zext_ln423_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7932 [1/1] (0.85ns)   --->   "%tp_V_574 = add i16 %zext_ln423_191, i16 %tp_V_573"   --->   Operation 7932 'add' 'tp_V_574' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7933 [1/1] (0.00ns)   --->   "%p_Result_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_574, i32 15"   --->   Operation 7933 'bitselect' 'p_Result_964' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7934 [1/1] (0.28ns)   --->   "%xor_ln942_382 = xor i1 %p_Result_964, i1 1"   --->   Operation 7934 'xor' 'xor_ln942_382' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7935 [1/1] (0.28ns)   --->   "%carry_383 = and i1 %p_Result_963, i1 %xor_ln942_382"   --->   Operation 7935 'and' 'carry_383' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7936 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_455, i32 27, i32 31"   --->   Operation 7936 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7937 [1/1] (0.75ns)   --->   "%Range2_all_ones_191 = icmp_eq  i5 %tmp_578, i5 31"   --->   Operation 7937 'icmp' 'Range2_all_ones_191' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7938 [1/1] (0.00ns)   --->   "%tmp_580 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_455, i32 26, i32 31"   --->   Operation 7938 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7939 [1/1] (0.78ns)   --->   "%Range1_all_ones_381 = icmp_eq  i6 %tmp_580, i6 63"   --->   Operation 7939 'icmp' 'Range1_all_ones_381' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7940 [1/1] (0.78ns)   --->   "%Range1_all_zeros_191 = icmp_eq  i6 %tmp_580, i6 0"   --->   Operation 7940 'icmp' 'Range1_all_zeros_191' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7941 [1/1] (0.00ns) (grouped into LUT with out node overflow_381)   --->   "%deleted_zeros_191 = select i1 %carry_383, i1 %Range1_all_ones_381, i1 %Range1_all_zeros_191"   --->   Operation 7941 'select' 'deleted_zeros_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7942 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_191)   --->   "%tmp_1456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_455, i32 26"   --->   Operation 7942 'bitselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7943 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_191)   --->   "%xor_ln936_191 = xor i1 %tmp_1456, i1 1"   --->   Operation 7943 'xor' 'xor_ln936_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7944 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_191)   --->   "%and_ln936_191 = and i1 %Range2_all_ones_191, i1 %xor_ln936_191"   --->   Operation 7944 'and' 'and_ln936_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7945 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_191)   --->   "%deleted_ones_381 = select i1 %carry_383, i1 %and_ln936_191, i1 %Range1_all_ones_381"   --->   Operation 7945 'select' 'deleted_ones_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7946 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_191)   --->   "%and_ln937_191 = and i1 %carry_383, i1 %Range1_all_ones_381"   --->   Operation 7946 'and' 'and_ln937_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7947 [1/1] (0.00ns) (grouped into LUT with out node overflow_381)   --->   "%xor_ln941_572 = xor i1 %deleted_zeros_191, i1 1"   --->   Operation 7947 'xor' 'xor_ln941_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7948 [1/1] (0.00ns) (grouped into LUT with out node overflow_381)   --->   "%or_ln941_191 = or i1 %p_Result_964, i1 %xor_ln941_572"   --->   Operation 7948 'or' 'or_ln941_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7949 [1/1] (0.00ns) (grouped into LUT with out node overflow_381)   --->   "%xor_ln941_573 = xor i1 %p_Result_962, i1 1"   --->   Operation 7949 'xor' 'xor_ln941_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7950 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_381 = and i1 %or_ln941_191, i1 %xor_ln941_573"   --->   Operation 7950 'and' 'overflow_381' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7951 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_191)   --->   "%xor_ln942_383 = xor i1 %deleted_ones_381, i1 1"   --->   Operation 7951 'xor' 'xor_ln942_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7952 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_191 = or i1 %xor_ln942_382, i1 %xor_ln942_383"   --->   Operation 7952 'or' 'or_ln942_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7953 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_191)   --->   "%xor_ln942_703 = xor i1 %and_ln937_191, i1 %or_ln942_191"   --->   Operation 7953 'xor' 'xor_ln942_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7954 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_191)   --->   "%underflow_191 = and i1 %xor_ln942_703, i1 %p_Result_962"   --->   Operation 7954 'and' 'underflow_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7955 [1/1] (0.00ns) (grouped into LUT with out node tp_V_575)   --->   "%select_ln392_572 = select i1 %overflow_381, i16 32767, i16 32768"   --->   Operation 7955 'select' 'select_ln392_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7956 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_191 = or i1 %overflow_381, i1 %underflow_191"   --->   Operation 7956 'or' 'or_ln392_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7957 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_575 = select i1 %or_ln392_191, i16 %select_ln392_572, i16 %tp_V_574"   --->   Operation 7957 'select' 'tp_V_575' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7958 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_456 = mul i32 %sext_ln1317_4, i32 %sext_ln198_64"   --->   Operation 7958 'mul' 'r_V_456' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7959 [1/1] (0.00ns)   --->   "%p_Result_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_456, i32 31"   --->   Operation 7959 'bitselect' 'p_Result_969' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7960 [1/1] (0.00ns)   --->   "%tp_V_576 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_456, i32 10, i32 25"   --->   Operation 7960 'partselect' 'tp_V_576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7961 [1/1] (0.00ns)   --->   "%p_Result_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_456, i32 25"   --->   Operation 7961 'bitselect' 'p_Result_970' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7962 [1/1] (0.00ns)   --->   "%tmp_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_456, i32 9"   --->   Operation 7962 'bitselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7963 [1/1] (0.00ns)   --->   "%zext_ln423_192 = zext i1 %tmp_1463"   --->   Operation 7963 'zext' 'zext_ln423_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7964 [1/1] (0.85ns)   --->   "%tp_V_577 = add i16 %zext_ln423_192, i16 %tp_V_576"   --->   Operation 7964 'add' 'tp_V_577' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7965 [1/1] (0.00ns)   --->   "%p_Result_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_577, i32 15"   --->   Operation 7965 'bitselect' 'p_Result_971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7966 [1/1] (0.28ns)   --->   "%xor_ln942_384 = xor i1 %p_Result_971, i1 1"   --->   Operation 7966 'xor' 'xor_ln942_384' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7967 [1/1] (0.28ns)   --->   "%carry_385 = and i1 %p_Result_970, i1 %xor_ln942_384"   --->   Operation 7967 'and' 'carry_385' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7968 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_456, i32 27, i32 31"   --->   Operation 7968 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7969 [1/1] (0.75ns)   --->   "%Range2_all_ones_192 = icmp_eq  i5 %tmp_581, i5 31"   --->   Operation 7969 'icmp' 'Range2_all_ones_192' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7970 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_456, i32 26, i32 31"   --->   Operation 7970 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7971 [1/1] (0.78ns)   --->   "%Range1_all_ones_384 = icmp_eq  i6 %tmp_582, i6 63"   --->   Operation 7971 'icmp' 'Range1_all_ones_384' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7972 [1/1] (0.78ns)   --->   "%Range1_all_zeros_192 = icmp_eq  i6 %tmp_582, i6 0"   --->   Operation 7972 'icmp' 'Range1_all_zeros_192' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7973 [1/1] (0.00ns) (grouped into LUT with out node overflow_384)   --->   "%deleted_zeros_192 = select i1 %carry_385, i1 %Range1_all_ones_384, i1 %Range1_all_zeros_192"   --->   Operation 7973 'select' 'deleted_zeros_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7974 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_192)   --->   "%tmp_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_456, i32 26"   --->   Operation 7974 'bitselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7975 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_192)   --->   "%xor_ln936_192 = xor i1 %tmp_1465, i1 1"   --->   Operation 7975 'xor' 'xor_ln936_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7976 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_192)   --->   "%and_ln936_192 = and i1 %Range2_all_ones_192, i1 %xor_ln936_192"   --->   Operation 7976 'and' 'and_ln936_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7977 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_192)   --->   "%deleted_ones_384 = select i1 %carry_385, i1 %and_ln936_192, i1 %Range1_all_ones_384"   --->   Operation 7977 'select' 'deleted_ones_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7978 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_192)   --->   "%and_ln937_192 = and i1 %carry_385, i1 %Range1_all_ones_384"   --->   Operation 7978 'and' 'and_ln937_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7979 [1/1] (0.00ns) (grouped into LUT with out node overflow_384)   --->   "%xor_ln941_576 = xor i1 %deleted_zeros_192, i1 1"   --->   Operation 7979 'xor' 'xor_ln941_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7980 [1/1] (0.00ns) (grouped into LUT with out node overflow_384)   --->   "%or_ln941_192 = or i1 %p_Result_971, i1 %xor_ln941_576"   --->   Operation 7980 'or' 'or_ln941_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7981 [1/1] (0.00ns) (grouped into LUT with out node overflow_384)   --->   "%xor_ln941_577 = xor i1 %p_Result_969, i1 1"   --->   Operation 7981 'xor' 'xor_ln941_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7982 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_384 = and i1 %or_ln941_192, i1 %xor_ln941_577"   --->   Operation 7982 'and' 'overflow_384' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7983 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_192)   --->   "%xor_ln942_385 = xor i1 %deleted_ones_384, i1 1"   --->   Operation 7983 'xor' 'xor_ln942_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7984 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_192 = or i1 %xor_ln942_384, i1 %xor_ln942_385"   --->   Operation 7984 'or' 'or_ln942_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7985 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_192)   --->   "%xor_ln942_704 = xor i1 %and_ln937_192, i1 %or_ln942_192"   --->   Operation 7985 'xor' 'xor_ln942_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7986 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_192)   --->   "%underflow_192 = and i1 %xor_ln942_704, i1 %p_Result_969"   --->   Operation 7986 'and' 'underflow_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7987 [1/1] (0.00ns) (grouped into LUT with out node tp_V_578)   --->   "%select_ln392_576 = select i1 %overflow_384, i16 32767, i16 32768"   --->   Operation 7987 'select' 'select_ln392_576' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7988 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_192 = or i1 %overflow_384, i1 %underflow_192"   --->   Operation 7988 'or' 'or_ln392_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7989 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_578 = select i1 %or_ln392_192, i16 %select_ln392_576, i16 %tp_V_577"   --->   Operation 7989 'select' 'tp_V_578' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7990 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_457 = mul i32 %sext_ln1317_5, i32 %sext_ln198_65"   --->   Operation 7990 'mul' 'r_V_457' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7991 [1/1] (0.00ns)   --->   "%p_Result_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_457, i32 31"   --->   Operation 7991 'bitselect' 'p_Result_972' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7992 [1/1] (0.00ns)   --->   "%tp_V_579 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_457, i32 10, i32 25"   --->   Operation 7992 'partselect' 'tp_V_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7993 [1/1] (0.00ns)   --->   "%p_Result_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_457, i32 25"   --->   Operation 7993 'bitselect' 'p_Result_973' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7994 [1/1] (0.00ns)   --->   "%tmp_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_457, i32 9"   --->   Operation 7994 'bitselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7995 [1/1] (0.00ns)   --->   "%zext_ln423_193 = zext i1 %tmp_1468"   --->   Operation 7995 'zext' 'zext_ln423_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7996 [1/1] (0.85ns)   --->   "%tp_V_580 = add i16 %zext_ln423_193, i16 %tp_V_579"   --->   Operation 7996 'add' 'tp_V_580' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7997 [1/1] (0.00ns)   --->   "%p_Result_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_580, i32 15"   --->   Operation 7997 'bitselect' 'p_Result_974' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7998 [1/1] (0.28ns)   --->   "%xor_ln942_386 = xor i1 %p_Result_974, i1 1"   --->   Operation 7998 'xor' 'xor_ln942_386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7999 [1/1] (0.28ns)   --->   "%carry_387 = and i1 %p_Result_973, i1 %xor_ln942_386"   --->   Operation 7999 'and' 'carry_387' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8000 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_457, i32 27, i32 31"   --->   Operation 8000 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8001 [1/1] (0.75ns)   --->   "%Range2_all_ones_193 = icmp_eq  i5 %tmp_583, i5 31"   --->   Operation 8001 'icmp' 'Range2_all_ones_193' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8002 [1/1] (0.00ns)   --->   "%tmp_584 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_457, i32 26, i32 31"   --->   Operation 8002 'partselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8003 [1/1] (0.78ns)   --->   "%Range1_all_ones_385 = icmp_eq  i6 %tmp_584, i6 63"   --->   Operation 8003 'icmp' 'Range1_all_ones_385' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8004 [1/1] (0.78ns)   --->   "%Range1_all_zeros_193 = icmp_eq  i6 %tmp_584, i6 0"   --->   Operation 8004 'icmp' 'Range1_all_zeros_193' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8005 [1/1] (0.00ns) (grouped into LUT with out node overflow_385)   --->   "%deleted_zeros_193 = select i1 %carry_387, i1 %Range1_all_ones_385, i1 %Range1_all_zeros_193"   --->   Operation 8005 'select' 'deleted_zeros_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8006 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_193)   --->   "%tmp_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_457, i32 26"   --->   Operation 8006 'bitselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8007 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_193)   --->   "%xor_ln936_193 = xor i1 %tmp_1470, i1 1"   --->   Operation 8007 'xor' 'xor_ln936_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8008 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_193)   --->   "%and_ln936_193 = and i1 %Range2_all_ones_193, i1 %xor_ln936_193"   --->   Operation 8008 'and' 'and_ln936_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8009 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_193)   --->   "%deleted_ones_385 = select i1 %carry_387, i1 %and_ln936_193, i1 %Range1_all_ones_385"   --->   Operation 8009 'select' 'deleted_ones_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8010 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_193)   --->   "%and_ln937_193 = and i1 %carry_387, i1 %Range1_all_ones_385"   --->   Operation 8010 'and' 'and_ln937_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8011 [1/1] (0.00ns) (grouped into LUT with out node overflow_385)   --->   "%xor_ln941_578 = xor i1 %deleted_zeros_193, i1 1"   --->   Operation 8011 'xor' 'xor_ln941_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8012 [1/1] (0.00ns) (grouped into LUT with out node overflow_385)   --->   "%or_ln941_193 = or i1 %p_Result_974, i1 %xor_ln941_578"   --->   Operation 8012 'or' 'or_ln941_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8013 [1/1] (0.00ns) (grouped into LUT with out node overflow_385)   --->   "%xor_ln941_579 = xor i1 %p_Result_972, i1 1"   --->   Operation 8013 'xor' 'xor_ln941_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8014 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_385 = and i1 %or_ln941_193, i1 %xor_ln941_579"   --->   Operation 8014 'and' 'overflow_385' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8015 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_193)   --->   "%xor_ln942_387 = xor i1 %deleted_ones_385, i1 1"   --->   Operation 8015 'xor' 'xor_ln942_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8016 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_193 = or i1 %xor_ln942_386, i1 %xor_ln942_387"   --->   Operation 8016 'or' 'or_ln942_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8017 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_193)   --->   "%xor_ln942_705 = xor i1 %and_ln937_193, i1 %or_ln942_193"   --->   Operation 8017 'xor' 'xor_ln942_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8018 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_193)   --->   "%underflow_193 = and i1 %xor_ln942_705, i1 %p_Result_972"   --->   Operation 8018 'and' 'underflow_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8019 [1/1] (0.00ns) (grouped into LUT with out node tp_V_581)   --->   "%select_ln392_578 = select i1 %overflow_385, i16 32767, i16 32768"   --->   Operation 8019 'select' 'select_ln392_578' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8020 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_193 = or i1 %overflow_385, i1 %underflow_193"   --->   Operation 8020 'or' 'or_ln392_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8021 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_581 = select i1 %or_ln392_193, i16 %select_ln392_578, i16 %tp_V_580"   --->   Operation 8021 'select' 'tp_V_581' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8022 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_458 = mul i32 %sext_ln1317_6, i32 %sext_ln198_66"   --->   Operation 8022 'mul' 'r_V_458' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8023 [1/1] (0.00ns)   --->   "%p_Result_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_458, i32 31"   --->   Operation 8023 'bitselect' 'p_Result_977' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8024 [1/1] (0.00ns)   --->   "%tp_V_582 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_458, i32 10, i32 25"   --->   Operation 8024 'partselect' 'tp_V_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8025 [1/1] (0.00ns)   --->   "%p_Result_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_458, i32 25"   --->   Operation 8025 'bitselect' 'p_Result_978' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8026 [1/1] (0.00ns)   --->   "%tmp_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_458, i32 9"   --->   Operation 8026 'bitselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8027 [1/1] (0.00ns)   --->   "%zext_ln423_194 = zext i1 %tmp_1475"   --->   Operation 8027 'zext' 'zext_ln423_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8028 [1/1] (0.85ns)   --->   "%tp_V_583 = add i16 %zext_ln423_194, i16 %tp_V_582"   --->   Operation 8028 'add' 'tp_V_583' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8029 [1/1] (0.00ns)   --->   "%p_Result_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_583, i32 15"   --->   Operation 8029 'bitselect' 'p_Result_979' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8030 [1/1] (0.28ns)   --->   "%xor_ln942_388 = xor i1 %p_Result_979, i1 1"   --->   Operation 8030 'xor' 'xor_ln942_388' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8031 [1/1] (0.28ns)   --->   "%carry_389 = and i1 %p_Result_978, i1 %xor_ln942_388"   --->   Operation 8031 'and' 'carry_389' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8032 [1/1] (0.00ns)   --->   "%tmp_586 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_458, i32 27, i32 31"   --->   Operation 8032 'partselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8033 [1/1] (0.75ns)   --->   "%Range2_all_ones_194 = icmp_eq  i5 %tmp_586, i5 31"   --->   Operation 8033 'icmp' 'Range2_all_ones_194' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8034 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_458, i32 26, i32 31"   --->   Operation 8034 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8035 [1/1] (0.78ns)   --->   "%Range1_all_ones_387 = icmp_eq  i6 %tmp_589, i6 63"   --->   Operation 8035 'icmp' 'Range1_all_ones_387' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8036 [1/1] (0.78ns)   --->   "%Range1_all_zeros_194 = icmp_eq  i6 %tmp_589, i6 0"   --->   Operation 8036 'icmp' 'Range1_all_zeros_194' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8037 [1/1] (0.00ns) (grouped into LUT with out node overflow_387)   --->   "%deleted_zeros_194 = select i1 %carry_389, i1 %Range1_all_ones_387, i1 %Range1_all_zeros_194"   --->   Operation 8037 'select' 'deleted_zeros_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8038 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_194)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_458, i32 26"   --->   Operation 8038 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8039 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_194)   --->   "%xor_ln936_194 = xor i1 %tmp_1477, i1 1"   --->   Operation 8039 'xor' 'xor_ln936_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8040 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_194)   --->   "%and_ln936_194 = and i1 %Range2_all_ones_194, i1 %xor_ln936_194"   --->   Operation 8040 'and' 'and_ln936_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8041 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_194)   --->   "%deleted_ones_387 = select i1 %carry_389, i1 %and_ln936_194, i1 %Range1_all_ones_387"   --->   Operation 8041 'select' 'deleted_ones_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8042 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_194)   --->   "%and_ln937_194 = and i1 %carry_389, i1 %Range1_all_ones_387"   --->   Operation 8042 'and' 'and_ln937_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8043 [1/1] (0.00ns) (grouped into LUT with out node overflow_387)   --->   "%xor_ln941_581 = xor i1 %deleted_zeros_194, i1 1"   --->   Operation 8043 'xor' 'xor_ln941_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8044 [1/1] (0.00ns) (grouped into LUT with out node overflow_387)   --->   "%or_ln941_194 = or i1 %p_Result_979, i1 %xor_ln941_581"   --->   Operation 8044 'or' 'or_ln941_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8045 [1/1] (0.00ns) (grouped into LUT with out node overflow_387)   --->   "%xor_ln941_582 = xor i1 %p_Result_977, i1 1"   --->   Operation 8045 'xor' 'xor_ln941_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8046 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_387 = and i1 %or_ln941_194, i1 %xor_ln941_582"   --->   Operation 8046 'and' 'overflow_387' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8047 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_194)   --->   "%xor_ln942_389 = xor i1 %deleted_ones_387, i1 1"   --->   Operation 8047 'xor' 'xor_ln942_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8048 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_194 = or i1 %xor_ln942_388, i1 %xor_ln942_389"   --->   Operation 8048 'or' 'or_ln942_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8049 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_194)   --->   "%xor_ln942_706 = xor i1 %and_ln937_194, i1 %or_ln942_194"   --->   Operation 8049 'xor' 'xor_ln942_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8050 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_194)   --->   "%underflow_194 = and i1 %xor_ln942_706, i1 %p_Result_977"   --->   Operation 8050 'and' 'underflow_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8051 [1/1] (0.00ns) (grouped into LUT with out node tp_V_584)   --->   "%select_ln392_581 = select i1 %overflow_387, i16 32767, i16 32768"   --->   Operation 8051 'select' 'select_ln392_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8052 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_194 = or i1 %overflow_387, i1 %underflow_194"   --->   Operation 8052 'or' 'or_ln392_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8053 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_584 = select i1 %or_ln392_194, i16 %select_ln392_581, i16 %tp_V_583"   --->   Operation 8053 'select' 'tp_V_584' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8054 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_459 = mul i32 %sext_ln1317_7, i32 %sext_ln198_67"   --->   Operation 8054 'mul' 'r_V_459' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8055 [1/1] (0.00ns)   --->   "%p_Result_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_459, i32 31"   --->   Operation 8055 'bitselect' 'p_Result_982' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8056 [1/1] (0.00ns)   --->   "%tp_V_585 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_459, i32 10, i32 25"   --->   Operation 8056 'partselect' 'tp_V_585' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8057 [1/1] (0.00ns)   --->   "%p_Result_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_459, i32 25"   --->   Operation 8057 'bitselect' 'p_Result_983' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8058 [1/1] (0.00ns)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_459, i32 9"   --->   Operation 8058 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8059 [1/1] (0.00ns)   --->   "%zext_ln423_195 = zext i1 %tmp_1482"   --->   Operation 8059 'zext' 'zext_ln423_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8060 [1/1] (0.85ns)   --->   "%tp_V_586 = add i16 %zext_ln423_195, i16 %tp_V_585"   --->   Operation 8060 'add' 'tp_V_586' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8061 [1/1] (0.00ns)   --->   "%p_Result_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_586, i32 15"   --->   Operation 8061 'bitselect' 'p_Result_984' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8062 [1/1] (0.28ns)   --->   "%xor_ln942_390 = xor i1 %p_Result_984, i1 1"   --->   Operation 8062 'xor' 'xor_ln942_390' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8063 [1/1] (0.28ns)   --->   "%carry_391 = and i1 %p_Result_983, i1 %xor_ln942_390"   --->   Operation 8063 'and' 'carry_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8064 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_459, i32 27, i32 31"   --->   Operation 8064 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8065 [1/1] (0.75ns)   --->   "%Range2_all_ones_195 = icmp_eq  i5 %tmp_590, i5 31"   --->   Operation 8065 'icmp' 'Range2_all_ones_195' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8066 [1/1] (0.00ns)   --->   "%tmp_592 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_459, i32 26, i32 31"   --->   Operation 8066 'partselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8067 [1/1] (0.78ns)   --->   "%Range1_all_ones_389 = icmp_eq  i6 %tmp_592, i6 63"   --->   Operation 8067 'icmp' 'Range1_all_ones_389' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8068 [1/1] (0.78ns)   --->   "%Range1_all_zeros_195 = icmp_eq  i6 %tmp_592, i6 0"   --->   Operation 8068 'icmp' 'Range1_all_zeros_195' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8069 [1/1] (0.00ns) (grouped into LUT with out node overflow_389)   --->   "%deleted_zeros_195 = select i1 %carry_391, i1 %Range1_all_ones_389, i1 %Range1_all_zeros_195"   --->   Operation 8069 'select' 'deleted_zeros_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8070 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_195)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_459, i32 26"   --->   Operation 8070 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8071 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_195)   --->   "%xor_ln936_195 = xor i1 %tmp_1484, i1 1"   --->   Operation 8071 'xor' 'xor_ln936_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8072 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_195)   --->   "%and_ln936_195 = and i1 %Range2_all_ones_195, i1 %xor_ln936_195"   --->   Operation 8072 'and' 'and_ln936_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8073 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_195)   --->   "%deleted_ones_389 = select i1 %carry_391, i1 %and_ln936_195, i1 %Range1_all_ones_389"   --->   Operation 8073 'select' 'deleted_ones_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8074 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_195)   --->   "%and_ln937_195 = and i1 %carry_391, i1 %Range1_all_ones_389"   --->   Operation 8074 'and' 'and_ln937_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8075 [1/1] (0.00ns) (grouped into LUT with out node overflow_389)   --->   "%xor_ln941_584 = xor i1 %deleted_zeros_195, i1 1"   --->   Operation 8075 'xor' 'xor_ln941_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8076 [1/1] (0.00ns) (grouped into LUT with out node overflow_389)   --->   "%or_ln941_195 = or i1 %p_Result_984, i1 %xor_ln941_584"   --->   Operation 8076 'or' 'or_ln941_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8077 [1/1] (0.00ns) (grouped into LUT with out node overflow_389)   --->   "%xor_ln941_585 = xor i1 %p_Result_982, i1 1"   --->   Operation 8077 'xor' 'xor_ln941_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8078 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_389 = and i1 %or_ln941_195, i1 %xor_ln941_585"   --->   Operation 8078 'and' 'overflow_389' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8079 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_195)   --->   "%xor_ln942_391 = xor i1 %deleted_ones_389, i1 1"   --->   Operation 8079 'xor' 'xor_ln942_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8080 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_195 = or i1 %xor_ln942_390, i1 %xor_ln942_391"   --->   Operation 8080 'or' 'or_ln942_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8081 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_195)   --->   "%xor_ln942_707 = xor i1 %and_ln937_195, i1 %or_ln942_195"   --->   Operation 8081 'xor' 'xor_ln942_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8082 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_195)   --->   "%underflow_195 = and i1 %xor_ln942_707, i1 %p_Result_982"   --->   Operation 8082 'and' 'underflow_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8083 [1/1] (0.00ns) (grouped into LUT with out node tp_V_587)   --->   "%select_ln392_584 = select i1 %overflow_389, i16 32767, i16 32768"   --->   Operation 8083 'select' 'select_ln392_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8084 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_195 = or i1 %overflow_389, i1 %underflow_195"   --->   Operation 8084 'or' 'or_ln392_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8085 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_587 = select i1 %or_ln392_195, i16 %select_ln392_584, i16 %tp_V_586"   --->   Operation 8085 'select' 'tp_V_587' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8086 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_460 = mul i32 %sext_ln1317_4, i32 %sext_ln198_68"   --->   Operation 8086 'mul' 'r_V_460' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8087 [1/1] (0.00ns)   --->   "%p_Result_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_460, i32 31"   --->   Operation 8087 'bitselect' 'p_Result_989' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8088 [1/1] (0.00ns)   --->   "%tp_V_588 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_460, i32 10, i32 25"   --->   Operation 8088 'partselect' 'tp_V_588' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8089 [1/1] (0.00ns)   --->   "%p_Result_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_460, i32 25"   --->   Operation 8089 'bitselect' 'p_Result_990' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8090 [1/1] (0.00ns)   --->   "%tmp_1491 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_460, i32 9"   --->   Operation 8090 'bitselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8091 [1/1] (0.00ns)   --->   "%zext_ln423_196 = zext i1 %tmp_1491"   --->   Operation 8091 'zext' 'zext_ln423_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8092 [1/1] (0.85ns)   --->   "%tp_V_589 = add i16 %zext_ln423_196, i16 %tp_V_588"   --->   Operation 8092 'add' 'tp_V_589' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8093 [1/1] (0.00ns)   --->   "%p_Result_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_589, i32 15"   --->   Operation 8093 'bitselect' 'p_Result_991' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8094 [1/1] (0.28ns)   --->   "%xor_ln942_392 = xor i1 %p_Result_991, i1 1"   --->   Operation 8094 'xor' 'xor_ln942_392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8095 [1/1] (0.28ns)   --->   "%carry_393 = and i1 %p_Result_990, i1 %xor_ln942_392"   --->   Operation 8095 'and' 'carry_393' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8096 [1/1] (0.00ns)   --->   "%tmp_594 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_460, i32 27, i32 31"   --->   Operation 8096 'partselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8097 [1/1] (0.75ns)   --->   "%Range2_all_ones_196 = icmp_eq  i5 %tmp_594, i5 31"   --->   Operation 8097 'icmp' 'Range2_all_ones_196' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8098 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_460, i32 26, i32 31"   --->   Operation 8098 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8099 [1/1] (0.78ns)   --->   "%Range1_all_ones_392 = icmp_eq  i6 %tmp_595, i6 63"   --->   Operation 8099 'icmp' 'Range1_all_ones_392' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8100 [1/1] (0.78ns)   --->   "%Range1_all_zeros_196 = icmp_eq  i6 %tmp_595, i6 0"   --->   Operation 8100 'icmp' 'Range1_all_zeros_196' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8101 [1/1] (0.00ns) (grouped into LUT with out node overflow_392)   --->   "%deleted_zeros_196 = select i1 %carry_393, i1 %Range1_all_ones_392, i1 %Range1_all_zeros_196"   --->   Operation 8101 'select' 'deleted_zeros_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8102 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_196)   --->   "%tmp_1493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_460, i32 26"   --->   Operation 8102 'bitselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8103 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_196)   --->   "%xor_ln936_196 = xor i1 %tmp_1493, i1 1"   --->   Operation 8103 'xor' 'xor_ln936_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8104 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_196)   --->   "%and_ln936_196 = and i1 %Range2_all_ones_196, i1 %xor_ln936_196"   --->   Operation 8104 'and' 'and_ln936_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8105 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_196)   --->   "%deleted_ones_392 = select i1 %carry_393, i1 %and_ln936_196, i1 %Range1_all_ones_392"   --->   Operation 8105 'select' 'deleted_ones_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8106 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_196)   --->   "%and_ln937_196 = and i1 %carry_393, i1 %Range1_all_ones_392"   --->   Operation 8106 'and' 'and_ln937_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8107 [1/1] (0.00ns) (grouped into LUT with out node overflow_392)   --->   "%xor_ln941_588 = xor i1 %deleted_zeros_196, i1 1"   --->   Operation 8107 'xor' 'xor_ln941_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8108 [1/1] (0.00ns) (grouped into LUT with out node overflow_392)   --->   "%or_ln941_196 = or i1 %p_Result_991, i1 %xor_ln941_588"   --->   Operation 8108 'or' 'or_ln941_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8109 [1/1] (0.00ns) (grouped into LUT with out node overflow_392)   --->   "%xor_ln941_589 = xor i1 %p_Result_989, i1 1"   --->   Operation 8109 'xor' 'xor_ln941_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8110 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_392 = and i1 %or_ln941_196, i1 %xor_ln941_589"   --->   Operation 8110 'and' 'overflow_392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8111 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_196)   --->   "%xor_ln942_393 = xor i1 %deleted_ones_392, i1 1"   --->   Operation 8111 'xor' 'xor_ln942_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8112 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_196 = or i1 %xor_ln942_392, i1 %xor_ln942_393"   --->   Operation 8112 'or' 'or_ln942_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8113 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_196)   --->   "%xor_ln942_708 = xor i1 %and_ln937_196, i1 %or_ln942_196"   --->   Operation 8113 'xor' 'xor_ln942_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8114 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_196)   --->   "%underflow_196 = and i1 %xor_ln942_708, i1 %p_Result_989"   --->   Operation 8114 'and' 'underflow_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8115 [1/1] (0.00ns) (grouped into LUT with out node tp_V_590)   --->   "%select_ln392_588 = select i1 %overflow_392, i16 32767, i16 32768"   --->   Operation 8115 'select' 'select_ln392_588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8116 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_196 = or i1 %overflow_392, i1 %underflow_196"   --->   Operation 8116 'or' 'or_ln392_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8117 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_590 = select i1 %or_ln392_196, i16 %select_ln392_588, i16 %tp_V_589"   --->   Operation 8117 'select' 'tp_V_590' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8118 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_461 = mul i32 %sext_ln1317_5, i32 %sext_ln198_69"   --->   Operation 8118 'mul' 'r_V_461' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8119 [1/1] (0.00ns)   --->   "%p_Result_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_461, i32 31"   --->   Operation 8119 'bitselect' 'p_Result_992' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8120 [1/1] (0.00ns)   --->   "%tp_V_591 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_461, i32 10, i32 25"   --->   Operation 8120 'partselect' 'tp_V_591' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8121 [1/1] (0.00ns)   --->   "%p_Result_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_461, i32 25"   --->   Operation 8121 'bitselect' 'p_Result_993' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8122 [1/1] (0.00ns)   --->   "%tmp_1496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_461, i32 9"   --->   Operation 8122 'bitselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8123 [1/1] (0.00ns)   --->   "%zext_ln423_197 = zext i1 %tmp_1496"   --->   Operation 8123 'zext' 'zext_ln423_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8124 [1/1] (0.85ns)   --->   "%tp_V_592 = add i16 %zext_ln423_197, i16 %tp_V_591"   --->   Operation 8124 'add' 'tp_V_592' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8125 [1/1] (0.00ns)   --->   "%p_Result_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_592, i32 15"   --->   Operation 8125 'bitselect' 'p_Result_994' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8126 [1/1] (0.28ns)   --->   "%xor_ln942_394 = xor i1 %p_Result_994, i1 1"   --->   Operation 8126 'xor' 'xor_ln942_394' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8127 [1/1] (0.28ns)   --->   "%carry_395 = and i1 %p_Result_993, i1 %xor_ln942_394"   --->   Operation 8127 'and' 'carry_395' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8128 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_461, i32 27, i32 31"   --->   Operation 8128 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8129 [1/1] (0.75ns)   --->   "%Range2_all_ones_197 = icmp_eq  i5 %tmp_596, i5 31"   --->   Operation 8129 'icmp' 'Range2_all_ones_197' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8130 [1/1] (0.00ns)   --->   "%tmp_598 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_461, i32 26, i32 31"   --->   Operation 8130 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8131 [1/1] (0.78ns)   --->   "%Range1_all_ones_393 = icmp_eq  i6 %tmp_598, i6 63"   --->   Operation 8131 'icmp' 'Range1_all_ones_393' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8132 [1/1] (0.78ns)   --->   "%Range1_all_zeros_197 = icmp_eq  i6 %tmp_598, i6 0"   --->   Operation 8132 'icmp' 'Range1_all_zeros_197' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8133 [1/1] (0.00ns) (grouped into LUT with out node overflow_393)   --->   "%deleted_zeros_197 = select i1 %carry_395, i1 %Range1_all_ones_393, i1 %Range1_all_zeros_197"   --->   Operation 8133 'select' 'deleted_zeros_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8134 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_197)   --->   "%tmp_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_461, i32 26"   --->   Operation 8134 'bitselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8135 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_197)   --->   "%xor_ln936_197 = xor i1 %tmp_1498, i1 1"   --->   Operation 8135 'xor' 'xor_ln936_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8136 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_197)   --->   "%and_ln936_197 = and i1 %Range2_all_ones_197, i1 %xor_ln936_197"   --->   Operation 8136 'and' 'and_ln936_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8137 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_197)   --->   "%deleted_ones_393 = select i1 %carry_395, i1 %and_ln936_197, i1 %Range1_all_ones_393"   --->   Operation 8137 'select' 'deleted_ones_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8138 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_197)   --->   "%and_ln937_197 = and i1 %carry_395, i1 %Range1_all_ones_393"   --->   Operation 8138 'and' 'and_ln937_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8139 [1/1] (0.00ns) (grouped into LUT with out node overflow_393)   --->   "%xor_ln941_590 = xor i1 %deleted_zeros_197, i1 1"   --->   Operation 8139 'xor' 'xor_ln941_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8140 [1/1] (0.00ns) (grouped into LUT with out node overflow_393)   --->   "%or_ln941_197 = or i1 %p_Result_994, i1 %xor_ln941_590"   --->   Operation 8140 'or' 'or_ln941_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8141 [1/1] (0.00ns) (grouped into LUT with out node overflow_393)   --->   "%xor_ln941_591 = xor i1 %p_Result_992, i1 1"   --->   Operation 8141 'xor' 'xor_ln941_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8142 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_393 = and i1 %or_ln941_197, i1 %xor_ln941_591"   --->   Operation 8142 'and' 'overflow_393' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8143 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_197)   --->   "%xor_ln942_395 = xor i1 %deleted_ones_393, i1 1"   --->   Operation 8143 'xor' 'xor_ln942_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8144 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_197 = or i1 %xor_ln942_394, i1 %xor_ln942_395"   --->   Operation 8144 'or' 'or_ln942_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8145 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_197)   --->   "%xor_ln942_709 = xor i1 %and_ln937_197, i1 %or_ln942_197"   --->   Operation 8145 'xor' 'xor_ln942_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8146 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_197)   --->   "%underflow_197 = and i1 %xor_ln942_709, i1 %p_Result_992"   --->   Operation 8146 'and' 'underflow_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8147 [1/1] (0.00ns) (grouped into LUT with out node tp_V_593)   --->   "%select_ln392_590 = select i1 %overflow_393, i16 32767, i16 32768"   --->   Operation 8147 'select' 'select_ln392_590' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8148 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_197 = or i1 %overflow_393, i1 %underflow_197"   --->   Operation 8148 'or' 'or_ln392_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8149 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_593 = select i1 %or_ln392_197, i16 %select_ln392_590, i16 %tp_V_592"   --->   Operation 8149 'select' 'tp_V_593' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8150 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_462 = mul i32 %sext_ln1317_6, i32 %sext_ln198_70"   --->   Operation 8150 'mul' 'r_V_462' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8151 [1/1] (0.00ns)   --->   "%p_Result_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_462, i32 31"   --->   Operation 8151 'bitselect' 'p_Result_997' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8152 [1/1] (0.00ns)   --->   "%tp_V_594 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_462, i32 10, i32 25"   --->   Operation 8152 'partselect' 'tp_V_594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8153 [1/1] (0.00ns)   --->   "%p_Result_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_462, i32 25"   --->   Operation 8153 'bitselect' 'p_Result_998' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8154 [1/1] (0.00ns)   --->   "%tmp_1503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_462, i32 9"   --->   Operation 8154 'bitselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8155 [1/1] (0.00ns)   --->   "%zext_ln423_198 = zext i1 %tmp_1503"   --->   Operation 8155 'zext' 'zext_ln423_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8156 [1/1] (0.85ns)   --->   "%tp_V_595 = add i16 %zext_ln423_198, i16 %tp_V_594"   --->   Operation 8156 'add' 'tp_V_595' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8157 [1/1] (0.00ns)   --->   "%p_Result_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_595, i32 15"   --->   Operation 8157 'bitselect' 'p_Result_999' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8158 [1/1] (0.28ns)   --->   "%xor_ln942_396 = xor i1 %p_Result_999, i1 1"   --->   Operation 8158 'xor' 'xor_ln942_396' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8159 [1/1] (0.28ns)   --->   "%carry_397 = and i1 %p_Result_998, i1 %xor_ln942_396"   --->   Operation 8159 'and' 'carry_397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8160 [1/1] (0.00ns)   --->   "%tmp_600 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_462, i32 27, i32 31"   --->   Operation 8160 'partselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8161 [1/1] (0.75ns)   --->   "%Range2_all_ones_198 = icmp_eq  i5 %tmp_600, i5 31"   --->   Operation 8161 'icmp' 'Range2_all_ones_198' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8162 [1/1] (0.00ns)   --->   "%tmp_602 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_462, i32 26, i32 31"   --->   Operation 8162 'partselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8163 [1/1] (0.78ns)   --->   "%Range1_all_ones_395 = icmp_eq  i6 %tmp_602, i6 63"   --->   Operation 8163 'icmp' 'Range1_all_ones_395' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8164 [1/1] (0.78ns)   --->   "%Range1_all_zeros_198 = icmp_eq  i6 %tmp_602, i6 0"   --->   Operation 8164 'icmp' 'Range1_all_zeros_198' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8165 [1/1] (0.00ns) (grouped into LUT with out node overflow_395)   --->   "%deleted_zeros_198 = select i1 %carry_397, i1 %Range1_all_ones_395, i1 %Range1_all_zeros_198"   --->   Operation 8165 'select' 'deleted_zeros_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8166 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_198)   --->   "%tmp_1505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_462, i32 26"   --->   Operation 8166 'bitselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8167 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_198)   --->   "%xor_ln936_198 = xor i1 %tmp_1505, i1 1"   --->   Operation 8167 'xor' 'xor_ln936_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8168 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_198)   --->   "%and_ln936_198 = and i1 %Range2_all_ones_198, i1 %xor_ln936_198"   --->   Operation 8168 'and' 'and_ln936_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8169 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_198)   --->   "%deleted_ones_395 = select i1 %carry_397, i1 %and_ln936_198, i1 %Range1_all_ones_395"   --->   Operation 8169 'select' 'deleted_ones_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8170 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_198)   --->   "%and_ln937_198 = and i1 %carry_397, i1 %Range1_all_ones_395"   --->   Operation 8170 'and' 'and_ln937_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8171 [1/1] (0.00ns) (grouped into LUT with out node overflow_395)   --->   "%xor_ln941_593 = xor i1 %deleted_zeros_198, i1 1"   --->   Operation 8171 'xor' 'xor_ln941_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8172 [1/1] (0.00ns) (grouped into LUT with out node overflow_395)   --->   "%or_ln941_198 = or i1 %p_Result_999, i1 %xor_ln941_593"   --->   Operation 8172 'or' 'or_ln941_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8173 [1/1] (0.00ns) (grouped into LUT with out node overflow_395)   --->   "%xor_ln941_594 = xor i1 %p_Result_997, i1 1"   --->   Operation 8173 'xor' 'xor_ln941_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8174 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_395 = and i1 %or_ln941_198, i1 %xor_ln941_594"   --->   Operation 8174 'and' 'overflow_395' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8175 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_198)   --->   "%xor_ln942_397 = xor i1 %deleted_ones_395, i1 1"   --->   Operation 8175 'xor' 'xor_ln942_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8176 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_198 = or i1 %xor_ln942_396, i1 %xor_ln942_397"   --->   Operation 8176 'or' 'or_ln942_198' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8177 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_198)   --->   "%xor_ln942_710 = xor i1 %and_ln937_198, i1 %or_ln942_198"   --->   Operation 8177 'xor' 'xor_ln942_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8178 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_198)   --->   "%underflow_198 = and i1 %xor_ln942_710, i1 %p_Result_997"   --->   Operation 8178 'and' 'underflow_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8179 [1/1] (0.00ns) (grouped into LUT with out node tp_V_596)   --->   "%select_ln392_593 = select i1 %overflow_395, i16 32767, i16 32768"   --->   Operation 8179 'select' 'select_ln392_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8180 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_198 = or i1 %overflow_395, i1 %underflow_198"   --->   Operation 8180 'or' 'or_ln392_198' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8181 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_596 = select i1 %or_ln392_198, i16 %select_ln392_593, i16 %tp_V_595"   --->   Operation 8181 'select' 'tp_V_596' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8182 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_463 = mul i32 %sext_ln1317_7, i32 %sext_ln198_71"   --->   Operation 8182 'mul' 'r_V_463' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8183 [1/1] (0.00ns)   --->   "%p_Result_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_463, i32 31"   --->   Operation 8183 'bitselect' 'p_Result_1002' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8184 [1/1] (0.00ns)   --->   "%tp_V_597 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_463, i32 10, i32 25"   --->   Operation 8184 'partselect' 'tp_V_597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8185 [1/1] (0.00ns)   --->   "%p_Result_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_463, i32 25"   --->   Operation 8185 'bitselect' 'p_Result_1003' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8186 [1/1] (0.00ns)   --->   "%tmp_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_463, i32 9"   --->   Operation 8186 'bitselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8187 [1/1] (0.00ns)   --->   "%zext_ln423_199 = zext i1 %tmp_1510"   --->   Operation 8187 'zext' 'zext_ln423_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8188 [1/1] (0.85ns)   --->   "%tp_V_598 = add i16 %zext_ln423_199, i16 %tp_V_597"   --->   Operation 8188 'add' 'tp_V_598' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8189 [1/1] (0.00ns)   --->   "%p_Result_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_598, i32 15"   --->   Operation 8189 'bitselect' 'p_Result_1004' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8190 [1/1] (0.28ns)   --->   "%xor_ln942_398 = xor i1 %p_Result_1004, i1 1"   --->   Operation 8190 'xor' 'xor_ln942_398' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8191 [1/1] (0.28ns)   --->   "%carry_399 = and i1 %p_Result_1003, i1 %xor_ln942_398"   --->   Operation 8191 'and' 'carry_399' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8192 [1/1] (0.00ns)   --->   "%tmp_603 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_463, i32 27, i32 31"   --->   Operation 8192 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8193 [1/1] (0.75ns)   --->   "%Range2_all_ones_199 = icmp_eq  i5 %tmp_603, i5 31"   --->   Operation 8193 'icmp' 'Range2_all_ones_199' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8194 [1/1] (0.00ns)   --->   "%tmp_604 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_463, i32 26, i32 31"   --->   Operation 8194 'partselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8195 [1/1] (0.78ns)   --->   "%Range1_all_ones_397 = icmp_eq  i6 %tmp_604, i6 63"   --->   Operation 8195 'icmp' 'Range1_all_ones_397' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8196 [1/1] (0.78ns)   --->   "%Range1_all_zeros_199 = icmp_eq  i6 %tmp_604, i6 0"   --->   Operation 8196 'icmp' 'Range1_all_zeros_199' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8197 [1/1] (0.00ns) (grouped into LUT with out node overflow_397)   --->   "%deleted_zeros_199 = select i1 %carry_399, i1 %Range1_all_ones_397, i1 %Range1_all_zeros_199"   --->   Operation 8197 'select' 'deleted_zeros_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8198 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_199)   --->   "%tmp_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_463, i32 26"   --->   Operation 8198 'bitselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8199 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_199)   --->   "%xor_ln936_199 = xor i1 %tmp_1512, i1 1"   --->   Operation 8199 'xor' 'xor_ln936_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8200 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_199)   --->   "%and_ln936_199 = and i1 %Range2_all_ones_199, i1 %xor_ln936_199"   --->   Operation 8200 'and' 'and_ln936_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8201 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_199)   --->   "%deleted_ones_397 = select i1 %carry_399, i1 %and_ln936_199, i1 %Range1_all_ones_397"   --->   Operation 8201 'select' 'deleted_ones_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8202 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_199)   --->   "%and_ln937_199 = and i1 %carry_399, i1 %Range1_all_ones_397"   --->   Operation 8202 'and' 'and_ln937_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8203 [1/1] (0.00ns) (grouped into LUT with out node overflow_397)   --->   "%xor_ln941_596 = xor i1 %deleted_zeros_199, i1 1"   --->   Operation 8203 'xor' 'xor_ln941_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8204 [1/1] (0.00ns) (grouped into LUT with out node overflow_397)   --->   "%or_ln941_199 = or i1 %p_Result_1004, i1 %xor_ln941_596"   --->   Operation 8204 'or' 'or_ln941_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8205 [1/1] (0.00ns) (grouped into LUT with out node overflow_397)   --->   "%xor_ln941_597 = xor i1 %p_Result_1002, i1 1"   --->   Operation 8205 'xor' 'xor_ln941_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8206 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_397 = and i1 %or_ln941_199, i1 %xor_ln941_597"   --->   Operation 8206 'and' 'overflow_397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8207 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_199)   --->   "%xor_ln942_399 = xor i1 %deleted_ones_397, i1 1"   --->   Operation 8207 'xor' 'xor_ln942_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8208 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_199 = or i1 %xor_ln942_398, i1 %xor_ln942_399"   --->   Operation 8208 'or' 'or_ln942_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8209 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_199)   --->   "%xor_ln942_711 = xor i1 %and_ln937_199, i1 %or_ln942_199"   --->   Operation 8209 'xor' 'xor_ln942_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8210 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_199)   --->   "%underflow_199 = and i1 %xor_ln942_711, i1 %p_Result_1002"   --->   Operation 8210 'and' 'underflow_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8211 [1/1] (0.00ns) (grouped into LUT with out node tp_V_599)   --->   "%select_ln392_596 = select i1 %overflow_397, i16 32767, i16 32768"   --->   Operation 8211 'select' 'select_ln392_596' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8212 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_199 = or i1 %overflow_397, i1 %underflow_199"   --->   Operation 8212 'or' 'or_ln392_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8213 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_599 = select i1 %or_ln392_199, i16 %select_ln392_596, i16 %tp_V_598"   --->   Operation 8213 'select' 'tp_V_599' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8214 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_464 = mul i32 %sext_ln1317_4, i32 %sext_ln198_72"   --->   Operation 8214 'mul' 'r_V_464' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8215 [1/1] (0.00ns)   --->   "%p_Result_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_464, i32 31"   --->   Operation 8215 'bitselect' 'p_Result_1009' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8216 [1/1] (0.00ns)   --->   "%tp_V_600 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_464, i32 10, i32 25"   --->   Operation 8216 'partselect' 'tp_V_600' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8217 [1/1] (0.00ns)   --->   "%p_Result_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_464, i32 25"   --->   Operation 8217 'bitselect' 'p_Result_1010' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8218 [1/1] (0.00ns)   --->   "%tmp_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_464, i32 9"   --->   Operation 8218 'bitselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8219 [1/1] (0.00ns)   --->   "%zext_ln423_200 = zext i1 %tmp_1519"   --->   Operation 8219 'zext' 'zext_ln423_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8220 [1/1] (0.85ns)   --->   "%tp_V_601 = add i16 %zext_ln423_200, i16 %tp_V_600"   --->   Operation 8220 'add' 'tp_V_601' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8221 [1/1] (0.00ns)   --->   "%p_Result_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_601, i32 15"   --->   Operation 8221 'bitselect' 'p_Result_1011' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8222 [1/1] (0.28ns)   --->   "%xor_ln942_400 = xor i1 %p_Result_1011, i1 1"   --->   Operation 8222 'xor' 'xor_ln942_400' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8223 [1/1] (0.28ns)   --->   "%carry_401 = and i1 %p_Result_1010, i1 %xor_ln942_400"   --->   Operation 8223 'and' 'carry_401' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8224 [1/1] (0.00ns)   --->   "%tmp_605 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_464, i32 27, i32 31"   --->   Operation 8224 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8225 [1/1] (0.75ns)   --->   "%Range2_all_ones_200 = icmp_eq  i5 %tmp_605, i5 31"   --->   Operation 8225 'icmp' 'Range2_all_ones_200' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8226 [1/1] (0.00ns)   --->   "%tmp_608 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_464, i32 26, i32 31"   --->   Operation 8226 'partselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8227 [1/1] (0.78ns)   --->   "%Range1_all_ones_400 = icmp_eq  i6 %tmp_608, i6 63"   --->   Operation 8227 'icmp' 'Range1_all_ones_400' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8228 [1/1] (0.78ns)   --->   "%Range1_all_zeros_200 = icmp_eq  i6 %tmp_608, i6 0"   --->   Operation 8228 'icmp' 'Range1_all_zeros_200' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8229 [1/1] (0.00ns) (grouped into LUT with out node overflow_400)   --->   "%deleted_zeros_200 = select i1 %carry_401, i1 %Range1_all_ones_400, i1 %Range1_all_zeros_200"   --->   Operation 8229 'select' 'deleted_zeros_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8230 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_200)   --->   "%tmp_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_464, i32 26"   --->   Operation 8230 'bitselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8231 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_200)   --->   "%xor_ln936_200 = xor i1 %tmp_1521, i1 1"   --->   Operation 8231 'xor' 'xor_ln936_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8232 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_200)   --->   "%and_ln936_200 = and i1 %Range2_all_ones_200, i1 %xor_ln936_200"   --->   Operation 8232 'and' 'and_ln936_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8233 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_200)   --->   "%deleted_ones_400 = select i1 %carry_401, i1 %and_ln936_200, i1 %Range1_all_ones_400"   --->   Operation 8233 'select' 'deleted_ones_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8234 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_200)   --->   "%and_ln937_200 = and i1 %carry_401, i1 %Range1_all_ones_400"   --->   Operation 8234 'and' 'and_ln937_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8235 [1/1] (0.00ns) (grouped into LUT with out node overflow_400)   --->   "%xor_ln941_600 = xor i1 %deleted_zeros_200, i1 1"   --->   Operation 8235 'xor' 'xor_ln941_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8236 [1/1] (0.00ns) (grouped into LUT with out node overflow_400)   --->   "%or_ln941_200 = or i1 %p_Result_1011, i1 %xor_ln941_600"   --->   Operation 8236 'or' 'or_ln941_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8237 [1/1] (0.00ns) (grouped into LUT with out node overflow_400)   --->   "%xor_ln941_601 = xor i1 %p_Result_1009, i1 1"   --->   Operation 8237 'xor' 'xor_ln941_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8238 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_400 = and i1 %or_ln941_200, i1 %xor_ln941_601"   --->   Operation 8238 'and' 'overflow_400' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8239 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_200)   --->   "%xor_ln942_401 = xor i1 %deleted_ones_400, i1 1"   --->   Operation 8239 'xor' 'xor_ln942_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8240 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_200 = or i1 %xor_ln942_400, i1 %xor_ln942_401"   --->   Operation 8240 'or' 'or_ln942_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8241 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_200)   --->   "%xor_ln942_712 = xor i1 %and_ln937_200, i1 %or_ln942_200"   --->   Operation 8241 'xor' 'xor_ln942_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8242 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_200)   --->   "%underflow_200 = and i1 %xor_ln942_712, i1 %p_Result_1009"   --->   Operation 8242 'and' 'underflow_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8243 [1/1] (0.00ns) (grouped into LUT with out node tp_V_602)   --->   "%select_ln392_600 = select i1 %overflow_400, i16 32767, i16 32768"   --->   Operation 8243 'select' 'select_ln392_600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8244 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_200 = or i1 %overflow_400, i1 %underflow_200"   --->   Operation 8244 'or' 'or_ln392_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8245 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_602 = select i1 %or_ln392_200, i16 %select_ln392_600, i16 %tp_V_601"   --->   Operation 8245 'select' 'tp_V_602' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8246 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_465 = mul i32 %sext_ln1317_5, i32 %sext_ln198_73"   --->   Operation 8246 'mul' 'r_V_465' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8247 [1/1] (0.00ns)   --->   "%p_Result_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_465, i32 31"   --->   Operation 8247 'bitselect' 'p_Result_1012' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8248 [1/1] (0.00ns)   --->   "%tp_V_603 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_465, i32 10, i32 25"   --->   Operation 8248 'partselect' 'tp_V_603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8249 [1/1] (0.00ns)   --->   "%p_Result_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_465, i32 25"   --->   Operation 8249 'bitselect' 'p_Result_1013' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8250 [1/1] (0.00ns)   --->   "%tmp_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_465, i32 9"   --->   Operation 8250 'bitselect' 'tmp_1524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8251 [1/1] (0.00ns)   --->   "%zext_ln423_201 = zext i1 %tmp_1524"   --->   Operation 8251 'zext' 'zext_ln423_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8252 [1/1] (0.85ns)   --->   "%tp_V_604 = add i16 %zext_ln423_201, i16 %tp_V_603"   --->   Operation 8252 'add' 'tp_V_604' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8253 [1/1] (0.00ns)   --->   "%p_Result_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_604, i32 15"   --->   Operation 8253 'bitselect' 'p_Result_1014' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8254 [1/1] (0.28ns)   --->   "%xor_ln942_402 = xor i1 %p_Result_1014, i1 1"   --->   Operation 8254 'xor' 'xor_ln942_402' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8255 [1/1] (0.28ns)   --->   "%carry_403 = and i1 %p_Result_1013, i1 %xor_ln942_402"   --->   Operation 8255 'and' 'carry_403' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8256 [1/1] (0.00ns)   --->   "%tmp_610 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_465, i32 27, i32 31"   --->   Operation 8256 'partselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8257 [1/1] (0.75ns)   --->   "%Range2_all_ones_201 = icmp_eq  i5 %tmp_610, i5 31"   --->   Operation 8257 'icmp' 'Range2_all_ones_201' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8258 [1/1] (0.00ns)   --->   "%tmp_611 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_465, i32 26, i32 31"   --->   Operation 8258 'partselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8259 [1/1] (0.78ns)   --->   "%Range1_all_ones_401 = icmp_eq  i6 %tmp_611, i6 63"   --->   Operation 8259 'icmp' 'Range1_all_ones_401' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8260 [1/1] (0.78ns)   --->   "%Range1_all_zeros_201 = icmp_eq  i6 %tmp_611, i6 0"   --->   Operation 8260 'icmp' 'Range1_all_zeros_201' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8261 [1/1] (0.00ns) (grouped into LUT with out node overflow_401)   --->   "%deleted_zeros_201 = select i1 %carry_403, i1 %Range1_all_ones_401, i1 %Range1_all_zeros_201"   --->   Operation 8261 'select' 'deleted_zeros_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8262 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_201)   --->   "%tmp_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_465, i32 26"   --->   Operation 8262 'bitselect' 'tmp_1526' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8263 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_201)   --->   "%xor_ln936_201 = xor i1 %tmp_1526, i1 1"   --->   Operation 8263 'xor' 'xor_ln936_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8264 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_201)   --->   "%and_ln936_201 = and i1 %Range2_all_ones_201, i1 %xor_ln936_201"   --->   Operation 8264 'and' 'and_ln936_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8265 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_201)   --->   "%deleted_ones_401 = select i1 %carry_403, i1 %and_ln936_201, i1 %Range1_all_ones_401"   --->   Operation 8265 'select' 'deleted_ones_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8266 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_201)   --->   "%and_ln937_201 = and i1 %carry_403, i1 %Range1_all_ones_401"   --->   Operation 8266 'and' 'and_ln937_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8267 [1/1] (0.00ns) (grouped into LUT with out node overflow_401)   --->   "%xor_ln941_602 = xor i1 %deleted_zeros_201, i1 1"   --->   Operation 8267 'xor' 'xor_ln941_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8268 [1/1] (0.00ns) (grouped into LUT with out node overflow_401)   --->   "%or_ln941_201 = or i1 %p_Result_1014, i1 %xor_ln941_602"   --->   Operation 8268 'or' 'or_ln941_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8269 [1/1] (0.00ns) (grouped into LUT with out node overflow_401)   --->   "%xor_ln941_603 = xor i1 %p_Result_1012, i1 1"   --->   Operation 8269 'xor' 'xor_ln941_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8270 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_401 = and i1 %or_ln941_201, i1 %xor_ln941_603"   --->   Operation 8270 'and' 'overflow_401' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8271 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_201)   --->   "%xor_ln942_403 = xor i1 %deleted_ones_401, i1 1"   --->   Operation 8271 'xor' 'xor_ln942_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8272 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_201 = or i1 %xor_ln942_402, i1 %xor_ln942_403"   --->   Operation 8272 'or' 'or_ln942_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8273 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_201)   --->   "%xor_ln942_713 = xor i1 %and_ln937_201, i1 %or_ln942_201"   --->   Operation 8273 'xor' 'xor_ln942_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8274 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_201)   --->   "%underflow_201 = and i1 %xor_ln942_713, i1 %p_Result_1012"   --->   Operation 8274 'and' 'underflow_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8275 [1/1] (0.00ns) (grouped into LUT with out node tp_V_605)   --->   "%select_ln392_602 = select i1 %overflow_401, i16 32767, i16 32768"   --->   Operation 8275 'select' 'select_ln392_602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8276 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_201 = or i1 %overflow_401, i1 %underflow_201"   --->   Operation 8276 'or' 'or_ln392_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8277 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_605 = select i1 %or_ln392_201, i16 %select_ln392_602, i16 %tp_V_604"   --->   Operation 8277 'select' 'tp_V_605' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8278 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_466 = mul i32 %sext_ln1317_6, i32 %sext_ln198_74"   --->   Operation 8278 'mul' 'r_V_466' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8279 [1/1] (0.00ns)   --->   "%p_Result_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_466, i32 31"   --->   Operation 8279 'bitselect' 'p_Result_1017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8280 [1/1] (0.00ns)   --->   "%tp_V_606 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_466, i32 10, i32 25"   --->   Operation 8280 'partselect' 'tp_V_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8281 [1/1] (0.00ns)   --->   "%p_Result_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_466, i32 25"   --->   Operation 8281 'bitselect' 'p_Result_1018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8282 [1/1] (0.00ns)   --->   "%tmp_1531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_466, i32 9"   --->   Operation 8282 'bitselect' 'tmp_1531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8283 [1/1] (0.00ns)   --->   "%zext_ln423_202 = zext i1 %tmp_1531"   --->   Operation 8283 'zext' 'zext_ln423_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8284 [1/1] (0.85ns)   --->   "%tp_V_607 = add i16 %zext_ln423_202, i16 %tp_V_606"   --->   Operation 8284 'add' 'tp_V_607' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8285 [1/1] (0.00ns)   --->   "%p_Result_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_607, i32 15"   --->   Operation 8285 'bitselect' 'p_Result_1019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8286 [1/1] (0.28ns)   --->   "%xor_ln942_404 = xor i1 %p_Result_1019, i1 1"   --->   Operation 8286 'xor' 'xor_ln942_404' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8287 [1/1] (0.28ns)   --->   "%carry_405 = and i1 %p_Result_1018, i1 %xor_ln942_404"   --->   Operation 8287 'and' 'carry_405' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8288 [1/1] (0.00ns)   --->   "%tmp_612 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_466, i32 27, i32 31"   --->   Operation 8288 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8289 [1/1] (0.75ns)   --->   "%Range2_all_ones_202 = icmp_eq  i5 %tmp_612, i5 31"   --->   Operation 8289 'icmp' 'Range2_all_ones_202' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8290 [1/1] (0.00ns)   --->   "%tmp_613 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_466, i32 26, i32 31"   --->   Operation 8290 'partselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8291 [1/1] (0.78ns)   --->   "%Range1_all_ones_403 = icmp_eq  i6 %tmp_613, i6 63"   --->   Operation 8291 'icmp' 'Range1_all_ones_403' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8292 [1/1] (0.78ns)   --->   "%Range1_all_zeros_202 = icmp_eq  i6 %tmp_613, i6 0"   --->   Operation 8292 'icmp' 'Range1_all_zeros_202' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8293 [1/1] (0.00ns) (grouped into LUT with out node overflow_403)   --->   "%deleted_zeros_202 = select i1 %carry_405, i1 %Range1_all_ones_403, i1 %Range1_all_zeros_202"   --->   Operation 8293 'select' 'deleted_zeros_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8294 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_202)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_466, i32 26"   --->   Operation 8294 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8295 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_202)   --->   "%xor_ln936_202 = xor i1 %tmp_1533, i1 1"   --->   Operation 8295 'xor' 'xor_ln936_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8296 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_202)   --->   "%and_ln936_202 = and i1 %Range2_all_ones_202, i1 %xor_ln936_202"   --->   Operation 8296 'and' 'and_ln936_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8297 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_202)   --->   "%deleted_ones_403 = select i1 %carry_405, i1 %and_ln936_202, i1 %Range1_all_ones_403"   --->   Operation 8297 'select' 'deleted_ones_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8298 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_202)   --->   "%and_ln937_202 = and i1 %carry_405, i1 %Range1_all_ones_403"   --->   Operation 8298 'and' 'and_ln937_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8299 [1/1] (0.00ns) (grouped into LUT with out node overflow_403)   --->   "%xor_ln941_605 = xor i1 %deleted_zeros_202, i1 1"   --->   Operation 8299 'xor' 'xor_ln941_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8300 [1/1] (0.00ns) (grouped into LUT with out node overflow_403)   --->   "%or_ln941_202 = or i1 %p_Result_1019, i1 %xor_ln941_605"   --->   Operation 8300 'or' 'or_ln941_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8301 [1/1] (0.00ns) (grouped into LUT with out node overflow_403)   --->   "%xor_ln941_606 = xor i1 %p_Result_1017, i1 1"   --->   Operation 8301 'xor' 'xor_ln941_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8302 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_403 = and i1 %or_ln941_202, i1 %xor_ln941_606"   --->   Operation 8302 'and' 'overflow_403' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8303 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_202)   --->   "%xor_ln942_405 = xor i1 %deleted_ones_403, i1 1"   --->   Operation 8303 'xor' 'xor_ln942_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8304 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_202 = or i1 %xor_ln942_404, i1 %xor_ln942_405"   --->   Operation 8304 'or' 'or_ln942_202' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8305 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_202)   --->   "%xor_ln942_714 = xor i1 %and_ln937_202, i1 %or_ln942_202"   --->   Operation 8305 'xor' 'xor_ln942_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8306 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_202)   --->   "%underflow_202 = and i1 %xor_ln942_714, i1 %p_Result_1017"   --->   Operation 8306 'and' 'underflow_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8307 [1/1] (0.00ns) (grouped into LUT with out node tp_V_608)   --->   "%select_ln392_605 = select i1 %overflow_403, i16 32767, i16 32768"   --->   Operation 8307 'select' 'select_ln392_605' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8308 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_202 = or i1 %overflow_403, i1 %underflow_202"   --->   Operation 8308 'or' 'or_ln392_202' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8309 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_608 = select i1 %or_ln392_202, i16 %select_ln392_605, i16 %tp_V_607"   --->   Operation 8309 'select' 'tp_V_608' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8310 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_467 = mul i32 %sext_ln1317_7, i32 %sext_ln198_75"   --->   Operation 8310 'mul' 'r_V_467' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8311 [1/1] (0.00ns)   --->   "%p_Result_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_467, i32 31"   --->   Operation 8311 'bitselect' 'p_Result_1022' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8312 [1/1] (0.00ns)   --->   "%tp_V_609 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_467, i32 10, i32 25"   --->   Operation 8312 'partselect' 'tp_V_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8313 [1/1] (0.00ns)   --->   "%p_Result_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_467, i32 25"   --->   Operation 8313 'bitselect' 'p_Result_1023' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8314 [1/1] (0.00ns)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_467, i32 9"   --->   Operation 8314 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8315 [1/1] (0.00ns)   --->   "%zext_ln423_203 = zext i1 %tmp_1538"   --->   Operation 8315 'zext' 'zext_ln423_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8316 [1/1] (0.85ns)   --->   "%tp_V_610 = add i16 %zext_ln423_203, i16 %tp_V_609"   --->   Operation 8316 'add' 'tp_V_610' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8317 [1/1] (0.00ns)   --->   "%p_Result_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_610, i32 15"   --->   Operation 8317 'bitselect' 'p_Result_1024' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8318 [1/1] (0.28ns)   --->   "%xor_ln942_406 = xor i1 %p_Result_1024, i1 1"   --->   Operation 8318 'xor' 'xor_ln942_406' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8319 [1/1] (0.28ns)   --->   "%carry_407 = and i1 %p_Result_1023, i1 %xor_ln942_406"   --->   Operation 8319 'and' 'carry_407' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8320 [1/1] (0.00ns)   --->   "%tmp_614 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_467, i32 27, i32 31"   --->   Operation 8320 'partselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8321 [1/1] (0.75ns)   --->   "%Range2_all_ones_203 = icmp_eq  i5 %tmp_614, i5 31"   --->   Operation 8321 'icmp' 'Range2_all_ones_203' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8322 [1/1] (0.00ns)   --->   "%tmp_616 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_467, i32 26, i32 31"   --->   Operation 8322 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8323 [1/1] (0.78ns)   --->   "%Range1_all_ones_405 = icmp_eq  i6 %tmp_616, i6 63"   --->   Operation 8323 'icmp' 'Range1_all_ones_405' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8324 [1/1] (0.78ns)   --->   "%Range1_all_zeros_203 = icmp_eq  i6 %tmp_616, i6 0"   --->   Operation 8324 'icmp' 'Range1_all_zeros_203' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8325 [1/1] (0.00ns) (grouped into LUT with out node overflow_405)   --->   "%deleted_zeros_203 = select i1 %carry_407, i1 %Range1_all_ones_405, i1 %Range1_all_zeros_203"   --->   Operation 8325 'select' 'deleted_zeros_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8326 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_203)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_467, i32 26"   --->   Operation 8326 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8327 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_203)   --->   "%xor_ln936_203 = xor i1 %tmp_1540, i1 1"   --->   Operation 8327 'xor' 'xor_ln936_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_203)   --->   "%and_ln936_203 = and i1 %Range2_all_ones_203, i1 %xor_ln936_203"   --->   Operation 8328 'and' 'and_ln936_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8329 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_203)   --->   "%deleted_ones_405 = select i1 %carry_407, i1 %and_ln936_203, i1 %Range1_all_ones_405"   --->   Operation 8329 'select' 'deleted_ones_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8330 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_203)   --->   "%and_ln937_203 = and i1 %carry_407, i1 %Range1_all_ones_405"   --->   Operation 8330 'and' 'and_ln937_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8331 [1/1] (0.00ns) (grouped into LUT with out node overflow_405)   --->   "%xor_ln941_608 = xor i1 %deleted_zeros_203, i1 1"   --->   Operation 8331 'xor' 'xor_ln941_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8332 [1/1] (0.00ns) (grouped into LUT with out node overflow_405)   --->   "%or_ln941_203 = or i1 %p_Result_1024, i1 %xor_ln941_608"   --->   Operation 8332 'or' 'or_ln941_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8333 [1/1] (0.00ns) (grouped into LUT with out node overflow_405)   --->   "%xor_ln941_609 = xor i1 %p_Result_1022, i1 1"   --->   Operation 8333 'xor' 'xor_ln941_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8334 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_405 = and i1 %or_ln941_203, i1 %xor_ln941_609"   --->   Operation 8334 'and' 'overflow_405' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8335 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_203)   --->   "%xor_ln942_407 = xor i1 %deleted_ones_405, i1 1"   --->   Operation 8335 'xor' 'xor_ln942_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8336 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_203 = or i1 %xor_ln942_406, i1 %xor_ln942_407"   --->   Operation 8336 'or' 'or_ln942_203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8337 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_203)   --->   "%xor_ln942_715 = xor i1 %and_ln937_203, i1 %or_ln942_203"   --->   Operation 8337 'xor' 'xor_ln942_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8338 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_203)   --->   "%underflow_203 = and i1 %xor_ln942_715, i1 %p_Result_1022"   --->   Operation 8338 'and' 'underflow_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8339 [1/1] (0.00ns) (grouped into LUT with out node tp_V_611)   --->   "%select_ln392_608 = select i1 %overflow_405, i16 32767, i16 32768"   --->   Operation 8339 'select' 'select_ln392_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8340 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_203 = or i1 %overflow_405, i1 %underflow_203"   --->   Operation 8340 'or' 'or_ln392_203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8341 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_611 = select i1 %or_ln392_203, i16 %select_ln392_608, i16 %tp_V_610"   --->   Operation 8341 'select' 'tp_V_611' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8342 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_468 = mul i32 %sext_ln1317_4, i32 %sext_ln198_76"   --->   Operation 8342 'mul' 'r_V_468' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8343 [1/1] (0.00ns)   --->   "%p_Result_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_468, i32 31"   --->   Operation 8343 'bitselect' 'p_Result_1029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8344 [1/1] (0.00ns)   --->   "%tp_V_612 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_468, i32 10, i32 25"   --->   Operation 8344 'partselect' 'tp_V_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8345 [1/1] (0.00ns)   --->   "%p_Result_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_468, i32 25"   --->   Operation 8345 'bitselect' 'p_Result_1030' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8346 [1/1] (0.00ns)   --->   "%tmp_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_468, i32 9"   --->   Operation 8346 'bitselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8347 [1/1] (0.00ns)   --->   "%zext_ln423_204 = zext i1 %tmp_1547"   --->   Operation 8347 'zext' 'zext_ln423_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8348 [1/1] (0.85ns)   --->   "%tp_V_613 = add i16 %zext_ln423_204, i16 %tp_V_612"   --->   Operation 8348 'add' 'tp_V_613' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8349 [1/1] (0.00ns)   --->   "%p_Result_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_613, i32 15"   --->   Operation 8349 'bitselect' 'p_Result_1031' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8350 [1/1] (0.28ns)   --->   "%xor_ln942_408 = xor i1 %p_Result_1031, i1 1"   --->   Operation 8350 'xor' 'xor_ln942_408' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8351 [1/1] (0.28ns)   --->   "%carry_409 = and i1 %p_Result_1030, i1 %xor_ln942_408"   --->   Operation 8351 'and' 'carry_409' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8352 [1/1] (0.00ns)   --->   "%tmp_618 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_468, i32 27, i32 31"   --->   Operation 8352 'partselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8353 [1/1] (0.75ns)   --->   "%Range2_all_ones_204 = icmp_eq  i5 %tmp_618, i5 31"   --->   Operation 8353 'icmp' 'Range2_all_ones_204' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8354 [1/1] (0.00ns)   --->   "%tmp_620 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_468, i32 26, i32 31"   --->   Operation 8354 'partselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8355 [1/1] (0.78ns)   --->   "%Range1_all_ones_408 = icmp_eq  i6 %tmp_620, i6 63"   --->   Operation 8355 'icmp' 'Range1_all_ones_408' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8356 [1/1] (0.78ns)   --->   "%Range1_all_zeros_204 = icmp_eq  i6 %tmp_620, i6 0"   --->   Operation 8356 'icmp' 'Range1_all_zeros_204' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8357 [1/1] (0.00ns) (grouped into LUT with out node overflow_408)   --->   "%deleted_zeros_204 = select i1 %carry_409, i1 %Range1_all_ones_408, i1 %Range1_all_zeros_204"   --->   Operation 8357 'select' 'deleted_zeros_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8358 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_204)   --->   "%tmp_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_468, i32 26"   --->   Operation 8358 'bitselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8359 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_204)   --->   "%xor_ln936_204 = xor i1 %tmp_1549, i1 1"   --->   Operation 8359 'xor' 'xor_ln936_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8360 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_204)   --->   "%and_ln936_204 = and i1 %Range2_all_ones_204, i1 %xor_ln936_204"   --->   Operation 8360 'and' 'and_ln936_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8361 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_204)   --->   "%deleted_ones_408 = select i1 %carry_409, i1 %and_ln936_204, i1 %Range1_all_ones_408"   --->   Operation 8361 'select' 'deleted_ones_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8362 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_204)   --->   "%and_ln937_204 = and i1 %carry_409, i1 %Range1_all_ones_408"   --->   Operation 8362 'and' 'and_ln937_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8363 [1/1] (0.00ns) (grouped into LUT with out node overflow_408)   --->   "%xor_ln941_612 = xor i1 %deleted_zeros_204, i1 1"   --->   Operation 8363 'xor' 'xor_ln941_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8364 [1/1] (0.00ns) (grouped into LUT with out node overflow_408)   --->   "%or_ln941_204 = or i1 %p_Result_1031, i1 %xor_ln941_612"   --->   Operation 8364 'or' 'or_ln941_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8365 [1/1] (0.00ns) (grouped into LUT with out node overflow_408)   --->   "%xor_ln941_613 = xor i1 %p_Result_1029, i1 1"   --->   Operation 8365 'xor' 'xor_ln941_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8366 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_408 = and i1 %or_ln941_204, i1 %xor_ln941_613"   --->   Operation 8366 'and' 'overflow_408' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8367 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_204)   --->   "%xor_ln942_409 = xor i1 %deleted_ones_408, i1 1"   --->   Operation 8367 'xor' 'xor_ln942_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8368 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_204 = or i1 %xor_ln942_408, i1 %xor_ln942_409"   --->   Operation 8368 'or' 'or_ln942_204' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8369 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_204)   --->   "%xor_ln942_716 = xor i1 %and_ln937_204, i1 %or_ln942_204"   --->   Operation 8369 'xor' 'xor_ln942_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8370 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_204)   --->   "%underflow_204 = and i1 %xor_ln942_716, i1 %p_Result_1029"   --->   Operation 8370 'and' 'underflow_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8371 [1/1] (0.00ns) (grouped into LUT with out node tp_V_614)   --->   "%select_ln392_612 = select i1 %overflow_408, i16 32767, i16 32768"   --->   Operation 8371 'select' 'select_ln392_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8372 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_204 = or i1 %overflow_408, i1 %underflow_204"   --->   Operation 8372 'or' 'or_ln392_204' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8373 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_614 = select i1 %or_ln392_204, i16 %select_ln392_612, i16 %tp_V_613"   --->   Operation 8373 'select' 'tp_V_614' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8374 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_469 = mul i32 %sext_ln1317_5, i32 %sext_ln198_77"   --->   Operation 8374 'mul' 'r_V_469' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8375 [1/1] (0.00ns)   --->   "%p_Result_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_469, i32 31"   --->   Operation 8375 'bitselect' 'p_Result_1032' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8376 [1/1] (0.00ns)   --->   "%tp_V_615 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_469, i32 10, i32 25"   --->   Operation 8376 'partselect' 'tp_V_615' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8377 [1/1] (0.00ns)   --->   "%p_Result_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_469, i32 25"   --->   Operation 8377 'bitselect' 'p_Result_1033' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8378 [1/1] (0.00ns)   --->   "%tmp_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_469, i32 9"   --->   Operation 8378 'bitselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8379 [1/1] (0.00ns)   --->   "%zext_ln423_205 = zext i1 %tmp_1552"   --->   Operation 8379 'zext' 'zext_ln423_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8380 [1/1] (0.85ns)   --->   "%tp_V_616 = add i16 %zext_ln423_205, i16 %tp_V_615"   --->   Operation 8380 'add' 'tp_V_616' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8381 [1/1] (0.00ns)   --->   "%p_Result_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_616, i32 15"   --->   Operation 8381 'bitselect' 'p_Result_1034' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8382 [1/1] (0.28ns)   --->   "%xor_ln942_410 = xor i1 %p_Result_1034, i1 1"   --->   Operation 8382 'xor' 'xor_ln942_410' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8383 [1/1] (0.28ns)   --->   "%carry_411 = and i1 %p_Result_1033, i1 %xor_ln942_410"   --->   Operation 8383 'and' 'carry_411' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8384 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_469, i32 27, i32 31"   --->   Operation 8384 'partselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8385 [1/1] (0.75ns)   --->   "%Range2_all_ones_205 = icmp_eq  i5 %tmp_621, i5 31"   --->   Operation 8385 'icmp' 'Range2_all_ones_205' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8386 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_469, i32 26, i32 31"   --->   Operation 8386 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8387 [1/1] (0.78ns)   --->   "%Range1_all_ones_409 = icmp_eq  i6 %tmp_623, i6 63"   --->   Operation 8387 'icmp' 'Range1_all_ones_409' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8388 [1/1] (0.78ns)   --->   "%Range1_all_zeros_205 = icmp_eq  i6 %tmp_623, i6 0"   --->   Operation 8388 'icmp' 'Range1_all_zeros_205' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8389 [1/1] (0.00ns) (grouped into LUT with out node overflow_409)   --->   "%deleted_zeros_205 = select i1 %carry_411, i1 %Range1_all_ones_409, i1 %Range1_all_zeros_205"   --->   Operation 8389 'select' 'deleted_zeros_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8390 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_205)   --->   "%tmp_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_469, i32 26"   --->   Operation 8390 'bitselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8391 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_205)   --->   "%xor_ln936_205 = xor i1 %tmp_1554, i1 1"   --->   Operation 8391 'xor' 'xor_ln936_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8392 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_205)   --->   "%and_ln936_205 = and i1 %Range2_all_ones_205, i1 %xor_ln936_205"   --->   Operation 8392 'and' 'and_ln936_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8393 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_205)   --->   "%deleted_ones_409 = select i1 %carry_411, i1 %and_ln936_205, i1 %Range1_all_ones_409"   --->   Operation 8393 'select' 'deleted_ones_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8394 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_205)   --->   "%and_ln937_205 = and i1 %carry_411, i1 %Range1_all_ones_409"   --->   Operation 8394 'and' 'and_ln937_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8395 [1/1] (0.00ns) (grouped into LUT with out node overflow_409)   --->   "%xor_ln941_614 = xor i1 %deleted_zeros_205, i1 1"   --->   Operation 8395 'xor' 'xor_ln941_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8396 [1/1] (0.00ns) (grouped into LUT with out node overflow_409)   --->   "%or_ln941_205 = or i1 %p_Result_1034, i1 %xor_ln941_614"   --->   Operation 8396 'or' 'or_ln941_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8397 [1/1] (0.00ns) (grouped into LUT with out node overflow_409)   --->   "%xor_ln941_615 = xor i1 %p_Result_1032, i1 1"   --->   Operation 8397 'xor' 'xor_ln941_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8398 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_409 = and i1 %or_ln941_205, i1 %xor_ln941_615"   --->   Operation 8398 'and' 'overflow_409' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8399 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_205)   --->   "%xor_ln942_411 = xor i1 %deleted_ones_409, i1 1"   --->   Operation 8399 'xor' 'xor_ln942_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8400 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_205 = or i1 %xor_ln942_410, i1 %xor_ln942_411"   --->   Operation 8400 'or' 'or_ln942_205' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8401 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_205)   --->   "%xor_ln942_717 = xor i1 %and_ln937_205, i1 %or_ln942_205"   --->   Operation 8401 'xor' 'xor_ln942_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8402 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_205)   --->   "%underflow_205 = and i1 %xor_ln942_717, i1 %p_Result_1032"   --->   Operation 8402 'and' 'underflow_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8403 [1/1] (0.00ns) (grouped into LUT with out node tp_V_617)   --->   "%select_ln392_614 = select i1 %overflow_409, i16 32767, i16 32768"   --->   Operation 8403 'select' 'select_ln392_614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8404 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_205 = or i1 %overflow_409, i1 %underflow_205"   --->   Operation 8404 'or' 'or_ln392_205' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8405 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_617 = select i1 %or_ln392_205, i16 %select_ln392_614, i16 %tp_V_616"   --->   Operation 8405 'select' 'tp_V_617' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8406 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_470 = mul i32 %sext_ln1317_6, i32 %sext_ln198_78"   --->   Operation 8406 'mul' 'r_V_470' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8407 [1/1] (0.00ns)   --->   "%p_Result_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_470, i32 31"   --->   Operation 8407 'bitselect' 'p_Result_1037' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8408 [1/1] (0.00ns)   --->   "%tp_V_618 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_470, i32 10, i32 25"   --->   Operation 8408 'partselect' 'tp_V_618' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8409 [1/1] (0.00ns)   --->   "%p_Result_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_470, i32 25"   --->   Operation 8409 'bitselect' 'p_Result_1038' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8410 [1/1] (0.00ns)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_470, i32 9"   --->   Operation 8410 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8411 [1/1] (0.00ns)   --->   "%zext_ln423_206 = zext i1 %tmp_1559"   --->   Operation 8411 'zext' 'zext_ln423_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8412 [1/1] (0.85ns)   --->   "%tp_V_619 = add i16 %zext_ln423_206, i16 %tp_V_618"   --->   Operation 8412 'add' 'tp_V_619' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8413 [1/1] (0.00ns)   --->   "%p_Result_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_619, i32 15"   --->   Operation 8413 'bitselect' 'p_Result_1039' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8414 [1/1] (0.28ns)   --->   "%xor_ln942_412 = xor i1 %p_Result_1039, i1 1"   --->   Operation 8414 'xor' 'xor_ln942_412' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8415 [1/1] (0.28ns)   --->   "%carry_413 = and i1 %p_Result_1038, i1 %xor_ln942_412"   --->   Operation 8415 'and' 'carry_413' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8416 [1/1] (0.00ns)   --->   "%tmp_626 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_470, i32 27, i32 31"   --->   Operation 8416 'partselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8417 [1/1] (0.75ns)   --->   "%Range2_all_ones_206 = icmp_eq  i5 %tmp_626, i5 31"   --->   Operation 8417 'icmp' 'Range2_all_ones_206' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8418 [1/1] (0.00ns)   --->   "%tmp_627 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_470, i32 26, i32 31"   --->   Operation 8418 'partselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8419 [1/1] (0.78ns)   --->   "%Range1_all_ones_411 = icmp_eq  i6 %tmp_627, i6 63"   --->   Operation 8419 'icmp' 'Range1_all_ones_411' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8420 [1/1] (0.78ns)   --->   "%Range1_all_zeros_206 = icmp_eq  i6 %tmp_627, i6 0"   --->   Operation 8420 'icmp' 'Range1_all_zeros_206' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8421 [1/1] (0.00ns) (grouped into LUT with out node overflow_411)   --->   "%deleted_zeros_206 = select i1 %carry_413, i1 %Range1_all_ones_411, i1 %Range1_all_zeros_206"   --->   Operation 8421 'select' 'deleted_zeros_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8422 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_206)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_470, i32 26"   --->   Operation 8422 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8423 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_206)   --->   "%xor_ln936_206 = xor i1 %tmp_1561, i1 1"   --->   Operation 8423 'xor' 'xor_ln936_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8424 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_206)   --->   "%and_ln936_206 = and i1 %Range2_all_ones_206, i1 %xor_ln936_206"   --->   Operation 8424 'and' 'and_ln936_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8425 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_206)   --->   "%deleted_ones_411 = select i1 %carry_413, i1 %and_ln936_206, i1 %Range1_all_ones_411"   --->   Operation 8425 'select' 'deleted_ones_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8426 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_206)   --->   "%and_ln937_206 = and i1 %carry_413, i1 %Range1_all_ones_411"   --->   Operation 8426 'and' 'and_ln937_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8427 [1/1] (0.00ns) (grouped into LUT with out node overflow_411)   --->   "%xor_ln941_617 = xor i1 %deleted_zeros_206, i1 1"   --->   Operation 8427 'xor' 'xor_ln941_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8428 [1/1] (0.00ns) (grouped into LUT with out node overflow_411)   --->   "%or_ln941_206 = or i1 %p_Result_1039, i1 %xor_ln941_617"   --->   Operation 8428 'or' 'or_ln941_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8429 [1/1] (0.00ns) (grouped into LUT with out node overflow_411)   --->   "%xor_ln941_618 = xor i1 %p_Result_1037, i1 1"   --->   Operation 8429 'xor' 'xor_ln941_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8430 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_411 = and i1 %or_ln941_206, i1 %xor_ln941_618"   --->   Operation 8430 'and' 'overflow_411' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8431 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_206)   --->   "%xor_ln942_413 = xor i1 %deleted_ones_411, i1 1"   --->   Operation 8431 'xor' 'xor_ln942_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8432 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_206 = or i1 %xor_ln942_412, i1 %xor_ln942_413"   --->   Operation 8432 'or' 'or_ln942_206' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8433 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_206)   --->   "%xor_ln942_718 = xor i1 %and_ln937_206, i1 %or_ln942_206"   --->   Operation 8433 'xor' 'xor_ln942_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8434 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_206)   --->   "%underflow_206 = and i1 %xor_ln942_718, i1 %p_Result_1037"   --->   Operation 8434 'and' 'underflow_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8435 [1/1] (0.00ns) (grouped into LUT with out node tp_V_620)   --->   "%select_ln392_617 = select i1 %overflow_411, i16 32767, i16 32768"   --->   Operation 8435 'select' 'select_ln392_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8436 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_206 = or i1 %overflow_411, i1 %underflow_206"   --->   Operation 8436 'or' 'or_ln392_206' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8437 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_620 = select i1 %or_ln392_206, i16 %select_ln392_617, i16 %tp_V_619"   --->   Operation 8437 'select' 'tp_V_620' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8438 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_471 = mul i32 %sext_ln1317_7, i32 %sext_ln198_79"   --->   Operation 8438 'mul' 'r_V_471' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8439 [1/1] (0.00ns)   --->   "%p_Result_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_471, i32 31"   --->   Operation 8439 'bitselect' 'p_Result_1042' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8440 [1/1] (0.00ns)   --->   "%tp_V_621 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_471, i32 10, i32 25"   --->   Operation 8440 'partselect' 'tp_V_621' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8441 [1/1] (0.00ns)   --->   "%p_Result_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_471, i32 25"   --->   Operation 8441 'bitselect' 'p_Result_1043' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8442 [1/1] (0.00ns)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_471, i32 9"   --->   Operation 8442 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8443 [1/1] (0.00ns)   --->   "%zext_ln423_207 = zext i1 %tmp_1566"   --->   Operation 8443 'zext' 'zext_ln423_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8444 [1/1] (0.85ns)   --->   "%tp_V_622 = add i16 %zext_ln423_207, i16 %tp_V_621"   --->   Operation 8444 'add' 'tp_V_622' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8445 [1/1] (0.00ns)   --->   "%p_Result_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_622, i32 15"   --->   Operation 8445 'bitselect' 'p_Result_1044' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8446 [1/1] (0.28ns)   --->   "%xor_ln942_414 = xor i1 %p_Result_1044, i1 1"   --->   Operation 8446 'xor' 'xor_ln942_414' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8447 [1/1] (0.28ns)   --->   "%carry_415 = and i1 %p_Result_1043, i1 %xor_ln942_414"   --->   Operation 8447 'and' 'carry_415' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8448 [1/1] (0.00ns)   --->   "%tmp_628 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_471, i32 27, i32 31"   --->   Operation 8448 'partselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8449 [1/1] (0.75ns)   --->   "%Range2_all_ones_207 = icmp_eq  i5 %tmp_628, i5 31"   --->   Operation 8449 'icmp' 'Range2_all_ones_207' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8450 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_471, i32 26, i32 31"   --->   Operation 8450 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8451 [1/1] (0.78ns)   --->   "%Range1_all_ones_413 = icmp_eq  i6 %tmp_629, i6 63"   --->   Operation 8451 'icmp' 'Range1_all_ones_413' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8452 [1/1] (0.78ns)   --->   "%Range1_all_zeros_207 = icmp_eq  i6 %tmp_629, i6 0"   --->   Operation 8452 'icmp' 'Range1_all_zeros_207' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8453 [1/1] (0.00ns) (grouped into LUT with out node overflow_413)   --->   "%deleted_zeros_207 = select i1 %carry_415, i1 %Range1_all_ones_413, i1 %Range1_all_zeros_207"   --->   Operation 8453 'select' 'deleted_zeros_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8454 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_207)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_471, i32 26"   --->   Operation 8454 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8455 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_207)   --->   "%xor_ln936_207 = xor i1 %tmp_1568, i1 1"   --->   Operation 8455 'xor' 'xor_ln936_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8456 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_207)   --->   "%and_ln936_207 = and i1 %Range2_all_ones_207, i1 %xor_ln936_207"   --->   Operation 8456 'and' 'and_ln936_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8457 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_207)   --->   "%deleted_ones_413 = select i1 %carry_415, i1 %and_ln936_207, i1 %Range1_all_ones_413"   --->   Operation 8457 'select' 'deleted_ones_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8458 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_207)   --->   "%and_ln937_207 = and i1 %carry_415, i1 %Range1_all_ones_413"   --->   Operation 8458 'and' 'and_ln937_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8459 [1/1] (0.00ns) (grouped into LUT with out node overflow_413)   --->   "%xor_ln941_620 = xor i1 %deleted_zeros_207, i1 1"   --->   Operation 8459 'xor' 'xor_ln941_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8460 [1/1] (0.00ns) (grouped into LUT with out node overflow_413)   --->   "%or_ln941_207 = or i1 %p_Result_1044, i1 %xor_ln941_620"   --->   Operation 8460 'or' 'or_ln941_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8461 [1/1] (0.00ns) (grouped into LUT with out node overflow_413)   --->   "%xor_ln941_621 = xor i1 %p_Result_1042, i1 1"   --->   Operation 8461 'xor' 'xor_ln941_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8462 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_413 = and i1 %or_ln941_207, i1 %xor_ln941_621"   --->   Operation 8462 'and' 'overflow_413' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8463 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_207)   --->   "%xor_ln942_415 = xor i1 %deleted_ones_413, i1 1"   --->   Operation 8463 'xor' 'xor_ln942_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8464 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_207 = or i1 %xor_ln942_414, i1 %xor_ln942_415"   --->   Operation 8464 'or' 'or_ln942_207' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8465 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_207)   --->   "%xor_ln942_719 = xor i1 %and_ln937_207, i1 %or_ln942_207"   --->   Operation 8465 'xor' 'xor_ln942_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8466 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_207)   --->   "%underflow_207 = and i1 %xor_ln942_719, i1 %p_Result_1042"   --->   Operation 8466 'and' 'underflow_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8467 [1/1] (0.00ns) (grouped into LUT with out node tp_V_623)   --->   "%select_ln392_620 = select i1 %overflow_413, i16 32767, i16 32768"   --->   Operation 8467 'select' 'select_ln392_620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8468 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_207 = or i1 %overflow_413, i1 %underflow_207"   --->   Operation 8468 'or' 'or_ln392_207' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8469 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_623 = select i1 %or_ln392_207, i16 %select_ln392_620, i16 %tp_V_622"   --->   Operation 8469 'select' 'tp_V_623' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8470 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_472 = mul i32 %sext_ln1317_4, i32 %sext_ln198_80"   --->   Operation 8470 'mul' 'r_V_472' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8471 [1/1] (0.00ns)   --->   "%p_Result_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_472, i32 31"   --->   Operation 8471 'bitselect' 'p_Result_1049' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8472 [1/1] (0.00ns)   --->   "%tp_V_624 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_472, i32 10, i32 25"   --->   Operation 8472 'partselect' 'tp_V_624' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8473 [1/1] (0.00ns)   --->   "%p_Result_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_472, i32 25"   --->   Operation 8473 'bitselect' 'p_Result_1050' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8474 [1/1] (0.00ns)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_472, i32 9"   --->   Operation 8474 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8475 [1/1] (0.00ns)   --->   "%zext_ln423_208 = zext i1 %tmp_1575"   --->   Operation 8475 'zext' 'zext_ln423_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8476 [1/1] (0.85ns)   --->   "%tp_V_625 = add i16 %zext_ln423_208, i16 %tp_V_624"   --->   Operation 8476 'add' 'tp_V_625' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8477 [1/1] (0.00ns)   --->   "%p_Result_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_625, i32 15"   --->   Operation 8477 'bitselect' 'p_Result_1051' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8478 [1/1] (0.28ns)   --->   "%xor_ln942_416 = xor i1 %p_Result_1051, i1 1"   --->   Operation 8478 'xor' 'xor_ln942_416' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8479 [1/1] (0.28ns)   --->   "%carry_417 = and i1 %p_Result_1050, i1 %xor_ln942_416"   --->   Operation 8479 'and' 'carry_417' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8480 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_472, i32 27, i32 31"   --->   Operation 8480 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8481 [1/1] (0.75ns)   --->   "%Range2_all_ones_208 = icmp_eq  i5 %tmp_631, i5 31"   --->   Operation 8481 'icmp' 'Range2_all_ones_208' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8482 [1/1] (0.00ns)   --->   "%tmp_634 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_472, i32 26, i32 31"   --->   Operation 8482 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8483 [1/1] (0.78ns)   --->   "%Range1_all_ones_416 = icmp_eq  i6 %tmp_634, i6 63"   --->   Operation 8483 'icmp' 'Range1_all_ones_416' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8484 [1/1] (0.78ns)   --->   "%Range1_all_zeros_208 = icmp_eq  i6 %tmp_634, i6 0"   --->   Operation 8484 'icmp' 'Range1_all_zeros_208' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8485 [1/1] (0.00ns) (grouped into LUT with out node overflow_416)   --->   "%deleted_zeros_208 = select i1 %carry_417, i1 %Range1_all_ones_416, i1 %Range1_all_zeros_208"   --->   Operation 8485 'select' 'deleted_zeros_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8486 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_208)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_472, i32 26"   --->   Operation 8486 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8487 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_208)   --->   "%xor_ln936_208 = xor i1 %tmp_1577, i1 1"   --->   Operation 8487 'xor' 'xor_ln936_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8488 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_208)   --->   "%and_ln936_208 = and i1 %Range2_all_ones_208, i1 %xor_ln936_208"   --->   Operation 8488 'and' 'and_ln936_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8489 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_208)   --->   "%deleted_ones_416 = select i1 %carry_417, i1 %and_ln936_208, i1 %Range1_all_ones_416"   --->   Operation 8489 'select' 'deleted_ones_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8490 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_208)   --->   "%and_ln937_208 = and i1 %carry_417, i1 %Range1_all_ones_416"   --->   Operation 8490 'and' 'and_ln937_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8491 [1/1] (0.00ns) (grouped into LUT with out node overflow_416)   --->   "%xor_ln941_624 = xor i1 %deleted_zeros_208, i1 1"   --->   Operation 8491 'xor' 'xor_ln941_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8492 [1/1] (0.00ns) (grouped into LUT with out node overflow_416)   --->   "%or_ln941_208 = or i1 %p_Result_1051, i1 %xor_ln941_624"   --->   Operation 8492 'or' 'or_ln941_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8493 [1/1] (0.00ns) (grouped into LUT with out node overflow_416)   --->   "%xor_ln941_625 = xor i1 %p_Result_1049, i1 1"   --->   Operation 8493 'xor' 'xor_ln941_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8494 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_416 = and i1 %or_ln941_208, i1 %xor_ln941_625"   --->   Operation 8494 'and' 'overflow_416' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8495 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_208)   --->   "%xor_ln942_417 = xor i1 %deleted_ones_416, i1 1"   --->   Operation 8495 'xor' 'xor_ln942_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8496 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_208 = or i1 %xor_ln942_416, i1 %xor_ln942_417"   --->   Operation 8496 'or' 'or_ln942_208' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8497 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_208)   --->   "%xor_ln942_720 = xor i1 %and_ln937_208, i1 %or_ln942_208"   --->   Operation 8497 'xor' 'xor_ln942_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8498 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_208)   --->   "%underflow_208 = and i1 %xor_ln942_720, i1 %p_Result_1049"   --->   Operation 8498 'and' 'underflow_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8499 [1/1] (0.00ns) (grouped into LUT with out node tp_V_626)   --->   "%select_ln392_624 = select i1 %overflow_416, i16 32767, i16 32768"   --->   Operation 8499 'select' 'select_ln392_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8500 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_208 = or i1 %overflow_416, i1 %underflow_208"   --->   Operation 8500 'or' 'or_ln392_208' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8501 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_626 = select i1 %or_ln392_208, i16 %select_ln392_624, i16 %tp_V_625"   --->   Operation 8501 'select' 'tp_V_626' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8502 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_473 = mul i32 %sext_ln1317_5, i32 %sext_ln198_81"   --->   Operation 8502 'mul' 'r_V_473' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8503 [1/1] (0.00ns)   --->   "%p_Result_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_473, i32 31"   --->   Operation 8503 'bitselect' 'p_Result_1052' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8504 [1/1] (0.00ns)   --->   "%tp_V_627 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_473, i32 10, i32 25"   --->   Operation 8504 'partselect' 'tp_V_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8505 [1/1] (0.00ns)   --->   "%p_Result_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_473, i32 25"   --->   Operation 8505 'bitselect' 'p_Result_1053' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8506 [1/1] (0.00ns)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_473, i32 9"   --->   Operation 8506 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8507 [1/1] (0.00ns)   --->   "%zext_ln423_209 = zext i1 %tmp_1580"   --->   Operation 8507 'zext' 'zext_ln423_209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8508 [1/1] (0.85ns)   --->   "%tp_V_628 = add i16 %zext_ln423_209, i16 %tp_V_627"   --->   Operation 8508 'add' 'tp_V_628' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8509 [1/1] (0.00ns)   --->   "%p_Result_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_628, i32 15"   --->   Operation 8509 'bitselect' 'p_Result_1054' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8510 [1/1] (0.28ns)   --->   "%xor_ln942_418 = xor i1 %p_Result_1054, i1 1"   --->   Operation 8510 'xor' 'xor_ln942_418' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8511 [1/1] (0.28ns)   --->   "%carry_419 = and i1 %p_Result_1053, i1 %xor_ln942_418"   --->   Operation 8511 'and' 'carry_419' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8512 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_473, i32 27, i32 31"   --->   Operation 8512 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8513 [1/1] (0.75ns)   --->   "%Range2_all_ones_209 = icmp_eq  i5 %tmp_635, i5 31"   --->   Operation 8513 'icmp' 'Range2_all_ones_209' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8514 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_473, i32 26, i32 31"   --->   Operation 8514 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8515 [1/1] (0.78ns)   --->   "%Range1_all_ones_417 = icmp_eq  i6 %tmp_636, i6 63"   --->   Operation 8515 'icmp' 'Range1_all_ones_417' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8516 [1/1] (0.78ns)   --->   "%Range1_all_zeros_209 = icmp_eq  i6 %tmp_636, i6 0"   --->   Operation 8516 'icmp' 'Range1_all_zeros_209' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8517 [1/1] (0.00ns) (grouped into LUT with out node overflow_417)   --->   "%deleted_zeros_209 = select i1 %carry_419, i1 %Range1_all_ones_417, i1 %Range1_all_zeros_209"   --->   Operation 8517 'select' 'deleted_zeros_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8518 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_209)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_473, i32 26"   --->   Operation 8518 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8519 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_209)   --->   "%xor_ln936_209 = xor i1 %tmp_1582, i1 1"   --->   Operation 8519 'xor' 'xor_ln936_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8520 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_209)   --->   "%and_ln936_209 = and i1 %Range2_all_ones_209, i1 %xor_ln936_209"   --->   Operation 8520 'and' 'and_ln936_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8521 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_209)   --->   "%deleted_ones_417 = select i1 %carry_419, i1 %and_ln936_209, i1 %Range1_all_ones_417"   --->   Operation 8521 'select' 'deleted_ones_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8522 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_209)   --->   "%and_ln937_209 = and i1 %carry_419, i1 %Range1_all_ones_417"   --->   Operation 8522 'and' 'and_ln937_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8523 [1/1] (0.00ns) (grouped into LUT with out node overflow_417)   --->   "%xor_ln941_626 = xor i1 %deleted_zeros_209, i1 1"   --->   Operation 8523 'xor' 'xor_ln941_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8524 [1/1] (0.00ns) (grouped into LUT with out node overflow_417)   --->   "%or_ln941_209 = or i1 %p_Result_1054, i1 %xor_ln941_626"   --->   Operation 8524 'or' 'or_ln941_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8525 [1/1] (0.00ns) (grouped into LUT with out node overflow_417)   --->   "%xor_ln941_627 = xor i1 %p_Result_1052, i1 1"   --->   Operation 8525 'xor' 'xor_ln941_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8526 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_417 = and i1 %or_ln941_209, i1 %xor_ln941_627"   --->   Operation 8526 'and' 'overflow_417' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8527 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_209)   --->   "%xor_ln942_419 = xor i1 %deleted_ones_417, i1 1"   --->   Operation 8527 'xor' 'xor_ln942_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8528 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_209 = or i1 %xor_ln942_418, i1 %xor_ln942_419"   --->   Operation 8528 'or' 'or_ln942_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8529 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_209)   --->   "%xor_ln942_721 = xor i1 %and_ln937_209, i1 %or_ln942_209"   --->   Operation 8529 'xor' 'xor_ln942_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8530 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_209)   --->   "%underflow_209 = and i1 %xor_ln942_721, i1 %p_Result_1052"   --->   Operation 8530 'and' 'underflow_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8531 [1/1] (0.00ns) (grouped into LUT with out node tp_V_629)   --->   "%select_ln392_626 = select i1 %overflow_417, i16 32767, i16 32768"   --->   Operation 8531 'select' 'select_ln392_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8532 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_209 = or i1 %overflow_417, i1 %underflow_209"   --->   Operation 8532 'or' 'or_ln392_209' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8533 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_629 = select i1 %or_ln392_209, i16 %select_ln392_626, i16 %tp_V_628"   --->   Operation 8533 'select' 'tp_V_629' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8534 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_474 = mul i32 %sext_ln1317_6, i32 %sext_ln198_82"   --->   Operation 8534 'mul' 'r_V_474' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8535 [1/1] (0.00ns)   --->   "%p_Result_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_474, i32 31"   --->   Operation 8535 'bitselect' 'p_Result_1057' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8536 [1/1] (0.00ns)   --->   "%tp_V_630 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_474, i32 10, i32 25"   --->   Operation 8536 'partselect' 'tp_V_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8537 [1/1] (0.00ns)   --->   "%p_Result_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_474, i32 25"   --->   Operation 8537 'bitselect' 'p_Result_1058' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8538 [1/1] (0.00ns)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_474, i32 9"   --->   Operation 8538 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8539 [1/1] (0.00ns)   --->   "%zext_ln423_210 = zext i1 %tmp_1587"   --->   Operation 8539 'zext' 'zext_ln423_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8540 [1/1] (0.85ns)   --->   "%tp_V_631 = add i16 %zext_ln423_210, i16 %tp_V_630"   --->   Operation 8540 'add' 'tp_V_631' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8541 [1/1] (0.00ns)   --->   "%p_Result_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_631, i32 15"   --->   Operation 8541 'bitselect' 'p_Result_1059' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8542 [1/1] (0.28ns)   --->   "%xor_ln942_420 = xor i1 %p_Result_1059, i1 1"   --->   Operation 8542 'xor' 'xor_ln942_420' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8543 [1/1] (0.28ns)   --->   "%carry_421 = and i1 %p_Result_1058, i1 %xor_ln942_420"   --->   Operation 8543 'and' 'carry_421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8544 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_474, i32 27, i32 31"   --->   Operation 8544 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8545 [1/1] (0.75ns)   --->   "%Range2_all_ones_210 = icmp_eq  i5 %tmp_637, i5 31"   --->   Operation 8545 'icmp' 'Range2_all_ones_210' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8546 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_474, i32 26, i32 31"   --->   Operation 8546 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8547 [1/1] (0.78ns)   --->   "%Range1_all_ones_419 = icmp_eq  i6 %tmp_639, i6 63"   --->   Operation 8547 'icmp' 'Range1_all_ones_419' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8548 [1/1] (0.78ns)   --->   "%Range1_all_zeros_210 = icmp_eq  i6 %tmp_639, i6 0"   --->   Operation 8548 'icmp' 'Range1_all_zeros_210' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8549 [1/1] (0.00ns) (grouped into LUT with out node overflow_419)   --->   "%deleted_zeros_210 = select i1 %carry_421, i1 %Range1_all_ones_419, i1 %Range1_all_zeros_210"   --->   Operation 8549 'select' 'deleted_zeros_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8550 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_210)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_474, i32 26"   --->   Operation 8550 'bitselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8551 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_210)   --->   "%xor_ln936_210 = xor i1 %tmp_1589, i1 1"   --->   Operation 8551 'xor' 'xor_ln936_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8552 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_210)   --->   "%and_ln936_210 = and i1 %Range2_all_ones_210, i1 %xor_ln936_210"   --->   Operation 8552 'and' 'and_ln936_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8553 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_210)   --->   "%deleted_ones_419 = select i1 %carry_421, i1 %and_ln936_210, i1 %Range1_all_ones_419"   --->   Operation 8553 'select' 'deleted_ones_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8554 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_210)   --->   "%and_ln937_210 = and i1 %carry_421, i1 %Range1_all_ones_419"   --->   Operation 8554 'and' 'and_ln937_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8555 [1/1] (0.00ns) (grouped into LUT with out node overflow_419)   --->   "%xor_ln941_629 = xor i1 %deleted_zeros_210, i1 1"   --->   Operation 8555 'xor' 'xor_ln941_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8556 [1/1] (0.00ns) (grouped into LUT with out node overflow_419)   --->   "%or_ln941_210 = or i1 %p_Result_1059, i1 %xor_ln941_629"   --->   Operation 8556 'or' 'or_ln941_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8557 [1/1] (0.00ns) (grouped into LUT with out node overflow_419)   --->   "%xor_ln941_630 = xor i1 %p_Result_1057, i1 1"   --->   Operation 8557 'xor' 'xor_ln941_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8558 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_419 = and i1 %or_ln941_210, i1 %xor_ln941_630"   --->   Operation 8558 'and' 'overflow_419' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8559 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_210)   --->   "%xor_ln942_421 = xor i1 %deleted_ones_419, i1 1"   --->   Operation 8559 'xor' 'xor_ln942_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8560 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_210 = or i1 %xor_ln942_420, i1 %xor_ln942_421"   --->   Operation 8560 'or' 'or_ln942_210' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8561 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_210)   --->   "%xor_ln942_722 = xor i1 %and_ln937_210, i1 %or_ln942_210"   --->   Operation 8561 'xor' 'xor_ln942_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8562 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_210)   --->   "%underflow_210 = and i1 %xor_ln942_722, i1 %p_Result_1057"   --->   Operation 8562 'and' 'underflow_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8563 [1/1] (0.00ns) (grouped into LUT with out node tp_V_632)   --->   "%select_ln392_629 = select i1 %overflow_419, i16 32767, i16 32768"   --->   Operation 8563 'select' 'select_ln392_629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8564 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_210 = or i1 %overflow_419, i1 %underflow_210"   --->   Operation 8564 'or' 'or_ln392_210' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8565 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_632 = select i1 %or_ln392_210, i16 %select_ln392_629, i16 %tp_V_631"   --->   Operation 8565 'select' 'tp_V_632' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8566 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_475 = mul i32 %sext_ln1317_7, i32 %sext_ln198_83"   --->   Operation 8566 'mul' 'r_V_475' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8567 [1/1] (0.00ns)   --->   "%p_Result_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_475, i32 31"   --->   Operation 8567 'bitselect' 'p_Result_1062' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8568 [1/1] (0.00ns)   --->   "%tp_V_633 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_475, i32 10, i32 25"   --->   Operation 8568 'partselect' 'tp_V_633' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8569 [1/1] (0.00ns)   --->   "%p_Result_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_475, i32 25"   --->   Operation 8569 'bitselect' 'p_Result_1063' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8570 [1/1] (0.00ns)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_475, i32 9"   --->   Operation 8570 'bitselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8571 [1/1] (0.00ns)   --->   "%zext_ln423_211 = zext i1 %tmp_1594"   --->   Operation 8571 'zext' 'zext_ln423_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8572 [1/1] (0.85ns)   --->   "%tp_V_634 = add i16 %zext_ln423_211, i16 %tp_V_633"   --->   Operation 8572 'add' 'tp_V_634' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8573 [1/1] (0.00ns)   --->   "%p_Result_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_634, i32 15"   --->   Operation 8573 'bitselect' 'p_Result_1064' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8574 [1/1] (0.28ns)   --->   "%xor_ln942_422 = xor i1 %p_Result_1064, i1 1"   --->   Operation 8574 'xor' 'xor_ln942_422' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8575 [1/1] (0.28ns)   --->   "%carry_423 = and i1 %p_Result_1063, i1 %xor_ln942_422"   --->   Operation 8575 'and' 'carry_423' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8576 [1/1] (0.00ns)   --->   "%tmp_641 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_475, i32 27, i32 31"   --->   Operation 8576 'partselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8577 [1/1] (0.75ns)   --->   "%Range2_all_ones_211 = icmp_eq  i5 %tmp_641, i5 31"   --->   Operation 8577 'icmp' 'Range2_all_ones_211' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8578 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_475, i32 26, i32 31"   --->   Operation 8578 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8579 [1/1] (0.78ns)   --->   "%Range1_all_ones_421 = icmp_eq  i6 %tmp_643, i6 63"   --->   Operation 8579 'icmp' 'Range1_all_ones_421' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8580 [1/1] (0.78ns)   --->   "%Range1_all_zeros_211 = icmp_eq  i6 %tmp_643, i6 0"   --->   Operation 8580 'icmp' 'Range1_all_zeros_211' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8581 [1/1] (0.00ns) (grouped into LUT with out node overflow_421)   --->   "%deleted_zeros_211 = select i1 %carry_423, i1 %Range1_all_ones_421, i1 %Range1_all_zeros_211"   --->   Operation 8581 'select' 'deleted_zeros_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8582 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_211)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_475, i32 26"   --->   Operation 8582 'bitselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8583 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_211)   --->   "%xor_ln936_211 = xor i1 %tmp_1596, i1 1"   --->   Operation 8583 'xor' 'xor_ln936_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8584 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_211)   --->   "%and_ln936_211 = and i1 %Range2_all_ones_211, i1 %xor_ln936_211"   --->   Operation 8584 'and' 'and_ln936_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8585 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_211)   --->   "%deleted_ones_421 = select i1 %carry_423, i1 %and_ln936_211, i1 %Range1_all_ones_421"   --->   Operation 8585 'select' 'deleted_ones_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8586 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_211)   --->   "%and_ln937_211 = and i1 %carry_423, i1 %Range1_all_ones_421"   --->   Operation 8586 'and' 'and_ln937_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8587 [1/1] (0.00ns) (grouped into LUT with out node overflow_421)   --->   "%xor_ln941_632 = xor i1 %deleted_zeros_211, i1 1"   --->   Operation 8587 'xor' 'xor_ln941_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8588 [1/1] (0.00ns) (grouped into LUT with out node overflow_421)   --->   "%or_ln941_211 = or i1 %p_Result_1064, i1 %xor_ln941_632"   --->   Operation 8588 'or' 'or_ln941_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8589 [1/1] (0.00ns) (grouped into LUT with out node overflow_421)   --->   "%xor_ln941_633 = xor i1 %p_Result_1062, i1 1"   --->   Operation 8589 'xor' 'xor_ln941_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8590 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_421 = and i1 %or_ln941_211, i1 %xor_ln941_633"   --->   Operation 8590 'and' 'overflow_421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8591 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_211)   --->   "%xor_ln942_423 = xor i1 %deleted_ones_421, i1 1"   --->   Operation 8591 'xor' 'xor_ln942_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8592 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_211 = or i1 %xor_ln942_422, i1 %xor_ln942_423"   --->   Operation 8592 'or' 'or_ln942_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8593 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_211)   --->   "%xor_ln942_723 = xor i1 %and_ln937_211, i1 %or_ln942_211"   --->   Operation 8593 'xor' 'xor_ln942_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8594 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_211)   --->   "%underflow_211 = and i1 %xor_ln942_723, i1 %p_Result_1062"   --->   Operation 8594 'and' 'underflow_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8595 [1/1] (0.00ns) (grouped into LUT with out node tp_V_635)   --->   "%select_ln392_632 = select i1 %overflow_421, i16 32767, i16 32768"   --->   Operation 8595 'select' 'select_ln392_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8596 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_211 = or i1 %overflow_421, i1 %underflow_211"   --->   Operation 8596 'or' 'or_ln392_211' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8597 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_635 = select i1 %or_ln392_211, i16 %select_ln392_632, i16 %tp_V_634"   --->   Operation 8597 'select' 'tp_V_635' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8598 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_476 = mul i32 %sext_ln1317_4, i32 %sext_ln198_84"   --->   Operation 8598 'mul' 'r_V_476' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8599 [1/1] (0.00ns)   --->   "%p_Result_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_476, i32 31"   --->   Operation 8599 'bitselect' 'p_Result_1069' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8600 [1/1] (0.00ns)   --->   "%tp_V_636 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_476, i32 10, i32 25"   --->   Operation 8600 'partselect' 'tp_V_636' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8601 [1/1] (0.00ns)   --->   "%p_Result_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_476, i32 25"   --->   Operation 8601 'bitselect' 'p_Result_1070' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8602 [1/1] (0.00ns)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_476, i32 9"   --->   Operation 8602 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8603 [1/1] (0.00ns)   --->   "%zext_ln423_212 = zext i1 %tmp_1603"   --->   Operation 8603 'zext' 'zext_ln423_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8604 [1/1] (0.85ns)   --->   "%tp_V_637 = add i16 %zext_ln423_212, i16 %tp_V_636"   --->   Operation 8604 'add' 'tp_V_637' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8605 [1/1] (0.00ns)   --->   "%p_Result_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_637, i32 15"   --->   Operation 8605 'bitselect' 'p_Result_1071' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8606 [1/1] (0.28ns)   --->   "%xor_ln942_424 = xor i1 %p_Result_1071, i1 1"   --->   Operation 8606 'xor' 'xor_ln942_424' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8607 [1/1] (0.28ns)   --->   "%carry_425 = and i1 %p_Result_1070, i1 %xor_ln942_424"   --->   Operation 8607 'and' 'carry_425' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8608 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_476, i32 27, i32 31"   --->   Operation 8608 'partselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8609 [1/1] (0.75ns)   --->   "%Range2_all_ones_212 = icmp_eq  i5 %tmp_644, i5 31"   --->   Operation 8609 'icmp' 'Range2_all_ones_212' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8610 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_476, i32 26, i32 31"   --->   Operation 8610 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8611 [1/1] (0.78ns)   --->   "%Range1_all_ones_424 = icmp_eq  i6 %tmp_645, i6 63"   --->   Operation 8611 'icmp' 'Range1_all_ones_424' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8612 [1/1] (0.78ns)   --->   "%Range1_all_zeros_212 = icmp_eq  i6 %tmp_645, i6 0"   --->   Operation 8612 'icmp' 'Range1_all_zeros_212' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8613 [1/1] (0.00ns) (grouped into LUT with out node overflow_424)   --->   "%deleted_zeros_212 = select i1 %carry_425, i1 %Range1_all_ones_424, i1 %Range1_all_zeros_212"   --->   Operation 8613 'select' 'deleted_zeros_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8614 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_212)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_476, i32 26"   --->   Operation 8614 'bitselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8615 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_212)   --->   "%xor_ln936_212 = xor i1 %tmp_1605, i1 1"   --->   Operation 8615 'xor' 'xor_ln936_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8616 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_212)   --->   "%and_ln936_212 = and i1 %Range2_all_ones_212, i1 %xor_ln936_212"   --->   Operation 8616 'and' 'and_ln936_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8617 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_212)   --->   "%deleted_ones_424 = select i1 %carry_425, i1 %and_ln936_212, i1 %Range1_all_ones_424"   --->   Operation 8617 'select' 'deleted_ones_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8618 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_212)   --->   "%and_ln937_212 = and i1 %carry_425, i1 %Range1_all_ones_424"   --->   Operation 8618 'and' 'and_ln937_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8619 [1/1] (0.00ns) (grouped into LUT with out node overflow_424)   --->   "%xor_ln941_636 = xor i1 %deleted_zeros_212, i1 1"   --->   Operation 8619 'xor' 'xor_ln941_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8620 [1/1] (0.00ns) (grouped into LUT with out node overflow_424)   --->   "%or_ln941_212 = or i1 %p_Result_1071, i1 %xor_ln941_636"   --->   Operation 8620 'or' 'or_ln941_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8621 [1/1] (0.00ns) (grouped into LUT with out node overflow_424)   --->   "%xor_ln941_637 = xor i1 %p_Result_1069, i1 1"   --->   Operation 8621 'xor' 'xor_ln941_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8622 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_424 = and i1 %or_ln941_212, i1 %xor_ln941_637"   --->   Operation 8622 'and' 'overflow_424' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8623 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_212)   --->   "%xor_ln942_425 = xor i1 %deleted_ones_424, i1 1"   --->   Operation 8623 'xor' 'xor_ln942_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8624 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_212 = or i1 %xor_ln942_424, i1 %xor_ln942_425"   --->   Operation 8624 'or' 'or_ln942_212' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8625 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_212)   --->   "%xor_ln942_724 = xor i1 %and_ln937_212, i1 %or_ln942_212"   --->   Operation 8625 'xor' 'xor_ln942_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8626 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_212)   --->   "%underflow_212 = and i1 %xor_ln942_724, i1 %p_Result_1069"   --->   Operation 8626 'and' 'underflow_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8627 [1/1] (0.00ns) (grouped into LUT with out node tp_V_638)   --->   "%select_ln392_636 = select i1 %overflow_424, i16 32767, i16 32768"   --->   Operation 8627 'select' 'select_ln392_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8628 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_212 = or i1 %overflow_424, i1 %underflow_212"   --->   Operation 8628 'or' 'or_ln392_212' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8629 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_638 = select i1 %or_ln392_212, i16 %select_ln392_636, i16 %tp_V_637"   --->   Operation 8629 'select' 'tp_V_638' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8630 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_477 = mul i32 %sext_ln1317_5, i32 %sext_ln198_85"   --->   Operation 8630 'mul' 'r_V_477' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8631 [1/1] (0.00ns)   --->   "%p_Result_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_477, i32 31"   --->   Operation 8631 'bitselect' 'p_Result_1072' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8632 [1/1] (0.00ns)   --->   "%tp_V_639 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_477, i32 10, i32 25"   --->   Operation 8632 'partselect' 'tp_V_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8633 [1/1] (0.00ns)   --->   "%p_Result_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_477, i32 25"   --->   Operation 8633 'bitselect' 'p_Result_1073' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8634 [1/1] (0.00ns)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_477, i32 9"   --->   Operation 8634 'bitselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8635 [1/1] (0.00ns)   --->   "%zext_ln423_213 = zext i1 %tmp_1608"   --->   Operation 8635 'zext' 'zext_ln423_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8636 [1/1] (0.85ns)   --->   "%tp_V_640 = add i16 %zext_ln423_213, i16 %tp_V_639"   --->   Operation 8636 'add' 'tp_V_640' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8637 [1/1] (0.00ns)   --->   "%p_Result_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_640, i32 15"   --->   Operation 8637 'bitselect' 'p_Result_1074' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8638 [1/1] (0.28ns)   --->   "%xor_ln942_426 = xor i1 %p_Result_1074, i1 1"   --->   Operation 8638 'xor' 'xor_ln942_426' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8639 [1/1] (0.28ns)   --->   "%carry_427 = and i1 %p_Result_1073, i1 %xor_ln942_426"   --->   Operation 8639 'and' 'carry_427' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8640 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_477, i32 27, i32 31"   --->   Operation 8640 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8641 [1/1] (0.75ns)   --->   "%Range2_all_ones_213 = icmp_eq  i5 %tmp_646, i5 31"   --->   Operation 8641 'icmp' 'Range2_all_ones_213' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8642 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_477, i32 26, i32 31"   --->   Operation 8642 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8643 [1/1] (0.78ns)   --->   "%Range1_all_ones_425 = icmp_eq  i6 %tmp_647, i6 63"   --->   Operation 8643 'icmp' 'Range1_all_ones_425' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8644 [1/1] (0.78ns)   --->   "%Range1_all_zeros_213 = icmp_eq  i6 %tmp_647, i6 0"   --->   Operation 8644 'icmp' 'Range1_all_zeros_213' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8645 [1/1] (0.00ns) (grouped into LUT with out node overflow_425)   --->   "%deleted_zeros_213 = select i1 %carry_427, i1 %Range1_all_ones_425, i1 %Range1_all_zeros_213"   --->   Operation 8645 'select' 'deleted_zeros_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8646 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_213)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_477, i32 26"   --->   Operation 8646 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8647 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_213)   --->   "%xor_ln936_213 = xor i1 %tmp_1610, i1 1"   --->   Operation 8647 'xor' 'xor_ln936_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8648 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_213)   --->   "%and_ln936_213 = and i1 %Range2_all_ones_213, i1 %xor_ln936_213"   --->   Operation 8648 'and' 'and_ln936_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8649 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_213)   --->   "%deleted_ones_425 = select i1 %carry_427, i1 %and_ln936_213, i1 %Range1_all_ones_425"   --->   Operation 8649 'select' 'deleted_ones_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8650 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_213)   --->   "%and_ln937_213 = and i1 %carry_427, i1 %Range1_all_ones_425"   --->   Operation 8650 'and' 'and_ln937_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8651 [1/1] (0.00ns) (grouped into LUT with out node overflow_425)   --->   "%xor_ln941_638 = xor i1 %deleted_zeros_213, i1 1"   --->   Operation 8651 'xor' 'xor_ln941_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8652 [1/1] (0.00ns) (grouped into LUT with out node overflow_425)   --->   "%or_ln941_213 = or i1 %p_Result_1074, i1 %xor_ln941_638"   --->   Operation 8652 'or' 'or_ln941_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8653 [1/1] (0.00ns) (grouped into LUT with out node overflow_425)   --->   "%xor_ln941_639 = xor i1 %p_Result_1072, i1 1"   --->   Operation 8653 'xor' 'xor_ln941_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8654 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_425 = and i1 %or_ln941_213, i1 %xor_ln941_639"   --->   Operation 8654 'and' 'overflow_425' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8655 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_213)   --->   "%xor_ln942_427 = xor i1 %deleted_ones_425, i1 1"   --->   Operation 8655 'xor' 'xor_ln942_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8656 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_213 = or i1 %xor_ln942_426, i1 %xor_ln942_427"   --->   Operation 8656 'or' 'or_ln942_213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8657 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_213)   --->   "%xor_ln942_725 = xor i1 %and_ln937_213, i1 %or_ln942_213"   --->   Operation 8657 'xor' 'xor_ln942_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8658 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_213)   --->   "%underflow_213 = and i1 %xor_ln942_725, i1 %p_Result_1072"   --->   Operation 8658 'and' 'underflow_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8659 [1/1] (0.00ns) (grouped into LUT with out node tp_V_641)   --->   "%select_ln392_638 = select i1 %overflow_425, i16 32767, i16 32768"   --->   Operation 8659 'select' 'select_ln392_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8660 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_213 = or i1 %overflow_425, i1 %underflow_213"   --->   Operation 8660 'or' 'or_ln392_213' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8661 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_641 = select i1 %or_ln392_213, i16 %select_ln392_638, i16 %tp_V_640"   --->   Operation 8661 'select' 'tp_V_641' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8662 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_478 = mul i32 %sext_ln1317_6, i32 %sext_ln198_86"   --->   Operation 8662 'mul' 'r_V_478' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8663 [1/1] (0.00ns)   --->   "%p_Result_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_478, i32 31"   --->   Operation 8663 'bitselect' 'p_Result_1077' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8664 [1/1] (0.00ns)   --->   "%tp_V_642 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_478, i32 10, i32 25"   --->   Operation 8664 'partselect' 'tp_V_642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8665 [1/1] (0.00ns)   --->   "%p_Result_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_478, i32 25"   --->   Operation 8665 'bitselect' 'p_Result_1078' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8666 [1/1] (0.00ns)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_478, i32 9"   --->   Operation 8666 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8667 [1/1] (0.00ns)   --->   "%zext_ln423_214 = zext i1 %tmp_1615"   --->   Operation 8667 'zext' 'zext_ln423_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8668 [1/1] (0.85ns)   --->   "%tp_V_643 = add i16 %zext_ln423_214, i16 %tp_V_642"   --->   Operation 8668 'add' 'tp_V_643' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8669 [1/1] (0.00ns)   --->   "%p_Result_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_643, i32 15"   --->   Operation 8669 'bitselect' 'p_Result_1079' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8670 [1/1] (0.28ns)   --->   "%xor_ln942_428 = xor i1 %p_Result_1079, i1 1"   --->   Operation 8670 'xor' 'xor_ln942_428' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8671 [1/1] (0.28ns)   --->   "%carry_429 = and i1 %p_Result_1078, i1 %xor_ln942_428"   --->   Operation 8671 'and' 'carry_429' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8672 [1/1] (0.00ns)   --->   "%tmp_649 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_478, i32 27, i32 31"   --->   Operation 8672 'partselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8673 [1/1] (0.75ns)   --->   "%Range2_all_ones_214 = icmp_eq  i5 %tmp_649, i5 31"   --->   Operation 8673 'icmp' 'Range2_all_ones_214' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8674 [1/1] (0.00ns)   --->   "%tmp_652 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_478, i32 26, i32 31"   --->   Operation 8674 'partselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8675 [1/1] (0.78ns)   --->   "%Range1_all_ones_427 = icmp_eq  i6 %tmp_652, i6 63"   --->   Operation 8675 'icmp' 'Range1_all_ones_427' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8676 [1/1] (0.78ns)   --->   "%Range1_all_zeros_214 = icmp_eq  i6 %tmp_652, i6 0"   --->   Operation 8676 'icmp' 'Range1_all_zeros_214' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8677 [1/1] (0.00ns) (grouped into LUT with out node overflow_427)   --->   "%deleted_zeros_214 = select i1 %carry_429, i1 %Range1_all_ones_427, i1 %Range1_all_zeros_214"   --->   Operation 8677 'select' 'deleted_zeros_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8678 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_214)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_478, i32 26"   --->   Operation 8678 'bitselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8679 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_214)   --->   "%xor_ln936_214 = xor i1 %tmp_1617, i1 1"   --->   Operation 8679 'xor' 'xor_ln936_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8680 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_214)   --->   "%and_ln936_214 = and i1 %Range2_all_ones_214, i1 %xor_ln936_214"   --->   Operation 8680 'and' 'and_ln936_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8681 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_214)   --->   "%deleted_ones_427 = select i1 %carry_429, i1 %and_ln936_214, i1 %Range1_all_ones_427"   --->   Operation 8681 'select' 'deleted_ones_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8682 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_214)   --->   "%and_ln937_214 = and i1 %carry_429, i1 %Range1_all_ones_427"   --->   Operation 8682 'and' 'and_ln937_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8683 [1/1] (0.00ns) (grouped into LUT with out node overflow_427)   --->   "%xor_ln941_641 = xor i1 %deleted_zeros_214, i1 1"   --->   Operation 8683 'xor' 'xor_ln941_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8684 [1/1] (0.00ns) (grouped into LUT with out node overflow_427)   --->   "%or_ln941_214 = or i1 %p_Result_1079, i1 %xor_ln941_641"   --->   Operation 8684 'or' 'or_ln941_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8685 [1/1] (0.00ns) (grouped into LUT with out node overflow_427)   --->   "%xor_ln941_642 = xor i1 %p_Result_1077, i1 1"   --->   Operation 8685 'xor' 'xor_ln941_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8686 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_427 = and i1 %or_ln941_214, i1 %xor_ln941_642"   --->   Operation 8686 'and' 'overflow_427' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8687 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_214)   --->   "%xor_ln942_429 = xor i1 %deleted_ones_427, i1 1"   --->   Operation 8687 'xor' 'xor_ln942_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8688 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_214 = or i1 %xor_ln942_428, i1 %xor_ln942_429"   --->   Operation 8688 'or' 'or_ln942_214' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8689 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_214)   --->   "%xor_ln942_726 = xor i1 %and_ln937_214, i1 %or_ln942_214"   --->   Operation 8689 'xor' 'xor_ln942_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8690 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_214)   --->   "%underflow_214 = and i1 %xor_ln942_726, i1 %p_Result_1077"   --->   Operation 8690 'and' 'underflow_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8691 [1/1] (0.00ns) (grouped into LUT with out node tp_V_644)   --->   "%select_ln392_641 = select i1 %overflow_427, i16 32767, i16 32768"   --->   Operation 8691 'select' 'select_ln392_641' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8692 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_214 = or i1 %overflow_427, i1 %underflow_214"   --->   Operation 8692 'or' 'or_ln392_214' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8693 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_644 = select i1 %or_ln392_214, i16 %select_ln392_641, i16 %tp_V_643"   --->   Operation 8693 'select' 'tp_V_644' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8694 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_479 = mul i32 %sext_ln1317_7, i32 %sext_ln198_87"   --->   Operation 8694 'mul' 'r_V_479' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8695 [1/1] (0.00ns)   --->   "%p_Result_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_479, i32 31"   --->   Operation 8695 'bitselect' 'p_Result_1082' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8696 [1/1] (0.00ns)   --->   "%tp_V_645 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_479, i32 10, i32 25"   --->   Operation 8696 'partselect' 'tp_V_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8697 [1/1] (0.00ns)   --->   "%p_Result_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_479, i32 25"   --->   Operation 8697 'bitselect' 'p_Result_1083' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8698 [1/1] (0.00ns)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_479, i32 9"   --->   Operation 8698 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8699 [1/1] (0.00ns)   --->   "%zext_ln423_215 = zext i1 %tmp_1622"   --->   Operation 8699 'zext' 'zext_ln423_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8700 [1/1] (0.85ns)   --->   "%tp_V_646 = add i16 %zext_ln423_215, i16 %tp_V_645"   --->   Operation 8700 'add' 'tp_V_646' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8701 [1/1] (0.00ns)   --->   "%p_Result_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_646, i32 15"   --->   Operation 8701 'bitselect' 'p_Result_1084' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8702 [1/1] (0.28ns)   --->   "%xor_ln942_430 = xor i1 %p_Result_1084, i1 1"   --->   Operation 8702 'xor' 'xor_ln942_430' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8703 [1/1] (0.28ns)   --->   "%carry_431 = and i1 %p_Result_1083, i1 %xor_ln942_430"   --->   Operation 8703 'and' 'carry_431' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8704 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_479, i32 27, i32 31"   --->   Operation 8704 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8705 [1/1] (0.75ns)   --->   "%Range2_all_ones_215 = icmp_eq  i5 %tmp_653, i5 31"   --->   Operation 8705 'icmp' 'Range2_all_ones_215' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8706 [1/1] (0.00ns)   --->   "%tmp_655 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_479, i32 26, i32 31"   --->   Operation 8706 'partselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8707 [1/1] (0.78ns)   --->   "%Range1_all_ones_429 = icmp_eq  i6 %tmp_655, i6 63"   --->   Operation 8707 'icmp' 'Range1_all_ones_429' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8708 [1/1] (0.78ns)   --->   "%Range1_all_zeros_215 = icmp_eq  i6 %tmp_655, i6 0"   --->   Operation 8708 'icmp' 'Range1_all_zeros_215' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8709 [1/1] (0.00ns) (grouped into LUT with out node overflow_429)   --->   "%deleted_zeros_215 = select i1 %carry_431, i1 %Range1_all_ones_429, i1 %Range1_all_zeros_215"   --->   Operation 8709 'select' 'deleted_zeros_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8710 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_215)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_479, i32 26"   --->   Operation 8710 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8711 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_215)   --->   "%xor_ln936_215 = xor i1 %tmp_1624, i1 1"   --->   Operation 8711 'xor' 'xor_ln936_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8712 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_215)   --->   "%and_ln936_215 = and i1 %Range2_all_ones_215, i1 %xor_ln936_215"   --->   Operation 8712 'and' 'and_ln936_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8713 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_215)   --->   "%deleted_ones_429 = select i1 %carry_431, i1 %and_ln936_215, i1 %Range1_all_ones_429"   --->   Operation 8713 'select' 'deleted_ones_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8714 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_215)   --->   "%and_ln937_215 = and i1 %carry_431, i1 %Range1_all_ones_429"   --->   Operation 8714 'and' 'and_ln937_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8715 [1/1] (0.00ns) (grouped into LUT with out node overflow_429)   --->   "%xor_ln941_644 = xor i1 %deleted_zeros_215, i1 1"   --->   Operation 8715 'xor' 'xor_ln941_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8716 [1/1] (0.00ns) (grouped into LUT with out node overflow_429)   --->   "%or_ln941_215 = or i1 %p_Result_1084, i1 %xor_ln941_644"   --->   Operation 8716 'or' 'or_ln941_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8717 [1/1] (0.00ns) (grouped into LUT with out node overflow_429)   --->   "%xor_ln941_645 = xor i1 %p_Result_1082, i1 1"   --->   Operation 8717 'xor' 'xor_ln941_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8718 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_429 = and i1 %or_ln941_215, i1 %xor_ln941_645"   --->   Operation 8718 'and' 'overflow_429' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8719 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_215)   --->   "%xor_ln942_431 = xor i1 %deleted_ones_429, i1 1"   --->   Operation 8719 'xor' 'xor_ln942_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8720 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_215 = or i1 %xor_ln942_430, i1 %xor_ln942_431"   --->   Operation 8720 'or' 'or_ln942_215' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8721 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_215)   --->   "%xor_ln942_727 = xor i1 %and_ln937_215, i1 %or_ln942_215"   --->   Operation 8721 'xor' 'xor_ln942_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8722 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_215)   --->   "%underflow_215 = and i1 %xor_ln942_727, i1 %p_Result_1082"   --->   Operation 8722 'and' 'underflow_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8723 [1/1] (0.00ns) (grouped into LUT with out node tp_V_647)   --->   "%select_ln392_644 = select i1 %overflow_429, i16 32767, i16 32768"   --->   Operation 8723 'select' 'select_ln392_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8724 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_215 = or i1 %overflow_429, i1 %underflow_215"   --->   Operation 8724 'or' 'or_ln392_215' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8725 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_647 = select i1 %or_ln392_215, i16 %select_ln392_644, i16 %tp_V_646"   --->   Operation 8725 'select' 'tp_V_647' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8726 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_480 = mul i32 %sext_ln1317_4, i32 %sext_ln198_88"   --->   Operation 8726 'mul' 'r_V_480' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8727 [1/1] (0.00ns)   --->   "%p_Result_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_480, i32 31"   --->   Operation 8727 'bitselect' 'p_Result_1089' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8728 [1/1] (0.00ns)   --->   "%tp_V_648 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_480, i32 10, i32 25"   --->   Operation 8728 'partselect' 'tp_V_648' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8729 [1/1] (0.00ns)   --->   "%p_Result_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_480, i32 25"   --->   Operation 8729 'bitselect' 'p_Result_1090' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8730 [1/1] (0.00ns)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_480, i32 9"   --->   Operation 8730 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8731 [1/1] (0.00ns)   --->   "%zext_ln423_216 = zext i1 %tmp_1631"   --->   Operation 8731 'zext' 'zext_ln423_216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8732 [1/1] (0.85ns)   --->   "%tp_V_649 = add i16 %zext_ln423_216, i16 %tp_V_648"   --->   Operation 8732 'add' 'tp_V_649' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8733 [1/1] (0.00ns)   --->   "%p_Result_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_649, i32 15"   --->   Operation 8733 'bitselect' 'p_Result_1091' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8734 [1/1] (0.28ns)   --->   "%xor_ln942_432 = xor i1 %p_Result_1091, i1 1"   --->   Operation 8734 'xor' 'xor_ln942_432' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8735 [1/1] (0.28ns)   --->   "%carry_433 = and i1 %p_Result_1090, i1 %xor_ln942_432"   --->   Operation 8735 'and' 'carry_433' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8736 [1/1] (0.00ns)   --->   "%tmp_657 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_480, i32 27, i32 31"   --->   Operation 8736 'partselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8737 [1/1] (0.75ns)   --->   "%Range2_all_ones_216 = icmp_eq  i5 %tmp_657, i5 31"   --->   Operation 8737 'icmp' 'Range2_all_ones_216' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8738 [1/1] (0.00ns)   --->   "%tmp_658 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_480, i32 26, i32 31"   --->   Operation 8738 'partselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8739 [1/1] (0.78ns)   --->   "%Range1_all_ones_432 = icmp_eq  i6 %tmp_658, i6 63"   --->   Operation 8739 'icmp' 'Range1_all_ones_432' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8740 [1/1] (0.78ns)   --->   "%Range1_all_zeros_216 = icmp_eq  i6 %tmp_658, i6 0"   --->   Operation 8740 'icmp' 'Range1_all_zeros_216' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8741 [1/1] (0.00ns) (grouped into LUT with out node overflow_432)   --->   "%deleted_zeros_216 = select i1 %carry_433, i1 %Range1_all_ones_432, i1 %Range1_all_zeros_216"   --->   Operation 8741 'select' 'deleted_zeros_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8742 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_216)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_480, i32 26"   --->   Operation 8742 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8743 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_216)   --->   "%xor_ln936_216 = xor i1 %tmp_1633, i1 1"   --->   Operation 8743 'xor' 'xor_ln936_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8744 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_216)   --->   "%and_ln936_216 = and i1 %Range2_all_ones_216, i1 %xor_ln936_216"   --->   Operation 8744 'and' 'and_ln936_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8745 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_216)   --->   "%deleted_ones_432 = select i1 %carry_433, i1 %and_ln936_216, i1 %Range1_all_ones_432"   --->   Operation 8745 'select' 'deleted_ones_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8746 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_216)   --->   "%and_ln937_216 = and i1 %carry_433, i1 %Range1_all_ones_432"   --->   Operation 8746 'and' 'and_ln937_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8747 [1/1] (0.00ns) (grouped into LUT with out node overflow_432)   --->   "%xor_ln941_648 = xor i1 %deleted_zeros_216, i1 1"   --->   Operation 8747 'xor' 'xor_ln941_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8748 [1/1] (0.00ns) (grouped into LUT with out node overflow_432)   --->   "%or_ln941_216 = or i1 %p_Result_1091, i1 %xor_ln941_648"   --->   Operation 8748 'or' 'or_ln941_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8749 [1/1] (0.00ns) (grouped into LUT with out node overflow_432)   --->   "%xor_ln941_649 = xor i1 %p_Result_1089, i1 1"   --->   Operation 8749 'xor' 'xor_ln941_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8750 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_432 = and i1 %or_ln941_216, i1 %xor_ln941_649"   --->   Operation 8750 'and' 'overflow_432' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8751 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_216)   --->   "%xor_ln942_433 = xor i1 %deleted_ones_432, i1 1"   --->   Operation 8751 'xor' 'xor_ln942_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8752 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_216 = or i1 %xor_ln942_432, i1 %xor_ln942_433"   --->   Operation 8752 'or' 'or_ln942_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8753 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_216)   --->   "%xor_ln942_728 = xor i1 %and_ln937_216, i1 %or_ln942_216"   --->   Operation 8753 'xor' 'xor_ln942_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8754 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_216)   --->   "%underflow_216 = and i1 %xor_ln942_728, i1 %p_Result_1089"   --->   Operation 8754 'and' 'underflow_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8755 [1/1] (0.00ns) (grouped into LUT with out node tp_V_650)   --->   "%select_ln392_648 = select i1 %overflow_432, i16 32767, i16 32768"   --->   Operation 8755 'select' 'select_ln392_648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8756 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_216 = or i1 %overflow_432, i1 %underflow_216"   --->   Operation 8756 'or' 'or_ln392_216' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8757 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_650 = select i1 %or_ln392_216, i16 %select_ln392_648, i16 %tp_V_649"   --->   Operation 8757 'select' 'tp_V_650' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8758 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_481 = mul i32 %sext_ln1317_5, i32 %sext_ln198_89"   --->   Operation 8758 'mul' 'r_V_481' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8759 [1/1] (0.00ns)   --->   "%p_Result_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_481, i32 31"   --->   Operation 8759 'bitselect' 'p_Result_1092' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8760 [1/1] (0.00ns)   --->   "%tp_V_651 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_481, i32 10, i32 25"   --->   Operation 8760 'partselect' 'tp_V_651' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8761 [1/1] (0.00ns)   --->   "%p_Result_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_481, i32 25"   --->   Operation 8761 'bitselect' 'p_Result_1093' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8762 [1/1] (0.00ns)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_481, i32 9"   --->   Operation 8762 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8763 [1/1] (0.00ns)   --->   "%zext_ln423_217 = zext i1 %tmp_1636"   --->   Operation 8763 'zext' 'zext_ln423_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8764 [1/1] (0.85ns)   --->   "%tp_V_652 = add i16 %zext_ln423_217, i16 %tp_V_651"   --->   Operation 8764 'add' 'tp_V_652' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8765 [1/1] (0.00ns)   --->   "%p_Result_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_652, i32 15"   --->   Operation 8765 'bitselect' 'p_Result_1094' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8766 [1/1] (0.28ns)   --->   "%xor_ln942_434 = xor i1 %p_Result_1094, i1 1"   --->   Operation 8766 'xor' 'xor_ln942_434' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8767 [1/1] (0.28ns)   --->   "%carry_435 = and i1 %p_Result_1093, i1 %xor_ln942_434"   --->   Operation 8767 'and' 'carry_435' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8768 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_481, i32 27, i32 31"   --->   Operation 8768 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8769 [1/1] (0.75ns)   --->   "%Range2_all_ones_217 = icmp_eq  i5 %tmp_659, i5 31"   --->   Operation 8769 'icmp' 'Range2_all_ones_217' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8770 [1/1] (0.00ns)   --->   "%tmp_661 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_481, i32 26, i32 31"   --->   Operation 8770 'partselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8771 [1/1] (0.78ns)   --->   "%Range1_all_ones_433 = icmp_eq  i6 %tmp_661, i6 63"   --->   Operation 8771 'icmp' 'Range1_all_ones_433' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8772 [1/1] (0.78ns)   --->   "%Range1_all_zeros_217 = icmp_eq  i6 %tmp_661, i6 0"   --->   Operation 8772 'icmp' 'Range1_all_zeros_217' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8773 [1/1] (0.00ns) (grouped into LUT with out node overflow_433)   --->   "%deleted_zeros_217 = select i1 %carry_435, i1 %Range1_all_ones_433, i1 %Range1_all_zeros_217"   --->   Operation 8773 'select' 'deleted_zeros_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8774 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_217)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_481, i32 26"   --->   Operation 8774 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8775 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_217)   --->   "%xor_ln936_217 = xor i1 %tmp_1638, i1 1"   --->   Operation 8775 'xor' 'xor_ln936_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8776 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_217)   --->   "%and_ln936_217 = and i1 %Range2_all_ones_217, i1 %xor_ln936_217"   --->   Operation 8776 'and' 'and_ln936_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8777 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_217)   --->   "%deleted_ones_433 = select i1 %carry_435, i1 %and_ln936_217, i1 %Range1_all_ones_433"   --->   Operation 8777 'select' 'deleted_ones_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8778 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_217)   --->   "%and_ln937_217 = and i1 %carry_435, i1 %Range1_all_ones_433"   --->   Operation 8778 'and' 'and_ln937_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8779 [1/1] (0.00ns) (grouped into LUT with out node overflow_433)   --->   "%xor_ln941_650 = xor i1 %deleted_zeros_217, i1 1"   --->   Operation 8779 'xor' 'xor_ln941_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8780 [1/1] (0.00ns) (grouped into LUT with out node overflow_433)   --->   "%or_ln941_217 = or i1 %p_Result_1094, i1 %xor_ln941_650"   --->   Operation 8780 'or' 'or_ln941_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8781 [1/1] (0.00ns) (grouped into LUT with out node overflow_433)   --->   "%xor_ln941_651 = xor i1 %p_Result_1092, i1 1"   --->   Operation 8781 'xor' 'xor_ln941_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8782 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_433 = and i1 %or_ln941_217, i1 %xor_ln941_651"   --->   Operation 8782 'and' 'overflow_433' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8783 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_217)   --->   "%xor_ln942_435 = xor i1 %deleted_ones_433, i1 1"   --->   Operation 8783 'xor' 'xor_ln942_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8784 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_217 = or i1 %xor_ln942_434, i1 %xor_ln942_435"   --->   Operation 8784 'or' 'or_ln942_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8785 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_217)   --->   "%xor_ln942_729 = xor i1 %and_ln937_217, i1 %or_ln942_217"   --->   Operation 8785 'xor' 'xor_ln942_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8786 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_217)   --->   "%underflow_217 = and i1 %xor_ln942_729, i1 %p_Result_1092"   --->   Operation 8786 'and' 'underflow_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8787 [1/1] (0.00ns) (grouped into LUT with out node tp_V_653)   --->   "%select_ln392_650 = select i1 %overflow_433, i16 32767, i16 32768"   --->   Operation 8787 'select' 'select_ln392_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8788 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_217 = or i1 %overflow_433, i1 %underflow_217"   --->   Operation 8788 'or' 'or_ln392_217' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8789 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_653 = select i1 %or_ln392_217, i16 %select_ln392_650, i16 %tp_V_652"   --->   Operation 8789 'select' 'tp_V_653' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8790 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_482 = mul i32 %sext_ln1317_6, i32 %sext_ln198_90"   --->   Operation 8790 'mul' 'r_V_482' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8791 [1/1] (0.00ns)   --->   "%p_Result_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_482, i32 31"   --->   Operation 8791 'bitselect' 'p_Result_1097' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8792 [1/1] (0.00ns)   --->   "%tp_V_654 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_482, i32 10, i32 25"   --->   Operation 8792 'partselect' 'tp_V_654' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8793 [1/1] (0.00ns)   --->   "%p_Result_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_482, i32 25"   --->   Operation 8793 'bitselect' 'p_Result_1098' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8794 [1/1] (0.00ns)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_482, i32 9"   --->   Operation 8794 'bitselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8795 [1/1] (0.00ns)   --->   "%zext_ln423_218 = zext i1 %tmp_1643"   --->   Operation 8795 'zext' 'zext_ln423_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8796 [1/1] (0.85ns)   --->   "%tp_V_655 = add i16 %zext_ln423_218, i16 %tp_V_654"   --->   Operation 8796 'add' 'tp_V_655' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8797 [1/1] (0.00ns)   --->   "%p_Result_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_655, i32 15"   --->   Operation 8797 'bitselect' 'p_Result_1099' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8798 [1/1] (0.28ns)   --->   "%xor_ln942_436 = xor i1 %p_Result_1099, i1 1"   --->   Operation 8798 'xor' 'xor_ln942_436' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8799 [1/1] (0.28ns)   --->   "%carry_437 = and i1 %p_Result_1098, i1 %xor_ln942_436"   --->   Operation 8799 'and' 'carry_437' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8800 [1/1] (0.00ns)   --->   "%tmp_663 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_482, i32 27, i32 31"   --->   Operation 8800 'partselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8801 [1/1] (0.75ns)   --->   "%Range2_all_ones_218 = icmp_eq  i5 %tmp_663, i5 31"   --->   Operation 8801 'icmp' 'Range2_all_ones_218' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8802 [1/1] (0.00ns)   --->   "%tmp_665 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_482, i32 26, i32 31"   --->   Operation 8802 'partselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8803 [1/1] (0.78ns)   --->   "%Range1_all_ones_435 = icmp_eq  i6 %tmp_665, i6 63"   --->   Operation 8803 'icmp' 'Range1_all_ones_435' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8804 [1/1] (0.78ns)   --->   "%Range1_all_zeros_218 = icmp_eq  i6 %tmp_665, i6 0"   --->   Operation 8804 'icmp' 'Range1_all_zeros_218' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8805 [1/1] (0.00ns) (grouped into LUT with out node overflow_435)   --->   "%deleted_zeros_218 = select i1 %carry_437, i1 %Range1_all_ones_435, i1 %Range1_all_zeros_218"   --->   Operation 8805 'select' 'deleted_zeros_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8806 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_218)   --->   "%tmp_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_482, i32 26"   --->   Operation 8806 'bitselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8807 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_218)   --->   "%xor_ln936_218 = xor i1 %tmp_1645, i1 1"   --->   Operation 8807 'xor' 'xor_ln936_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8808 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_218)   --->   "%and_ln936_218 = and i1 %Range2_all_ones_218, i1 %xor_ln936_218"   --->   Operation 8808 'and' 'and_ln936_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8809 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_218)   --->   "%deleted_ones_435 = select i1 %carry_437, i1 %and_ln936_218, i1 %Range1_all_ones_435"   --->   Operation 8809 'select' 'deleted_ones_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8810 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_218)   --->   "%and_ln937_218 = and i1 %carry_437, i1 %Range1_all_ones_435"   --->   Operation 8810 'and' 'and_ln937_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8811 [1/1] (0.00ns) (grouped into LUT with out node overflow_435)   --->   "%xor_ln941_653 = xor i1 %deleted_zeros_218, i1 1"   --->   Operation 8811 'xor' 'xor_ln941_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8812 [1/1] (0.00ns) (grouped into LUT with out node overflow_435)   --->   "%or_ln941_218 = or i1 %p_Result_1099, i1 %xor_ln941_653"   --->   Operation 8812 'or' 'or_ln941_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8813 [1/1] (0.00ns) (grouped into LUT with out node overflow_435)   --->   "%xor_ln941_654 = xor i1 %p_Result_1097, i1 1"   --->   Operation 8813 'xor' 'xor_ln941_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8814 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_435 = and i1 %or_ln941_218, i1 %xor_ln941_654"   --->   Operation 8814 'and' 'overflow_435' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8815 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_218)   --->   "%xor_ln942_437 = xor i1 %deleted_ones_435, i1 1"   --->   Operation 8815 'xor' 'xor_ln942_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8816 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_218 = or i1 %xor_ln942_436, i1 %xor_ln942_437"   --->   Operation 8816 'or' 'or_ln942_218' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8817 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_218)   --->   "%xor_ln942_730 = xor i1 %and_ln937_218, i1 %or_ln942_218"   --->   Operation 8817 'xor' 'xor_ln942_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8818 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_218)   --->   "%underflow_218 = and i1 %xor_ln942_730, i1 %p_Result_1097"   --->   Operation 8818 'and' 'underflow_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8819 [1/1] (0.00ns) (grouped into LUT with out node tp_V_656)   --->   "%select_ln392_653 = select i1 %overflow_435, i16 32767, i16 32768"   --->   Operation 8819 'select' 'select_ln392_653' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8820 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_218 = or i1 %overflow_435, i1 %underflow_218"   --->   Operation 8820 'or' 'or_ln392_218' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8821 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_656 = select i1 %or_ln392_218, i16 %select_ln392_653, i16 %tp_V_655"   --->   Operation 8821 'select' 'tp_V_656' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8822 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_483 = mul i32 %sext_ln1317_7, i32 %sext_ln198_91"   --->   Operation 8822 'mul' 'r_V_483' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8823 [1/1] (0.00ns)   --->   "%p_Result_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_483, i32 31"   --->   Operation 8823 'bitselect' 'p_Result_1102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8824 [1/1] (0.00ns)   --->   "%tp_V_657 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_483, i32 10, i32 25"   --->   Operation 8824 'partselect' 'tp_V_657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8825 [1/1] (0.00ns)   --->   "%p_Result_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_483, i32 25"   --->   Operation 8825 'bitselect' 'p_Result_1103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8826 [1/1] (0.00ns)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_483, i32 9"   --->   Operation 8826 'bitselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8827 [1/1] (0.00ns)   --->   "%zext_ln423_219 = zext i1 %tmp_1650"   --->   Operation 8827 'zext' 'zext_ln423_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8828 [1/1] (0.85ns)   --->   "%tp_V_658 = add i16 %zext_ln423_219, i16 %tp_V_657"   --->   Operation 8828 'add' 'tp_V_658' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8829 [1/1] (0.00ns)   --->   "%p_Result_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_658, i32 15"   --->   Operation 8829 'bitselect' 'p_Result_1104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8830 [1/1] (0.28ns)   --->   "%xor_ln942_438 = xor i1 %p_Result_1104, i1 1"   --->   Operation 8830 'xor' 'xor_ln942_438' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8831 [1/1] (0.28ns)   --->   "%carry_439 = and i1 %p_Result_1103, i1 %xor_ln942_438"   --->   Operation 8831 'and' 'carry_439' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8832 [1/1] (0.00ns)   --->   "%tmp_666 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_483, i32 27, i32 31"   --->   Operation 8832 'partselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8833 [1/1] (0.75ns)   --->   "%Range2_all_ones_219 = icmp_eq  i5 %tmp_666, i5 31"   --->   Operation 8833 'icmp' 'Range2_all_ones_219' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8834 [1/1] (0.00ns)   --->   "%tmp_667 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_483, i32 26, i32 31"   --->   Operation 8834 'partselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8835 [1/1] (0.78ns)   --->   "%Range1_all_ones_437 = icmp_eq  i6 %tmp_667, i6 63"   --->   Operation 8835 'icmp' 'Range1_all_ones_437' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8836 [1/1] (0.78ns)   --->   "%Range1_all_zeros_219 = icmp_eq  i6 %tmp_667, i6 0"   --->   Operation 8836 'icmp' 'Range1_all_zeros_219' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8837 [1/1] (0.00ns) (grouped into LUT with out node overflow_437)   --->   "%deleted_zeros_219 = select i1 %carry_439, i1 %Range1_all_ones_437, i1 %Range1_all_zeros_219"   --->   Operation 8837 'select' 'deleted_zeros_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8838 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_219)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_483, i32 26"   --->   Operation 8838 'bitselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8839 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_219)   --->   "%xor_ln936_219 = xor i1 %tmp_1652, i1 1"   --->   Operation 8839 'xor' 'xor_ln936_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8840 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_219)   --->   "%and_ln936_219 = and i1 %Range2_all_ones_219, i1 %xor_ln936_219"   --->   Operation 8840 'and' 'and_ln936_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8841 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_219)   --->   "%deleted_ones_437 = select i1 %carry_439, i1 %and_ln936_219, i1 %Range1_all_ones_437"   --->   Operation 8841 'select' 'deleted_ones_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8842 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_219)   --->   "%and_ln937_219 = and i1 %carry_439, i1 %Range1_all_ones_437"   --->   Operation 8842 'and' 'and_ln937_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8843 [1/1] (0.00ns) (grouped into LUT with out node overflow_437)   --->   "%xor_ln941_656 = xor i1 %deleted_zeros_219, i1 1"   --->   Operation 8843 'xor' 'xor_ln941_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8844 [1/1] (0.00ns) (grouped into LUT with out node overflow_437)   --->   "%or_ln941_219 = or i1 %p_Result_1104, i1 %xor_ln941_656"   --->   Operation 8844 'or' 'or_ln941_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8845 [1/1] (0.00ns) (grouped into LUT with out node overflow_437)   --->   "%xor_ln941_657 = xor i1 %p_Result_1102, i1 1"   --->   Operation 8845 'xor' 'xor_ln941_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8846 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_437 = and i1 %or_ln941_219, i1 %xor_ln941_657"   --->   Operation 8846 'and' 'overflow_437' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8847 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_219)   --->   "%xor_ln942_439 = xor i1 %deleted_ones_437, i1 1"   --->   Operation 8847 'xor' 'xor_ln942_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8848 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_219 = or i1 %xor_ln942_438, i1 %xor_ln942_439"   --->   Operation 8848 'or' 'or_ln942_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8849 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_219)   --->   "%xor_ln942_731 = xor i1 %and_ln937_219, i1 %or_ln942_219"   --->   Operation 8849 'xor' 'xor_ln942_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8850 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_219)   --->   "%underflow_219 = and i1 %xor_ln942_731, i1 %p_Result_1102"   --->   Operation 8850 'and' 'underflow_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8851 [1/1] (0.00ns) (grouped into LUT with out node tp_V_659)   --->   "%select_ln392_656 = select i1 %overflow_437, i16 32767, i16 32768"   --->   Operation 8851 'select' 'select_ln392_656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8852 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_219 = or i1 %overflow_437, i1 %underflow_219"   --->   Operation 8852 'or' 'or_ln392_219' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8853 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_659 = select i1 %or_ln392_219, i16 %select_ln392_656, i16 %tp_V_658"   --->   Operation 8853 'select' 'tp_V_659' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8854 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_484 = mul i32 %sext_ln1317_4, i32 %sext_ln198_92"   --->   Operation 8854 'mul' 'r_V_484' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8855 [1/1] (0.00ns)   --->   "%p_Result_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_484, i32 31"   --->   Operation 8855 'bitselect' 'p_Result_1109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8856 [1/1] (0.00ns)   --->   "%tp_V_660 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_484, i32 10, i32 25"   --->   Operation 8856 'partselect' 'tp_V_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8857 [1/1] (0.00ns)   --->   "%p_Result_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_484, i32 25"   --->   Operation 8857 'bitselect' 'p_Result_1110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8858 [1/1] (0.00ns)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_484, i32 9"   --->   Operation 8858 'bitselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8859 [1/1] (0.00ns)   --->   "%zext_ln423_220 = zext i1 %tmp_1659"   --->   Operation 8859 'zext' 'zext_ln423_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8860 [1/1] (0.85ns)   --->   "%tp_V_661 = add i16 %zext_ln423_220, i16 %tp_V_660"   --->   Operation 8860 'add' 'tp_V_661' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8861 [1/1] (0.00ns)   --->   "%p_Result_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_661, i32 15"   --->   Operation 8861 'bitselect' 'p_Result_1111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8862 [1/1] (0.28ns)   --->   "%xor_ln942_440 = xor i1 %p_Result_1111, i1 1"   --->   Operation 8862 'xor' 'xor_ln942_440' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8863 [1/1] (0.28ns)   --->   "%carry_441 = and i1 %p_Result_1110, i1 %xor_ln942_440"   --->   Operation 8863 'and' 'carry_441' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8864 [1/1] (0.00ns)   --->   "%tmp_668 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_484, i32 27, i32 31"   --->   Operation 8864 'partselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8865 [1/1] (0.75ns)   --->   "%Range2_all_ones_220 = icmp_eq  i5 %tmp_668, i5 31"   --->   Operation 8865 'icmp' 'Range2_all_ones_220' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8866 [1/1] (0.00ns)   --->   "%tmp_671 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_484, i32 26, i32 31"   --->   Operation 8866 'partselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8867 [1/1] (0.78ns)   --->   "%Range1_all_ones_440 = icmp_eq  i6 %tmp_671, i6 63"   --->   Operation 8867 'icmp' 'Range1_all_ones_440' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8868 [1/1] (0.78ns)   --->   "%Range1_all_zeros_220 = icmp_eq  i6 %tmp_671, i6 0"   --->   Operation 8868 'icmp' 'Range1_all_zeros_220' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8869 [1/1] (0.00ns) (grouped into LUT with out node overflow_440)   --->   "%deleted_zeros_220 = select i1 %carry_441, i1 %Range1_all_ones_440, i1 %Range1_all_zeros_220"   --->   Operation 8869 'select' 'deleted_zeros_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8870 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_220)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_484, i32 26"   --->   Operation 8870 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8871 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_220)   --->   "%xor_ln936_220 = xor i1 %tmp_1661, i1 1"   --->   Operation 8871 'xor' 'xor_ln936_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8872 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_220)   --->   "%and_ln936_220 = and i1 %Range2_all_ones_220, i1 %xor_ln936_220"   --->   Operation 8872 'and' 'and_ln936_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8873 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_220)   --->   "%deleted_ones_440 = select i1 %carry_441, i1 %and_ln936_220, i1 %Range1_all_ones_440"   --->   Operation 8873 'select' 'deleted_ones_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8874 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_220)   --->   "%and_ln937_220 = and i1 %carry_441, i1 %Range1_all_ones_440"   --->   Operation 8874 'and' 'and_ln937_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8875 [1/1] (0.00ns) (grouped into LUT with out node overflow_440)   --->   "%xor_ln941_660 = xor i1 %deleted_zeros_220, i1 1"   --->   Operation 8875 'xor' 'xor_ln941_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8876 [1/1] (0.00ns) (grouped into LUT with out node overflow_440)   --->   "%or_ln941_220 = or i1 %p_Result_1111, i1 %xor_ln941_660"   --->   Operation 8876 'or' 'or_ln941_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8877 [1/1] (0.00ns) (grouped into LUT with out node overflow_440)   --->   "%xor_ln941_661 = xor i1 %p_Result_1109, i1 1"   --->   Operation 8877 'xor' 'xor_ln941_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8878 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_440 = and i1 %or_ln941_220, i1 %xor_ln941_661"   --->   Operation 8878 'and' 'overflow_440' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8879 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_220)   --->   "%xor_ln942_441 = xor i1 %deleted_ones_440, i1 1"   --->   Operation 8879 'xor' 'xor_ln942_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8880 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_220 = or i1 %xor_ln942_440, i1 %xor_ln942_441"   --->   Operation 8880 'or' 'or_ln942_220' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8881 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_220)   --->   "%xor_ln942_732 = xor i1 %and_ln937_220, i1 %or_ln942_220"   --->   Operation 8881 'xor' 'xor_ln942_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8882 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_220)   --->   "%underflow_220 = and i1 %xor_ln942_732, i1 %p_Result_1109"   --->   Operation 8882 'and' 'underflow_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8883 [1/1] (0.00ns) (grouped into LUT with out node tp_V_662)   --->   "%select_ln392_660 = select i1 %overflow_440, i16 32767, i16 32768"   --->   Operation 8883 'select' 'select_ln392_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8884 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_220 = or i1 %overflow_440, i1 %underflow_220"   --->   Operation 8884 'or' 'or_ln392_220' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8885 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_662 = select i1 %or_ln392_220, i16 %select_ln392_660, i16 %tp_V_661"   --->   Operation 8885 'select' 'tp_V_662' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8886 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_485 = mul i32 %sext_ln1317_5, i32 %sext_ln198_93"   --->   Operation 8886 'mul' 'r_V_485' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8887 [1/1] (0.00ns)   --->   "%p_Result_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_485, i32 31"   --->   Operation 8887 'bitselect' 'p_Result_1112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8888 [1/1] (0.00ns)   --->   "%tp_V_663 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_485, i32 10, i32 25"   --->   Operation 8888 'partselect' 'tp_V_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8889 [1/1] (0.00ns)   --->   "%p_Result_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_485, i32 25"   --->   Operation 8889 'bitselect' 'p_Result_1113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8890 [1/1] (0.00ns)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_485, i32 9"   --->   Operation 8890 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8891 [1/1] (0.00ns)   --->   "%zext_ln423_221 = zext i1 %tmp_1664"   --->   Operation 8891 'zext' 'zext_ln423_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8892 [1/1] (0.85ns)   --->   "%tp_V_664 = add i16 %zext_ln423_221, i16 %tp_V_663"   --->   Operation 8892 'add' 'tp_V_664' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8893 [1/1] (0.00ns)   --->   "%p_Result_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_664, i32 15"   --->   Operation 8893 'bitselect' 'p_Result_1114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8894 [1/1] (0.28ns)   --->   "%xor_ln942_442 = xor i1 %p_Result_1114, i1 1"   --->   Operation 8894 'xor' 'xor_ln942_442' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8895 [1/1] (0.28ns)   --->   "%carry_443 = and i1 %p_Result_1113, i1 %xor_ln942_442"   --->   Operation 8895 'and' 'carry_443' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8896 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_485, i32 27, i32 31"   --->   Operation 8896 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8897 [1/1] (0.75ns)   --->   "%Range2_all_ones_221 = icmp_eq  i5 %tmp_673, i5 31"   --->   Operation 8897 'icmp' 'Range2_all_ones_221' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8898 [1/1] (0.00ns)   --->   "%tmp_674 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_485, i32 26, i32 31"   --->   Operation 8898 'partselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8899 [1/1] (0.78ns)   --->   "%Range1_all_ones_441 = icmp_eq  i6 %tmp_674, i6 63"   --->   Operation 8899 'icmp' 'Range1_all_ones_441' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8900 [1/1] (0.78ns)   --->   "%Range1_all_zeros_221 = icmp_eq  i6 %tmp_674, i6 0"   --->   Operation 8900 'icmp' 'Range1_all_zeros_221' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8901 [1/1] (0.00ns) (grouped into LUT with out node overflow_441)   --->   "%deleted_zeros_221 = select i1 %carry_443, i1 %Range1_all_ones_441, i1 %Range1_all_zeros_221"   --->   Operation 8901 'select' 'deleted_zeros_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8902 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_221)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_485, i32 26"   --->   Operation 8902 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8903 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_221)   --->   "%xor_ln936_221 = xor i1 %tmp_1666, i1 1"   --->   Operation 8903 'xor' 'xor_ln936_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8904 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_221)   --->   "%and_ln936_221 = and i1 %Range2_all_ones_221, i1 %xor_ln936_221"   --->   Operation 8904 'and' 'and_ln936_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8905 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_221)   --->   "%deleted_ones_441 = select i1 %carry_443, i1 %and_ln936_221, i1 %Range1_all_ones_441"   --->   Operation 8905 'select' 'deleted_ones_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8906 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_221)   --->   "%and_ln937_221 = and i1 %carry_443, i1 %Range1_all_ones_441"   --->   Operation 8906 'and' 'and_ln937_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8907 [1/1] (0.00ns) (grouped into LUT with out node overflow_441)   --->   "%xor_ln941_662 = xor i1 %deleted_zeros_221, i1 1"   --->   Operation 8907 'xor' 'xor_ln941_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8908 [1/1] (0.00ns) (grouped into LUT with out node overflow_441)   --->   "%or_ln941_221 = or i1 %p_Result_1114, i1 %xor_ln941_662"   --->   Operation 8908 'or' 'or_ln941_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8909 [1/1] (0.00ns) (grouped into LUT with out node overflow_441)   --->   "%xor_ln941_663 = xor i1 %p_Result_1112, i1 1"   --->   Operation 8909 'xor' 'xor_ln941_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8910 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_441 = and i1 %or_ln941_221, i1 %xor_ln941_663"   --->   Operation 8910 'and' 'overflow_441' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8911 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_221)   --->   "%xor_ln942_443 = xor i1 %deleted_ones_441, i1 1"   --->   Operation 8911 'xor' 'xor_ln942_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8912 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_221 = or i1 %xor_ln942_442, i1 %xor_ln942_443"   --->   Operation 8912 'or' 'or_ln942_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8913 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_221)   --->   "%xor_ln942_733 = xor i1 %and_ln937_221, i1 %or_ln942_221"   --->   Operation 8913 'xor' 'xor_ln942_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8914 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_221)   --->   "%underflow_221 = and i1 %xor_ln942_733, i1 %p_Result_1112"   --->   Operation 8914 'and' 'underflow_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8915 [1/1] (0.00ns) (grouped into LUT with out node tp_V_665)   --->   "%select_ln392_662 = select i1 %overflow_441, i16 32767, i16 32768"   --->   Operation 8915 'select' 'select_ln392_662' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8916 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_221 = or i1 %overflow_441, i1 %underflow_221"   --->   Operation 8916 'or' 'or_ln392_221' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8917 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_665 = select i1 %or_ln392_221, i16 %select_ln392_662, i16 %tp_V_664"   --->   Operation 8917 'select' 'tp_V_665' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8918 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_486 = mul i32 %sext_ln1317_6, i32 %sext_ln198_94"   --->   Operation 8918 'mul' 'r_V_486' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8919 [1/1] (0.00ns)   --->   "%p_Result_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_486, i32 31"   --->   Operation 8919 'bitselect' 'p_Result_1117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8920 [1/1] (0.00ns)   --->   "%tp_V_666 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_486, i32 10, i32 25"   --->   Operation 8920 'partselect' 'tp_V_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8921 [1/1] (0.00ns)   --->   "%p_Result_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_486, i32 25"   --->   Operation 8921 'bitselect' 'p_Result_1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8922 [1/1] (0.00ns)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_486, i32 9"   --->   Operation 8922 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8923 [1/1] (0.00ns)   --->   "%zext_ln423_222 = zext i1 %tmp_1671"   --->   Operation 8923 'zext' 'zext_ln423_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8924 [1/1] (0.85ns)   --->   "%tp_V_667 = add i16 %zext_ln423_222, i16 %tp_V_666"   --->   Operation 8924 'add' 'tp_V_667' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8925 [1/1] (0.00ns)   --->   "%p_Result_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_667, i32 15"   --->   Operation 8925 'bitselect' 'p_Result_1119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8926 [1/1] (0.28ns)   --->   "%xor_ln942_444 = xor i1 %p_Result_1119, i1 1"   --->   Operation 8926 'xor' 'xor_ln942_444' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8927 [1/1] (0.28ns)   --->   "%carry_445 = and i1 %p_Result_1118, i1 %xor_ln942_444"   --->   Operation 8927 'and' 'carry_445' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8928 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_486, i32 27, i32 31"   --->   Operation 8928 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8929 [1/1] (0.75ns)   --->   "%Range2_all_ones_222 = icmp_eq  i5 %tmp_675, i5 31"   --->   Operation 8929 'icmp' 'Range2_all_ones_222' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8930 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_486, i32 26, i32 31"   --->   Operation 8930 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8931 [1/1] (0.78ns)   --->   "%Range1_all_ones_443 = icmp_eq  i6 %tmp_676, i6 63"   --->   Operation 8931 'icmp' 'Range1_all_ones_443' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8932 [1/1] (0.78ns)   --->   "%Range1_all_zeros_222 = icmp_eq  i6 %tmp_676, i6 0"   --->   Operation 8932 'icmp' 'Range1_all_zeros_222' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8933 [1/1] (0.00ns) (grouped into LUT with out node overflow_443)   --->   "%deleted_zeros_222 = select i1 %carry_445, i1 %Range1_all_ones_443, i1 %Range1_all_zeros_222"   --->   Operation 8933 'select' 'deleted_zeros_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8934 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_222)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_486, i32 26"   --->   Operation 8934 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8935 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_222)   --->   "%xor_ln936_222 = xor i1 %tmp_1673, i1 1"   --->   Operation 8935 'xor' 'xor_ln936_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8936 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_222)   --->   "%and_ln936_222 = and i1 %Range2_all_ones_222, i1 %xor_ln936_222"   --->   Operation 8936 'and' 'and_ln936_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8937 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_222)   --->   "%deleted_ones_443 = select i1 %carry_445, i1 %and_ln936_222, i1 %Range1_all_ones_443"   --->   Operation 8937 'select' 'deleted_ones_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8938 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_222)   --->   "%and_ln937_222 = and i1 %carry_445, i1 %Range1_all_ones_443"   --->   Operation 8938 'and' 'and_ln937_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8939 [1/1] (0.00ns) (grouped into LUT with out node overflow_443)   --->   "%xor_ln941_665 = xor i1 %deleted_zeros_222, i1 1"   --->   Operation 8939 'xor' 'xor_ln941_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8940 [1/1] (0.00ns) (grouped into LUT with out node overflow_443)   --->   "%or_ln941_222 = or i1 %p_Result_1119, i1 %xor_ln941_665"   --->   Operation 8940 'or' 'or_ln941_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8941 [1/1] (0.00ns) (grouped into LUT with out node overflow_443)   --->   "%xor_ln941_666 = xor i1 %p_Result_1117, i1 1"   --->   Operation 8941 'xor' 'xor_ln941_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8942 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_443 = and i1 %or_ln941_222, i1 %xor_ln941_666"   --->   Operation 8942 'and' 'overflow_443' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8943 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_222)   --->   "%xor_ln942_445 = xor i1 %deleted_ones_443, i1 1"   --->   Operation 8943 'xor' 'xor_ln942_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8944 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_222 = or i1 %xor_ln942_444, i1 %xor_ln942_445"   --->   Operation 8944 'or' 'or_ln942_222' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8945 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_222)   --->   "%xor_ln942_734 = xor i1 %and_ln937_222, i1 %or_ln942_222"   --->   Operation 8945 'xor' 'xor_ln942_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8946 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_222)   --->   "%underflow_222 = and i1 %xor_ln942_734, i1 %p_Result_1117"   --->   Operation 8946 'and' 'underflow_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8947 [1/1] (0.00ns) (grouped into LUT with out node tp_V_668)   --->   "%select_ln392_665 = select i1 %overflow_443, i16 32767, i16 32768"   --->   Operation 8947 'select' 'select_ln392_665' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8948 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_222 = or i1 %overflow_443, i1 %underflow_222"   --->   Operation 8948 'or' 'or_ln392_222' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8949 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_668 = select i1 %or_ln392_222, i16 %select_ln392_665, i16 %tp_V_667"   --->   Operation 8949 'select' 'tp_V_668' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8950 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_487 = mul i32 %sext_ln1317_7, i32 %sext_ln198_95"   --->   Operation 8950 'mul' 'r_V_487' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8951 [1/1] (0.00ns)   --->   "%p_Result_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_487, i32 31"   --->   Operation 8951 'bitselect' 'p_Result_1122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8952 [1/1] (0.00ns)   --->   "%tp_V_669 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_487, i32 10, i32 25"   --->   Operation 8952 'partselect' 'tp_V_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8953 [1/1] (0.00ns)   --->   "%p_Result_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_487, i32 25"   --->   Operation 8953 'bitselect' 'p_Result_1123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8954 [1/1] (0.00ns)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_487, i32 9"   --->   Operation 8954 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8955 [1/1] (0.00ns)   --->   "%zext_ln423_223 = zext i1 %tmp_1678"   --->   Operation 8955 'zext' 'zext_ln423_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8956 [1/1] (0.85ns)   --->   "%tp_V_670 = add i16 %zext_ln423_223, i16 %tp_V_669"   --->   Operation 8956 'add' 'tp_V_670' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8957 [1/1] (0.00ns)   --->   "%p_Result_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_670, i32 15"   --->   Operation 8957 'bitselect' 'p_Result_1124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8958 [1/1] (0.28ns)   --->   "%xor_ln942_446 = xor i1 %p_Result_1124, i1 1"   --->   Operation 8958 'xor' 'xor_ln942_446' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8959 [1/1] (0.28ns)   --->   "%carry_447 = and i1 %p_Result_1123, i1 %xor_ln942_446"   --->   Operation 8959 'and' 'carry_447' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8960 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_487, i32 27, i32 31"   --->   Operation 8960 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8961 [1/1] (0.75ns)   --->   "%Range2_all_ones_223 = icmp_eq  i5 %tmp_677, i5 31"   --->   Operation 8961 'icmp' 'Range2_all_ones_223' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8962 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_487, i32 26, i32 31"   --->   Operation 8962 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8963 [1/1] (0.78ns)   --->   "%Range1_all_ones_445 = icmp_eq  i6 %tmp_678, i6 63"   --->   Operation 8963 'icmp' 'Range1_all_ones_445' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8964 [1/1] (0.78ns)   --->   "%Range1_all_zeros_223 = icmp_eq  i6 %tmp_678, i6 0"   --->   Operation 8964 'icmp' 'Range1_all_zeros_223' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8965 [1/1] (0.00ns) (grouped into LUT with out node overflow_445)   --->   "%deleted_zeros_223 = select i1 %carry_447, i1 %Range1_all_ones_445, i1 %Range1_all_zeros_223"   --->   Operation 8965 'select' 'deleted_zeros_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8966 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_223)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_487, i32 26"   --->   Operation 8966 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8967 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_223)   --->   "%xor_ln936_223 = xor i1 %tmp_1680, i1 1"   --->   Operation 8967 'xor' 'xor_ln936_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8968 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_223)   --->   "%and_ln936_223 = and i1 %Range2_all_ones_223, i1 %xor_ln936_223"   --->   Operation 8968 'and' 'and_ln936_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8969 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_223)   --->   "%deleted_ones_445 = select i1 %carry_447, i1 %and_ln936_223, i1 %Range1_all_ones_445"   --->   Operation 8969 'select' 'deleted_ones_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8970 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_223)   --->   "%and_ln937_223 = and i1 %carry_447, i1 %Range1_all_ones_445"   --->   Operation 8970 'and' 'and_ln937_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8971 [1/1] (0.00ns) (grouped into LUT with out node overflow_445)   --->   "%xor_ln941_668 = xor i1 %deleted_zeros_223, i1 1"   --->   Operation 8971 'xor' 'xor_ln941_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8972 [1/1] (0.00ns) (grouped into LUT with out node overflow_445)   --->   "%or_ln941_223 = or i1 %p_Result_1124, i1 %xor_ln941_668"   --->   Operation 8972 'or' 'or_ln941_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8973 [1/1] (0.00ns) (grouped into LUT with out node overflow_445)   --->   "%xor_ln941_669 = xor i1 %p_Result_1122, i1 1"   --->   Operation 8973 'xor' 'xor_ln941_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8974 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_445 = and i1 %or_ln941_223, i1 %xor_ln941_669"   --->   Operation 8974 'and' 'overflow_445' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8975 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_223)   --->   "%xor_ln942_447 = xor i1 %deleted_ones_445, i1 1"   --->   Operation 8975 'xor' 'xor_ln942_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8976 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_223 = or i1 %xor_ln942_446, i1 %xor_ln942_447"   --->   Operation 8976 'or' 'or_ln942_223' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8977 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_223)   --->   "%xor_ln942_735 = xor i1 %and_ln937_223, i1 %or_ln942_223"   --->   Operation 8977 'xor' 'xor_ln942_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8978 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_223)   --->   "%underflow_223 = and i1 %xor_ln942_735, i1 %p_Result_1122"   --->   Operation 8978 'and' 'underflow_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8979 [1/1] (0.00ns) (grouped into LUT with out node tp_V_671)   --->   "%select_ln392_668 = select i1 %overflow_445, i16 32767, i16 32768"   --->   Operation 8979 'select' 'select_ln392_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8980 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_223 = or i1 %overflow_445, i1 %underflow_223"   --->   Operation 8980 'or' 'or_ln392_223' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8981 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_671 = select i1 %or_ln392_223, i16 %select_ln392_668, i16 %tp_V_670"   --->   Operation 8981 'select' 'tp_V_671' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8982 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_488 = mul i32 %sext_ln1317_4, i32 %sext_ln198_96"   --->   Operation 8982 'mul' 'r_V_488' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 8983 [1/1] (0.00ns)   --->   "%p_Result_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_488, i32 31"   --->   Operation 8983 'bitselect' 'p_Result_1129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8984 [1/1] (0.00ns)   --->   "%tp_V_672 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_488, i32 10, i32 25"   --->   Operation 8984 'partselect' 'tp_V_672' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8985 [1/1] (0.00ns)   --->   "%p_Result_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_488, i32 25"   --->   Operation 8985 'bitselect' 'p_Result_1130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8986 [1/1] (0.00ns)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_488, i32 9"   --->   Operation 8986 'bitselect' 'tmp_1687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8987 [1/1] (0.00ns)   --->   "%zext_ln423_224 = zext i1 %tmp_1687"   --->   Operation 8987 'zext' 'zext_ln423_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8988 [1/1] (0.85ns)   --->   "%tp_V_673 = add i16 %zext_ln423_224, i16 %tp_V_672"   --->   Operation 8988 'add' 'tp_V_673' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8989 [1/1] (0.00ns)   --->   "%p_Result_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_673, i32 15"   --->   Operation 8989 'bitselect' 'p_Result_1131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8990 [1/1] (0.28ns)   --->   "%xor_ln942_448 = xor i1 %p_Result_1131, i1 1"   --->   Operation 8990 'xor' 'xor_ln942_448' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8991 [1/1] (0.28ns)   --->   "%carry_449 = and i1 %p_Result_1130, i1 %xor_ln942_448"   --->   Operation 8991 'and' 'carry_449' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8992 [1/1] (0.00ns)   --->   "%tmp_680 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_488, i32 27, i32 31"   --->   Operation 8992 'partselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8993 [1/1] (0.75ns)   --->   "%Range2_all_ones_224 = icmp_eq  i5 %tmp_680, i5 31"   --->   Operation 8993 'icmp' 'Range2_all_ones_224' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8994 [1/1] (0.00ns)   --->   "%tmp_682 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_488, i32 26, i32 31"   --->   Operation 8994 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8995 [1/1] (0.78ns)   --->   "%Range1_all_ones_448 = icmp_eq  i6 %tmp_682, i6 63"   --->   Operation 8995 'icmp' 'Range1_all_ones_448' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8996 [1/1] (0.78ns)   --->   "%Range1_all_zeros_224 = icmp_eq  i6 %tmp_682, i6 0"   --->   Operation 8996 'icmp' 'Range1_all_zeros_224' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 8997 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%deleted_zeros_224 = select i1 %carry_449, i1 %Range1_all_ones_448, i1 %Range1_all_zeros_224"   --->   Operation 8997 'select' 'deleted_zeros_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 8998 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_224)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_488, i32 26"   --->   Operation 8998 'bitselect' 'tmp_1689' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 8999 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_224)   --->   "%xor_ln936_224 = xor i1 %tmp_1689, i1 1"   --->   Operation 8999 'xor' 'xor_ln936_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9000 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_224)   --->   "%and_ln936_224 = and i1 %Range2_all_ones_224, i1 %xor_ln936_224"   --->   Operation 9000 'and' 'and_ln936_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9001 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_224)   --->   "%deleted_ones_448 = select i1 %carry_449, i1 %and_ln936_224, i1 %Range1_all_ones_448"   --->   Operation 9001 'select' 'deleted_ones_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9002 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_224)   --->   "%and_ln937_224 = and i1 %carry_449, i1 %Range1_all_ones_448"   --->   Operation 9002 'and' 'and_ln937_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9003 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%xor_ln941_672 = xor i1 %deleted_zeros_224, i1 1"   --->   Operation 9003 'xor' 'xor_ln941_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9004 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%or_ln941_224 = or i1 %p_Result_1131, i1 %xor_ln941_672"   --->   Operation 9004 'or' 'or_ln941_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9005 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%xor_ln941_673 = xor i1 %p_Result_1129, i1 1"   --->   Operation 9005 'xor' 'xor_ln941_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9006 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_448 = and i1 %or_ln941_224, i1 %xor_ln941_673"   --->   Operation 9006 'and' 'overflow_448' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9007 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_224)   --->   "%xor_ln942_449 = xor i1 %deleted_ones_448, i1 1"   --->   Operation 9007 'xor' 'xor_ln942_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9008 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_224 = or i1 %xor_ln942_448, i1 %xor_ln942_449"   --->   Operation 9008 'or' 'or_ln942_224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9009 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_224)   --->   "%xor_ln942_736 = xor i1 %and_ln937_224, i1 %or_ln942_224"   --->   Operation 9009 'xor' 'xor_ln942_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9010 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_224)   --->   "%underflow_224 = and i1 %xor_ln942_736, i1 %p_Result_1129"   --->   Operation 9010 'and' 'underflow_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9011 [1/1] (0.00ns) (grouped into LUT with out node tp_V_674)   --->   "%select_ln392_672 = select i1 %overflow_448, i16 32767, i16 32768"   --->   Operation 9011 'select' 'select_ln392_672' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9012 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_224 = or i1 %overflow_448, i1 %underflow_224"   --->   Operation 9012 'or' 'or_ln392_224' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9013 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_674 = select i1 %or_ln392_224, i16 %select_ln392_672, i16 %tp_V_673"   --->   Operation 9013 'select' 'tp_V_674' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9014 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_489 = mul i32 %sext_ln1317_5, i32 %sext_ln198_97"   --->   Operation 9014 'mul' 'r_V_489' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9015 [1/1] (0.00ns)   --->   "%p_Result_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_489, i32 31"   --->   Operation 9015 'bitselect' 'p_Result_1132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9016 [1/1] (0.00ns)   --->   "%tp_V_675 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_489, i32 10, i32 25"   --->   Operation 9016 'partselect' 'tp_V_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9017 [1/1] (0.00ns)   --->   "%p_Result_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_489, i32 25"   --->   Operation 9017 'bitselect' 'p_Result_1133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9018 [1/1] (0.00ns)   --->   "%tmp_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_489, i32 9"   --->   Operation 9018 'bitselect' 'tmp_1692' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9019 [1/1] (0.00ns)   --->   "%zext_ln423_225 = zext i1 %tmp_1692"   --->   Operation 9019 'zext' 'zext_ln423_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9020 [1/1] (0.85ns)   --->   "%tp_V_676 = add i16 %zext_ln423_225, i16 %tp_V_675"   --->   Operation 9020 'add' 'tp_V_676' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9021 [1/1] (0.00ns)   --->   "%p_Result_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_676, i32 15"   --->   Operation 9021 'bitselect' 'p_Result_1134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9022 [1/1] (0.28ns)   --->   "%xor_ln942_450 = xor i1 %p_Result_1134, i1 1"   --->   Operation 9022 'xor' 'xor_ln942_450' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9023 [1/1] (0.28ns)   --->   "%carry_451 = and i1 %p_Result_1133, i1 %xor_ln942_450"   --->   Operation 9023 'and' 'carry_451' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9024 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_489, i32 27, i32 31"   --->   Operation 9024 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9025 [1/1] (0.75ns)   --->   "%Range2_all_ones_225 = icmp_eq  i5 %tmp_683, i5 31"   --->   Operation 9025 'icmp' 'Range2_all_ones_225' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9026 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_489, i32 26, i32 31"   --->   Operation 9026 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9027 [1/1] (0.78ns)   --->   "%Range1_all_ones_449 = icmp_eq  i6 %tmp_685, i6 63"   --->   Operation 9027 'icmp' 'Range1_all_ones_449' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9028 [1/1] (0.78ns)   --->   "%Range1_all_zeros_225 = icmp_eq  i6 %tmp_685, i6 0"   --->   Operation 9028 'icmp' 'Range1_all_zeros_225' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9029 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%deleted_zeros_225 = select i1 %carry_451, i1 %Range1_all_ones_449, i1 %Range1_all_zeros_225"   --->   Operation 9029 'select' 'deleted_zeros_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9030 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_225)   --->   "%tmp_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_489, i32 26"   --->   Operation 9030 'bitselect' 'tmp_1694' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9031 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_225)   --->   "%xor_ln936_225 = xor i1 %tmp_1694, i1 1"   --->   Operation 9031 'xor' 'xor_ln936_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9032 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_225)   --->   "%and_ln936_225 = and i1 %Range2_all_ones_225, i1 %xor_ln936_225"   --->   Operation 9032 'and' 'and_ln936_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9033 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_225)   --->   "%deleted_ones_449 = select i1 %carry_451, i1 %and_ln936_225, i1 %Range1_all_ones_449"   --->   Operation 9033 'select' 'deleted_ones_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9034 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_225)   --->   "%and_ln937_225 = and i1 %carry_451, i1 %Range1_all_ones_449"   --->   Operation 9034 'and' 'and_ln937_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9035 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%xor_ln941_674 = xor i1 %deleted_zeros_225, i1 1"   --->   Operation 9035 'xor' 'xor_ln941_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9036 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%or_ln941_225 = or i1 %p_Result_1134, i1 %xor_ln941_674"   --->   Operation 9036 'or' 'or_ln941_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9037 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%xor_ln941_675 = xor i1 %p_Result_1132, i1 1"   --->   Operation 9037 'xor' 'xor_ln941_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9038 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_449 = and i1 %or_ln941_225, i1 %xor_ln941_675"   --->   Operation 9038 'and' 'overflow_449' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9039 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_225)   --->   "%xor_ln942_451 = xor i1 %deleted_ones_449, i1 1"   --->   Operation 9039 'xor' 'xor_ln942_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9040 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_225 = or i1 %xor_ln942_450, i1 %xor_ln942_451"   --->   Operation 9040 'or' 'or_ln942_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9041 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_225)   --->   "%xor_ln942_737 = xor i1 %and_ln937_225, i1 %or_ln942_225"   --->   Operation 9041 'xor' 'xor_ln942_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9042 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_225)   --->   "%underflow_225 = and i1 %xor_ln942_737, i1 %p_Result_1132"   --->   Operation 9042 'and' 'underflow_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9043 [1/1] (0.00ns) (grouped into LUT with out node tp_V_677)   --->   "%select_ln392_674 = select i1 %overflow_449, i16 32767, i16 32768"   --->   Operation 9043 'select' 'select_ln392_674' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9044 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_225 = or i1 %overflow_449, i1 %underflow_225"   --->   Operation 9044 'or' 'or_ln392_225' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9045 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_677 = select i1 %or_ln392_225, i16 %select_ln392_674, i16 %tp_V_676"   --->   Operation 9045 'select' 'tp_V_677' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9046 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_490 = mul i32 %sext_ln1317_6, i32 %sext_ln198_98"   --->   Operation 9046 'mul' 'r_V_490' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9047 [1/1] (0.00ns)   --->   "%p_Result_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_490, i32 31"   --->   Operation 9047 'bitselect' 'p_Result_1137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9048 [1/1] (0.00ns)   --->   "%tp_V_678 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_490, i32 10, i32 25"   --->   Operation 9048 'partselect' 'tp_V_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9049 [1/1] (0.00ns)   --->   "%p_Result_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_490, i32 25"   --->   Operation 9049 'bitselect' 'p_Result_1138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9050 [1/1] (0.00ns)   --->   "%tmp_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_490, i32 9"   --->   Operation 9050 'bitselect' 'tmp_1699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9051 [1/1] (0.00ns)   --->   "%zext_ln423_226 = zext i1 %tmp_1699"   --->   Operation 9051 'zext' 'zext_ln423_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9052 [1/1] (0.85ns)   --->   "%tp_V_679 = add i16 %zext_ln423_226, i16 %tp_V_678"   --->   Operation 9052 'add' 'tp_V_679' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9053 [1/1] (0.00ns)   --->   "%p_Result_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_679, i32 15"   --->   Operation 9053 'bitselect' 'p_Result_1139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9054 [1/1] (0.28ns)   --->   "%xor_ln942_452 = xor i1 %p_Result_1139, i1 1"   --->   Operation 9054 'xor' 'xor_ln942_452' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9055 [1/1] (0.28ns)   --->   "%carry_453 = and i1 %p_Result_1138, i1 %xor_ln942_452"   --->   Operation 9055 'and' 'carry_453' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9056 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_490, i32 27, i32 31"   --->   Operation 9056 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9057 [1/1] (0.75ns)   --->   "%Range2_all_ones_226 = icmp_eq  i5 %tmp_687, i5 31"   --->   Operation 9057 'icmp' 'Range2_all_ones_226' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9058 [1/1] (0.00ns)   --->   "%tmp_688 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_490, i32 26, i32 31"   --->   Operation 9058 'partselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9059 [1/1] (0.78ns)   --->   "%Range1_all_ones_451 = icmp_eq  i6 %tmp_688, i6 63"   --->   Operation 9059 'icmp' 'Range1_all_ones_451' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9060 [1/1] (0.78ns)   --->   "%Range1_all_zeros_226 = icmp_eq  i6 %tmp_688, i6 0"   --->   Operation 9060 'icmp' 'Range1_all_zeros_226' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9061 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%deleted_zeros_226 = select i1 %carry_453, i1 %Range1_all_ones_451, i1 %Range1_all_zeros_226"   --->   Operation 9061 'select' 'deleted_zeros_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9062 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_226)   --->   "%tmp_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_490, i32 26"   --->   Operation 9062 'bitselect' 'tmp_1701' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9063 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_226)   --->   "%xor_ln936_226 = xor i1 %tmp_1701, i1 1"   --->   Operation 9063 'xor' 'xor_ln936_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9064 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_226)   --->   "%and_ln936_226 = and i1 %Range2_all_ones_226, i1 %xor_ln936_226"   --->   Operation 9064 'and' 'and_ln936_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9065 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_226)   --->   "%deleted_ones_451 = select i1 %carry_453, i1 %and_ln936_226, i1 %Range1_all_ones_451"   --->   Operation 9065 'select' 'deleted_ones_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9066 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_226)   --->   "%and_ln937_226 = and i1 %carry_453, i1 %Range1_all_ones_451"   --->   Operation 9066 'and' 'and_ln937_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9067 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%xor_ln941_677 = xor i1 %deleted_zeros_226, i1 1"   --->   Operation 9067 'xor' 'xor_ln941_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9068 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%or_ln941_226 = or i1 %p_Result_1139, i1 %xor_ln941_677"   --->   Operation 9068 'or' 'or_ln941_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9069 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%xor_ln941_678 = xor i1 %p_Result_1137, i1 1"   --->   Operation 9069 'xor' 'xor_ln941_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9070 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_451 = and i1 %or_ln941_226, i1 %xor_ln941_678"   --->   Operation 9070 'and' 'overflow_451' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9071 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_226)   --->   "%xor_ln942_453 = xor i1 %deleted_ones_451, i1 1"   --->   Operation 9071 'xor' 'xor_ln942_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9072 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_226 = or i1 %xor_ln942_452, i1 %xor_ln942_453"   --->   Operation 9072 'or' 'or_ln942_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9073 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_226)   --->   "%xor_ln942_738 = xor i1 %and_ln937_226, i1 %or_ln942_226"   --->   Operation 9073 'xor' 'xor_ln942_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9074 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_226)   --->   "%underflow_226 = and i1 %xor_ln942_738, i1 %p_Result_1137"   --->   Operation 9074 'and' 'underflow_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9075 [1/1] (0.00ns) (grouped into LUT with out node tp_V_680)   --->   "%select_ln392_677 = select i1 %overflow_451, i16 32767, i16 32768"   --->   Operation 9075 'select' 'select_ln392_677' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9076 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_226 = or i1 %overflow_451, i1 %underflow_226"   --->   Operation 9076 'or' 'or_ln392_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9077 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_680 = select i1 %or_ln392_226, i16 %select_ln392_677, i16 %tp_V_679"   --->   Operation 9077 'select' 'tp_V_680' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9078 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_491 = mul i32 %sext_ln1317_7, i32 %sext_ln198_99"   --->   Operation 9078 'mul' 'r_V_491' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9079 [1/1] (0.00ns)   --->   "%p_Result_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_491, i32 31"   --->   Operation 9079 'bitselect' 'p_Result_1142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9080 [1/1] (0.00ns)   --->   "%tp_V_681 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_491, i32 10, i32 25"   --->   Operation 9080 'partselect' 'tp_V_681' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9081 [1/1] (0.00ns)   --->   "%p_Result_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_491, i32 25"   --->   Operation 9081 'bitselect' 'p_Result_1143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9082 [1/1] (0.00ns)   --->   "%tmp_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_491, i32 9"   --->   Operation 9082 'bitselect' 'tmp_1706' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9083 [1/1] (0.00ns)   --->   "%zext_ln423_227 = zext i1 %tmp_1706"   --->   Operation 9083 'zext' 'zext_ln423_227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9084 [1/1] (0.85ns)   --->   "%tp_V_682 = add i16 %zext_ln423_227, i16 %tp_V_681"   --->   Operation 9084 'add' 'tp_V_682' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9085 [1/1] (0.00ns)   --->   "%p_Result_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_682, i32 15"   --->   Operation 9085 'bitselect' 'p_Result_1144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9086 [1/1] (0.28ns)   --->   "%xor_ln942_454 = xor i1 %p_Result_1144, i1 1"   --->   Operation 9086 'xor' 'xor_ln942_454' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9087 [1/1] (0.28ns)   --->   "%carry_455 = and i1 %p_Result_1143, i1 %xor_ln942_454"   --->   Operation 9087 'and' 'carry_455' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9088 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_491, i32 27, i32 31"   --->   Operation 9088 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9089 [1/1] (0.75ns)   --->   "%Range2_all_ones_227 = icmp_eq  i5 %tmp_689, i5 31"   --->   Operation 9089 'icmp' 'Range2_all_ones_227' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9090 [1/1] (0.00ns)   --->   "%tmp_690 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_491, i32 26, i32 31"   --->   Operation 9090 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9091 [1/1] (0.78ns)   --->   "%Range1_all_ones_453 = icmp_eq  i6 %tmp_690, i6 63"   --->   Operation 9091 'icmp' 'Range1_all_ones_453' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9092 [1/1] (0.78ns)   --->   "%Range1_all_zeros_227 = icmp_eq  i6 %tmp_690, i6 0"   --->   Operation 9092 'icmp' 'Range1_all_zeros_227' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9093 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%deleted_zeros_227 = select i1 %carry_455, i1 %Range1_all_ones_453, i1 %Range1_all_zeros_227"   --->   Operation 9093 'select' 'deleted_zeros_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9094 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_227)   --->   "%tmp_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_491, i32 26"   --->   Operation 9094 'bitselect' 'tmp_1708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9095 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_227)   --->   "%xor_ln936_227 = xor i1 %tmp_1708, i1 1"   --->   Operation 9095 'xor' 'xor_ln936_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9096 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_227)   --->   "%and_ln936_227 = and i1 %Range2_all_ones_227, i1 %xor_ln936_227"   --->   Operation 9096 'and' 'and_ln936_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9097 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_227)   --->   "%deleted_ones_453 = select i1 %carry_455, i1 %and_ln936_227, i1 %Range1_all_ones_453"   --->   Operation 9097 'select' 'deleted_ones_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9098 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_227)   --->   "%and_ln937_227 = and i1 %carry_455, i1 %Range1_all_ones_453"   --->   Operation 9098 'and' 'and_ln937_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9099 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%xor_ln941_680 = xor i1 %deleted_zeros_227, i1 1"   --->   Operation 9099 'xor' 'xor_ln941_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9100 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%or_ln941_227 = or i1 %p_Result_1144, i1 %xor_ln941_680"   --->   Operation 9100 'or' 'or_ln941_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9101 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%xor_ln941_681 = xor i1 %p_Result_1142, i1 1"   --->   Operation 9101 'xor' 'xor_ln941_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9102 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_453 = and i1 %or_ln941_227, i1 %xor_ln941_681"   --->   Operation 9102 'and' 'overflow_453' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9103 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_227)   --->   "%xor_ln942_455 = xor i1 %deleted_ones_453, i1 1"   --->   Operation 9103 'xor' 'xor_ln942_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9104 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_227 = or i1 %xor_ln942_454, i1 %xor_ln942_455"   --->   Operation 9104 'or' 'or_ln942_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9105 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_227)   --->   "%xor_ln942_739 = xor i1 %and_ln937_227, i1 %or_ln942_227"   --->   Operation 9105 'xor' 'xor_ln942_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9106 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_227)   --->   "%underflow_227 = and i1 %xor_ln942_739, i1 %p_Result_1142"   --->   Operation 9106 'and' 'underflow_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9107 [1/1] (0.00ns) (grouped into LUT with out node tp_V_683)   --->   "%select_ln392_680 = select i1 %overflow_453, i16 32767, i16 32768"   --->   Operation 9107 'select' 'select_ln392_680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9108 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_227 = or i1 %overflow_453, i1 %underflow_227"   --->   Operation 9108 'or' 'or_ln392_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9109 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_683 = select i1 %or_ln392_227, i16 %select_ln392_680, i16 %tp_V_682"   --->   Operation 9109 'select' 'tp_V_683' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9110 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_492 = mul i32 %sext_ln1317_4, i32 %sext_ln198_100"   --->   Operation 9110 'mul' 'r_V_492' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9111 [1/1] (0.00ns)   --->   "%p_Result_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_492, i32 31"   --->   Operation 9111 'bitselect' 'p_Result_1149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9112 [1/1] (0.00ns)   --->   "%tp_V_684 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_492, i32 10, i32 25"   --->   Operation 9112 'partselect' 'tp_V_684' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9113 [1/1] (0.00ns)   --->   "%p_Result_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_492, i32 25"   --->   Operation 9113 'bitselect' 'p_Result_1150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9114 [1/1] (0.00ns)   --->   "%tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_492, i32 9"   --->   Operation 9114 'bitselect' 'tmp_1715' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9115 [1/1] (0.00ns)   --->   "%zext_ln423_228 = zext i1 %tmp_1715"   --->   Operation 9115 'zext' 'zext_ln423_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9116 [1/1] (0.85ns)   --->   "%tp_V_685 = add i16 %zext_ln423_228, i16 %tp_V_684"   --->   Operation 9116 'add' 'tp_V_685' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9117 [1/1] (0.00ns)   --->   "%p_Result_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_685, i32 15"   --->   Operation 9117 'bitselect' 'p_Result_1151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9118 [1/1] (0.28ns)   --->   "%xor_ln942_456 = xor i1 %p_Result_1151, i1 1"   --->   Operation 9118 'xor' 'xor_ln942_456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9119 [1/1] (0.28ns)   --->   "%carry_457 = and i1 %p_Result_1150, i1 %xor_ln942_456"   --->   Operation 9119 'and' 'carry_457' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9120 [1/1] (0.00ns)   --->   "%tmp_692 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_492, i32 27, i32 31"   --->   Operation 9120 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9121 [1/1] (0.75ns)   --->   "%Range2_all_ones_228 = icmp_eq  i5 %tmp_692, i5 31"   --->   Operation 9121 'icmp' 'Range2_all_ones_228' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9122 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_492, i32 26, i32 31"   --->   Operation 9122 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9123 [1/1] (0.78ns)   --->   "%Range1_all_ones_456 = icmp_eq  i6 %tmp_694, i6 63"   --->   Operation 9123 'icmp' 'Range1_all_ones_456' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9124 [1/1] (0.78ns)   --->   "%Range1_all_zeros_228 = icmp_eq  i6 %tmp_694, i6 0"   --->   Operation 9124 'icmp' 'Range1_all_zeros_228' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9125 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%deleted_zeros_228 = select i1 %carry_457, i1 %Range1_all_ones_456, i1 %Range1_all_zeros_228"   --->   Operation 9125 'select' 'deleted_zeros_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9126 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_228)   --->   "%tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_492, i32 26"   --->   Operation 9126 'bitselect' 'tmp_1717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9127 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_228)   --->   "%xor_ln936_228 = xor i1 %tmp_1717, i1 1"   --->   Operation 9127 'xor' 'xor_ln936_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9128 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_228)   --->   "%and_ln936_228 = and i1 %Range2_all_ones_228, i1 %xor_ln936_228"   --->   Operation 9128 'and' 'and_ln936_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9129 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_228)   --->   "%deleted_ones_456 = select i1 %carry_457, i1 %and_ln936_228, i1 %Range1_all_ones_456"   --->   Operation 9129 'select' 'deleted_ones_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9130 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_228)   --->   "%and_ln937_228 = and i1 %carry_457, i1 %Range1_all_ones_456"   --->   Operation 9130 'and' 'and_ln937_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9131 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%xor_ln941_684 = xor i1 %deleted_zeros_228, i1 1"   --->   Operation 9131 'xor' 'xor_ln941_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9132 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%or_ln941_228 = or i1 %p_Result_1151, i1 %xor_ln941_684"   --->   Operation 9132 'or' 'or_ln941_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9133 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%xor_ln941_685 = xor i1 %p_Result_1149, i1 1"   --->   Operation 9133 'xor' 'xor_ln941_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9134 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_456 = and i1 %or_ln941_228, i1 %xor_ln941_685"   --->   Operation 9134 'and' 'overflow_456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9135 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_228)   --->   "%xor_ln942_457 = xor i1 %deleted_ones_456, i1 1"   --->   Operation 9135 'xor' 'xor_ln942_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9136 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_228 = or i1 %xor_ln942_456, i1 %xor_ln942_457"   --->   Operation 9136 'or' 'or_ln942_228' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9137 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_228)   --->   "%xor_ln942_740 = xor i1 %and_ln937_228, i1 %or_ln942_228"   --->   Operation 9137 'xor' 'xor_ln942_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9138 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_228)   --->   "%underflow_228 = and i1 %xor_ln942_740, i1 %p_Result_1149"   --->   Operation 9138 'and' 'underflow_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9139 [1/1] (0.00ns) (grouped into LUT with out node tp_V_686)   --->   "%select_ln392_684 = select i1 %overflow_456, i16 32767, i16 32768"   --->   Operation 9139 'select' 'select_ln392_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9140 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_228 = or i1 %overflow_456, i1 %underflow_228"   --->   Operation 9140 'or' 'or_ln392_228' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9141 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_686 = select i1 %or_ln392_228, i16 %select_ln392_684, i16 %tp_V_685"   --->   Operation 9141 'select' 'tp_V_686' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9142 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_493 = mul i32 %sext_ln1317_5, i32 %sext_ln198_101"   --->   Operation 9142 'mul' 'r_V_493' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9143 [1/1] (0.00ns)   --->   "%p_Result_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_493, i32 31"   --->   Operation 9143 'bitselect' 'p_Result_1152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9144 [1/1] (0.00ns)   --->   "%tp_V_687 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_493, i32 10, i32 25"   --->   Operation 9144 'partselect' 'tp_V_687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9145 [1/1] (0.00ns)   --->   "%p_Result_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_493, i32 25"   --->   Operation 9145 'bitselect' 'p_Result_1153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9146 [1/1] (0.00ns)   --->   "%tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_493, i32 9"   --->   Operation 9146 'bitselect' 'tmp_1720' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9147 [1/1] (0.00ns)   --->   "%zext_ln423_229 = zext i1 %tmp_1720"   --->   Operation 9147 'zext' 'zext_ln423_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9148 [1/1] (0.85ns)   --->   "%tp_V_688 = add i16 %zext_ln423_229, i16 %tp_V_687"   --->   Operation 9148 'add' 'tp_V_688' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9149 [1/1] (0.00ns)   --->   "%p_Result_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_688, i32 15"   --->   Operation 9149 'bitselect' 'p_Result_1154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9150 [1/1] (0.28ns)   --->   "%xor_ln942_458 = xor i1 %p_Result_1154, i1 1"   --->   Operation 9150 'xor' 'xor_ln942_458' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9151 [1/1] (0.28ns)   --->   "%carry_459 = and i1 %p_Result_1153, i1 %xor_ln942_458"   --->   Operation 9151 'and' 'carry_459' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9152 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_493, i32 27, i32 31"   --->   Operation 9152 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9153 [1/1] (0.75ns)   --->   "%Range2_all_ones_229 = icmp_eq  i5 %tmp_695, i5 31"   --->   Operation 9153 'icmp' 'Range2_all_ones_229' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9154 [1/1] (0.00ns)   --->   "%tmp_696 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_493, i32 26, i32 31"   --->   Operation 9154 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9155 [1/1] (0.78ns)   --->   "%Range1_all_ones_457 = icmp_eq  i6 %tmp_696, i6 63"   --->   Operation 9155 'icmp' 'Range1_all_ones_457' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9156 [1/1] (0.78ns)   --->   "%Range1_all_zeros_229 = icmp_eq  i6 %tmp_696, i6 0"   --->   Operation 9156 'icmp' 'Range1_all_zeros_229' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9157 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%deleted_zeros_229 = select i1 %carry_459, i1 %Range1_all_ones_457, i1 %Range1_all_zeros_229"   --->   Operation 9157 'select' 'deleted_zeros_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9158 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_229)   --->   "%tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_493, i32 26"   --->   Operation 9158 'bitselect' 'tmp_1722' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9159 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_229)   --->   "%xor_ln936_229 = xor i1 %tmp_1722, i1 1"   --->   Operation 9159 'xor' 'xor_ln936_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9160 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_229)   --->   "%and_ln936_229 = and i1 %Range2_all_ones_229, i1 %xor_ln936_229"   --->   Operation 9160 'and' 'and_ln936_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9161 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_229)   --->   "%deleted_ones_457 = select i1 %carry_459, i1 %and_ln936_229, i1 %Range1_all_ones_457"   --->   Operation 9161 'select' 'deleted_ones_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9162 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_229)   --->   "%and_ln937_229 = and i1 %carry_459, i1 %Range1_all_ones_457"   --->   Operation 9162 'and' 'and_ln937_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9163 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%xor_ln941_686 = xor i1 %deleted_zeros_229, i1 1"   --->   Operation 9163 'xor' 'xor_ln941_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9164 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%or_ln941_229 = or i1 %p_Result_1154, i1 %xor_ln941_686"   --->   Operation 9164 'or' 'or_ln941_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9165 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%xor_ln941_687 = xor i1 %p_Result_1152, i1 1"   --->   Operation 9165 'xor' 'xor_ln941_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9166 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_457 = and i1 %or_ln941_229, i1 %xor_ln941_687"   --->   Operation 9166 'and' 'overflow_457' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9167 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_229)   --->   "%xor_ln942_459 = xor i1 %deleted_ones_457, i1 1"   --->   Operation 9167 'xor' 'xor_ln942_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9168 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_229 = or i1 %xor_ln942_458, i1 %xor_ln942_459"   --->   Operation 9168 'or' 'or_ln942_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9169 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_229)   --->   "%xor_ln942_741 = xor i1 %and_ln937_229, i1 %or_ln942_229"   --->   Operation 9169 'xor' 'xor_ln942_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9170 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_229)   --->   "%underflow_229 = and i1 %xor_ln942_741, i1 %p_Result_1152"   --->   Operation 9170 'and' 'underflow_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9171 [1/1] (0.00ns) (grouped into LUT with out node tp_V_689)   --->   "%select_ln392_686 = select i1 %overflow_457, i16 32767, i16 32768"   --->   Operation 9171 'select' 'select_ln392_686' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9172 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_229 = or i1 %overflow_457, i1 %underflow_229"   --->   Operation 9172 'or' 'or_ln392_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9173 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_689 = select i1 %or_ln392_229, i16 %select_ln392_686, i16 %tp_V_688"   --->   Operation 9173 'select' 'tp_V_689' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9174 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_494 = mul i32 %sext_ln1317_6, i32 %sext_ln198_102"   --->   Operation 9174 'mul' 'r_V_494' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9175 [1/1] (0.00ns)   --->   "%p_Result_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_494, i32 31"   --->   Operation 9175 'bitselect' 'p_Result_1157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9176 [1/1] (0.00ns)   --->   "%tp_V_690 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_494, i32 10, i32 25"   --->   Operation 9176 'partselect' 'tp_V_690' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9177 [1/1] (0.00ns)   --->   "%p_Result_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_494, i32 25"   --->   Operation 9177 'bitselect' 'p_Result_1158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9178 [1/1] (0.00ns)   --->   "%tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_494, i32 9"   --->   Operation 9178 'bitselect' 'tmp_1727' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9179 [1/1] (0.00ns)   --->   "%zext_ln423_230 = zext i1 %tmp_1727"   --->   Operation 9179 'zext' 'zext_ln423_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9180 [1/1] (0.85ns)   --->   "%tp_V_691 = add i16 %zext_ln423_230, i16 %tp_V_690"   --->   Operation 9180 'add' 'tp_V_691' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9181 [1/1] (0.00ns)   --->   "%p_Result_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_691, i32 15"   --->   Operation 9181 'bitselect' 'p_Result_1159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9182 [1/1] (0.28ns)   --->   "%xor_ln942_460 = xor i1 %p_Result_1159, i1 1"   --->   Operation 9182 'xor' 'xor_ln942_460' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9183 [1/1] (0.28ns)   --->   "%carry_461 = and i1 %p_Result_1158, i1 %xor_ln942_460"   --->   Operation 9183 'and' 'carry_461' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9184 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_494, i32 27, i32 31"   --->   Operation 9184 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9185 [1/1] (0.75ns)   --->   "%Range2_all_ones_230 = icmp_eq  i5 %tmp_697, i5 31"   --->   Operation 9185 'icmp' 'Range2_all_ones_230' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9186 [1/1] (0.00ns)   --->   "%tmp_699 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_494, i32 26, i32 31"   --->   Operation 9186 'partselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9187 [1/1] (0.78ns)   --->   "%Range1_all_ones_459 = icmp_eq  i6 %tmp_699, i6 63"   --->   Operation 9187 'icmp' 'Range1_all_ones_459' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9188 [1/1] (0.78ns)   --->   "%Range1_all_zeros_230 = icmp_eq  i6 %tmp_699, i6 0"   --->   Operation 9188 'icmp' 'Range1_all_zeros_230' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9189 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%deleted_zeros_230 = select i1 %carry_461, i1 %Range1_all_ones_459, i1 %Range1_all_zeros_230"   --->   Operation 9189 'select' 'deleted_zeros_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9190 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_230)   --->   "%tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_494, i32 26"   --->   Operation 9190 'bitselect' 'tmp_1729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9191 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_230)   --->   "%xor_ln936_230 = xor i1 %tmp_1729, i1 1"   --->   Operation 9191 'xor' 'xor_ln936_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9192 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_230)   --->   "%and_ln936_230 = and i1 %Range2_all_ones_230, i1 %xor_ln936_230"   --->   Operation 9192 'and' 'and_ln936_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9193 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_230)   --->   "%deleted_ones_459 = select i1 %carry_461, i1 %and_ln936_230, i1 %Range1_all_ones_459"   --->   Operation 9193 'select' 'deleted_ones_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9194 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_230)   --->   "%and_ln937_230 = and i1 %carry_461, i1 %Range1_all_ones_459"   --->   Operation 9194 'and' 'and_ln937_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9195 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%xor_ln941_689 = xor i1 %deleted_zeros_230, i1 1"   --->   Operation 9195 'xor' 'xor_ln941_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9196 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%or_ln941_230 = or i1 %p_Result_1159, i1 %xor_ln941_689"   --->   Operation 9196 'or' 'or_ln941_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9197 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%xor_ln941_690 = xor i1 %p_Result_1157, i1 1"   --->   Operation 9197 'xor' 'xor_ln941_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9198 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_459 = and i1 %or_ln941_230, i1 %xor_ln941_690"   --->   Operation 9198 'and' 'overflow_459' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9199 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_230)   --->   "%xor_ln942_461 = xor i1 %deleted_ones_459, i1 1"   --->   Operation 9199 'xor' 'xor_ln942_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9200 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_230 = or i1 %xor_ln942_460, i1 %xor_ln942_461"   --->   Operation 9200 'or' 'or_ln942_230' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9201 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_230)   --->   "%xor_ln942_742 = xor i1 %and_ln937_230, i1 %or_ln942_230"   --->   Operation 9201 'xor' 'xor_ln942_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9202 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_230)   --->   "%underflow_230 = and i1 %xor_ln942_742, i1 %p_Result_1157"   --->   Operation 9202 'and' 'underflow_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9203 [1/1] (0.00ns) (grouped into LUT with out node tp_V_692)   --->   "%select_ln392_689 = select i1 %overflow_459, i16 32767, i16 32768"   --->   Operation 9203 'select' 'select_ln392_689' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9204 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_230 = or i1 %overflow_459, i1 %underflow_230"   --->   Operation 9204 'or' 'or_ln392_230' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9205 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_692 = select i1 %or_ln392_230, i16 %select_ln392_689, i16 %tp_V_691"   --->   Operation 9205 'select' 'tp_V_692' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9206 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_495 = mul i32 %sext_ln1317_7, i32 %sext_ln198_103"   --->   Operation 9206 'mul' 'r_V_495' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9207 [1/1] (0.00ns)   --->   "%p_Result_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_495, i32 31"   --->   Operation 9207 'bitselect' 'p_Result_1162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9208 [1/1] (0.00ns)   --->   "%tp_V_693 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_495, i32 10, i32 25"   --->   Operation 9208 'partselect' 'tp_V_693' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9209 [1/1] (0.00ns)   --->   "%p_Result_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_495, i32 25"   --->   Operation 9209 'bitselect' 'p_Result_1163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9210 [1/1] (0.00ns)   --->   "%tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_495, i32 9"   --->   Operation 9210 'bitselect' 'tmp_1734' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9211 [1/1] (0.00ns)   --->   "%zext_ln423_231 = zext i1 %tmp_1734"   --->   Operation 9211 'zext' 'zext_ln423_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9212 [1/1] (0.85ns)   --->   "%tp_V_694 = add i16 %zext_ln423_231, i16 %tp_V_693"   --->   Operation 9212 'add' 'tp_V_694' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9213 [1/1] (0.00ns)   --->   "%p_Result_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_694, i32 15"   --->   Operation 9213 'bitselect' 'p_Result_1164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9214 [1/1] (0.28ns)   --->   "%xor_ln942_462 = xor i1 %p_Result_1164, i1 1"   --->   Operation 9214 'xor' 'xor_ln942_462' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9215 [1/1] (0.28ns)   --->   "%carry_463 = and i1 %p_Result_1163, i1 %xor_ln942_462"   --->   Operation 9215 'and' 'carry_463' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9216 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_495, i32 27, i32 31"   --->   Operation 9216 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9217 [1/1] (0.75ns)   --->   "%Range2_all_ones_231 = icmp_eq  i5 %tmp_701, i5 31"   --->   Operation 9217 'icmp' 'Range2_all_ones_231' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9218 [1/1] (0.00ns)   --->   "%tmp_702 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_495, i32 26, i32 31"   --->   Operation 9218 'partselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9219 [1/1] (0.78ns)   --->   "%Range1_all_ones_461 = icmp_eq  i6 %tmp_702, i6 63"   --->   Operation 9219 'icmp' 'Range1_all_ones_461' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9220 [1/1] (0.78ns)   --->   "%Range1_all_zeros_231 = icmp_eq  i6 %tmp_702, i6 0"   --->   Operation 9220 'icmp' 'Range1_all_zeros_231' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9221 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%deleted_zeros_231 = select i1 %carry_463, i1 %Range1_all_ones_461, i1 %Range1_all_zeros_231"   --->   Operation 9221 'select' 'deleted_zeros_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9222 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_231)   --->   "%tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_495, i32 26"   --->   Operation 9222 'bitselect' 'tmp_1736' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9223 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_231)   --->   "%xor_ln936_231 = xor i1 %tmp_1736, i1 1"   --->   Operation 9223 'xor' 'xor_ln936_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9224 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_231)   --->   "%and_ln936_231 = and i1 %Range2_all_ones_231, i1 %xor_ln936_231"   --->   Operation 9224 'and' 'and_ln936_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9225 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_231)   --->   "%deleted_ones_461 = select i1 %carry_463, i1 %and_ln936_231, i1 %Range1_all_ones_461"   --->   Operation 9225 'select' 'deleted_ones_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9226 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_231)   --->   "%and_ln937_231 = and i1 %carry_463, i1 %Range1_all_ones_461"   --->   Operation 9226 'and' 'and_ln937_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9227 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%xor_ln941_692 = xor i1 %deleted_zeros_231, i1 1"   --->   Operation 9227 'xor' 'xor_ln941_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9228 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%or_ln941_231 = or i1 %p_Result_1164, i1 %xor_ln941_692"   --->   Operation 9228 'or' 'or_ln941_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9229 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%xor_ln941_693 = xor i1 %p_Result_1162, i1 1"   --->   Operation 9229 'xor' 'xor_ln941_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9230 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_461 = and i1 %or_ln941_231, i1 %xor_ln941_693"   --->   Operation 9230 'and' 'overflow_461' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9231 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_231)   --->   "%xor_ln942_463 = xor i1 %deleted_ones_461, i1 1"   --->   Operation 9231 'xor' 'xor_ln942_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9232 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_231 = or i1 %xor_ln942_462, i1 %xor_ln942_463"   --->   Operation 9232 'or' 'or_ln942_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9233 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_231)   --->   "%xor_ln942_743 = xor i1 %and_ln937_231, i1 %or_ln942_231"   --->   Operation 9233 'xor' 'xor_ln942_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9234 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_231)   --->   "%underflow_231 = and i1 %xor_ln942_743, i1 %p_Result_1162"   --->   Operation 9234 'and' 'underflow_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9235 [1/1] (0.00ns) (grouped into LUT with out node tp_V_695)   --->   "%select_ln392_692 = select i1 %overflow_461, i16 32767, i16 32768"   --->   Operation 9235 'select' 'select_ln392_692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9236 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_231 = or i1 %overflow_461, i1 %underflow_231"   --->   Operation 9236 'or' 'or_ln392_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9237 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_695 = select i1 %or_ln392_231, i16 %select_ln392_692, i16 %tp_V_694"   --->   Operation 9237 'select' 'tp_V_695' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9238 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_496 = mul i32 %sext_ln1317_4, i32 %sext_ln198_104"   --->   Operation 9238 'mul' 'r_V_496' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9239 [1/1] (0.00ns)   --->   "%p_Result_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_496, i32 31"   --->   Operation 9239 'bitselect' 'p_Result_1169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9240 [1/1] (0.00ns)   --->   "%tp_V_696 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_496, i32 10, i32 25"   --->   Operation 9240 'partselect' 'tp_V_696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9241 [1/1] (0.00ns)   --->   "%p_Result_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_496, i32 25"   --->   Operation 9241 'bitselect' 'p_Result_1170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9242 [1/1] (0.00ns)   --->   "%tmp_1743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_496, i32 9"   --->   Operation 9242 'bitselect' 'tmp_1743' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9243 [1/1] (0.00ns)   --->   "%zext_ln423_232 = zext i1 %tmp_1743"   --->   Operation 9243 'zext' 'zext_ln423_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9244 [1/1] (0.85ns)   --->   "%tp_V_697 = add i16 %zext_ln423_232, i16 %tp_V_696"   --->   Operation 9244 'add' 'tp_V_697' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9245 [1/1] (0.00ns)   --->   "%p_Result_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_697, i32 15"   --->   Operation 9245 'bitselect' 'p_Result_1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9246 [1/1] (0.28ns)   --->   "%xor_ln942_464 = xor i1 %p_Result_1171, i1 1"   --->   Operation 9246 'xor' 'xor_ln942_464' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9247 [1/1] (0.28ns)   --->   "%carry_465 = and i1 %p_Result_1170, i1 %xor_ln942_464"   --->   Operation 9247 'and' 'carry_465' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9248 [1/1] (0.00ns)   --->   "%tmp_703 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_496, i32 27, i32 31"   --->   Operation 9248 'partselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9249 [1/1] (0.75ns)   --->   "%Range2_all_ones_232 = icmp_eq  i5 %tmp_703, i5 31"   --->   Operation 9249 'icmp' 'Range2_all_ones_232' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9250 [1/1] (0.00ns)   --->   "%tmp_704 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_496, i32 26, i32 31"   --->   Operation 9250 'partselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9251 [1/1] (0.78ns)   --->   "%Range1_all_ones_464 = icmp_eq  i6 %tmp_704, i6 63"   --->   Operation 9251 'icmp' 'Range1_all_ones_464' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9252 [1/1] (0.78ns)   --->   "%Range1_all_zeros_232 = icmp_eq  i6 %tmp_704, i6 0"   --->   Operation 9252 'icmp' 'Range1_all_zeros_232' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9253 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%deleted_zeros_232 = select i1 %carry_465, i1 %Range1_all_ones_464, i1 %Range1_all_zeros_232"   --->   Operation 9253 'select' 'deleted_zeros_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9254 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_232)   --->   "%tmp_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_496, i32 26"   --->   Operation 9254 'bitselect' 'tmp_1745' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9255 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_232)   --->   "%xor_ln936_232 = xor i1 %tmp_1745, i1 1"   --->   Operation 9255 'xor' 'xor_ln936_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9256 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_232)   --->   "%and_ln936_232 = and i1 %Range2_all_ones_232, i1 %xor_ln936_232"   --->   Operation 9256 'and' 'and_ln936_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9257 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_232)   --->   "%deleted_ones_464 = select i1 %carry_465, i1 %and_ln936_232, i1 %Range1_all_ones_464"   --->   Operation 9257 'select' 'deleted_ones_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9258 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_232)   --->   "%and_ln937_232 = and i1 %carry_465, i1 %Range1_all_ones_464"   --->   Operation 9258 'and' 'and_ln937_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9259 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%xor_ln941_696 = xor i1 %deleted_zeros_232, i1 1"   --->   Operation 9259 'xor' 'xor_ln941_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9260 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%or_ln941_232 = or i1 %p_Result_1171, i1 %xor_ln941_696"   --->   Operation 9260 'or' 'or_ln941_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9261 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%xor_ln941_697 = xor i1 %p_Result_1169, i1 1"   --->   Operation 9261 'xor' 'xor_ln941_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9262 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_464 = and i1 %or_ln941_232, i1 %xor_ln941_697"   --->   Operation 9262 'and' 'overflow_464' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9263 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_232)   --->   "%xor_ln942_465 = xor i1 %deleted_ones_464, i1 1"   --->   Operation 9263 'xor' 'xor_ln942_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9264 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_232 = or i1 %xor_ln942_464, i1 %xor_ln942_465"   --->   Operation 9264 'or' 'or_ln942_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9265 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_232)   --->   "%xor_ln942_744 = xor i1 %and_ln937_232, i1 %or_ln942_232"   --->   Operation 9265 'xor' 'xor_ln942_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9266 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_232)   --->   "%underflow_232 = and i1 %xor_ln942_744, i1 %p_Result_1169"   --->   Operation 9266 'and' 'underflow_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9267 [1/1] (0.00ns) (grouped into LUT with out node tp_V_698)   --->   "%select_ln392_696 = select i1 %overflow_464, i16 32767, i16 32768"   --->   Operation 9267 'select' 'select_ln392_696' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9268 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_232 = or i1 %overflow_464, i1 %underflow_232"   --->   Operation 9268 'or' 'or_ln392_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9269 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_698 = select i1 %or_ln392_232, i16 %select_ln392_696, i16 %tp_V_697"   --->   Operation 9269 'select' 'tp_V_698' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9270 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_497 = mul i32 %sext_ln1317_5, i32 %sext_ln198_105"   --->   Operation 9270 'mul' 'r_V_497' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9271 [1/1] (0.00ns)   --->   "%p_Result_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_497, i32 31"   --->   Operation 9271 'bitselect' 'p_Result_1172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9272 [1/1] (0.00ns)   --->   "%tp_V_699 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_497, i32 10, i32 25"   --->   Operation 9272 'partselect' 'tp_V_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9273 [1/1] (0.00ns)   --->   "%p_Result_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_497, i32 25"   --->   Operation 9273 'bitselect' 'p_Result_1173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9274 [1/1] (0.00ns)   --->   "%tmp_1748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_497, i32 9"   --->   Operation 9274 'bitselect' 'tmp_1748' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9275 [1/1] (0.00ns)   --->   "%zext_ln423_233 = zext i1 %tmp_1748"   --->   Operation 9275 'zext' 'zext_ln423_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9276 [1/1] (0.85ns)   --->   "%tp_V_700 = add i16 %zext_ln423_233, i16 %tp_V_699"   --->   Operation 9276 'add' 'tp_V_700' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9277 [1/1] (0.00ns)   --->   "%p_Result_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_700, i32 15"   --->   Operation 9277 'bitselect' 'p_Result_1174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9278 [1/1] (0.28ns)   --->   "%xor_ln942_466 = xor i1 %p_Result_1174, i1 1"   --->   Operation 9278 'xor' 'xor_ln942_466' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9279 [1/1] (0.28ns)   --->   "%carry_467 = and i1 %p_Result_1173, i1 %xor_ln942_466"   --->   Operation 9279 'and' 'carry_467' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9280 [1/1] (0.00ns)   --->   "%tmp_705 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_497, i32 27, i32 31"   --->   Operation 9280 'partselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9281 [1/1] (0.75ns)   --->   "%Range2_all_ones_233 = icmp_eq  i5 %tmp_705, i5 31"   --->   Operation 9281 'icmp' 'Range2_all_ones_233' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9282 [1/1] (0.00ns)   --->   "%tmp_706 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_497, i32 26, i32 31"   --->   Operation 9282 'partselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9283 [1/1] (0.78ns)   --->   "%Range1_all_ones_465 = icmp_eq  i6 %tmp_706, i6 63"   --->   Operation 9283 'icmp' 'Range1_all_ones_465' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9284 [1/1] (0.78ns)   --->   "%Range1_all_zeros_233 = icmp_eq  i6 %tmp_706, i6 0"   --->   Operation 9284 'icmp' 'Range1_all_zeros_233' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9285 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%deleted_zeros_233 = select i1 %carry_467, i1 %Range1_all_ones_465, i1 %Range1_all_zeros_233"   --->   Operation 9285 'select' 'deleted_zeros_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9286 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_233)   --->   "%tmp_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_497, i32 26"   --->   Operation 9286 'bitselect' 'tmp_1750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9287 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_233)   --->   "%xor_ln936_233 = xor i1 %tmp_1750, i1 1"   --->   Operation 9287 'xor' 'xor_ln936_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9288 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_233)   --->   "%and_ln936_233 = and i1 %Range2_all_ones_233, i1 %xor_ln936_233"   --->   Operation 9288 'and' 'and_ln936_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9289 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_233)   --->   "%deleted_ones_465 = select i1 %carry_467, i1 %and_ln936_233, i1 %Range1_all_ones_465"   --->   Operation 9289 'select' 'deleted_ones_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9290 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_233)   --->   "%and_ln937_233 = and i1 %carry_467, i1 %Range1_all_ones_465"   --->   Operation 9290 'and' 'and_ln937_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9291 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%xor_ln941_698 = xor i1 %deleted_zeros_233, i1 1"   --->   Operation 9291 'xor' 'xor_ln941_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9292 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%or_ln941_233 = or i1 %p_Result_1174, i1 %xor_ln941_698"   --->   Operation 9292 'or' 'or_ln941_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9293 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%xor_ln941_699 = xor i1 %p_Result_1172, i1 1"   --->   Operation 9293 'xor' 'xor_ln941_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9294 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_465 = and i1 %or_ln941_233, i1 %xor_ln941_699"   --->   Operation 9294 'and' 'overflow_465' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9295 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_233)   --->   "%xor_ln942_467 = xor i1 %deleted_ones_465, i1 1"   --->   Operation 9295 'xor' 'xor_ln942_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9296 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_233 = or i1 %xor_ln942_466, i1 %xor_ln942_467"   --->   Operation 9296 'or' 'or_ln942_233' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9297 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_233)   --->   "%xor_ln942_745 = xor i1 %and_ln937_233, i1 %or_ln942_233"   --->   Operation 9297 'xor' 'xor_ln942_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9298 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_233)   --->   "%underflow_233 = and i1 %xor_ln942_745, i1 %p_Result_1172"   --->   Operation 9298 'and' 'underflow_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9299 [1/1] (0.00ns) (grouped into LUT with out node tp_V_701)   --->   "%select_ln392_698 = select i1 %overflow_465, i16 32767, i16 32768"   --->   Operation 9299 'select' 'select_ln392_698' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9300 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_233 = or i1 %overflow_465, i1 %underflow_233"   --->   Operation 9300 'or' 'or_ln392_233' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9301 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_701 = select i1 %or_ln392_233, i16 %select_ln392_698, i16 %tp_V_700"   --->   Operation 9301 'select' 'tp_V_701' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9302 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_498 = mul i32 %sext_ln1317_6, i32 %sext_ln198_106"   --->   Operation 9302 'mul' 'r_V_498' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9303 [1/1] (0.00ns)   --->   "%p_Result_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_498, i32 31"   --->   Operation 9303 'bitselect' 'p_Result_1177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9304 [1/1] (0.00ns)   --->   "%tp_V_702 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_498, i32 10, i32 25"   --->   Operation 9304 'partselect' 'tp_V_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9305 [1/1] (0.00ns)   --->   "%p_Result_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_498, i32 25"   --->   Operation 9305 'bitselect' 'p_Result_1178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9306 [1/1] (0.00ns)   --->   "%tmp_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_498, i32 9"   --->   Operation 9306 'bitselect' 'tmp_1755' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9307 [1/1] (0.00ns)   --->   "%zext_ln423_234 = zext i1 %tmp_1755"   --->   Operation 9307 'zext' 'zext_ln423_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9308 [1/1] (0.85ns)   --->   "%tp_V_703 = add i16 %zext_ln423_234, i16 %tp_V_702"   --->   Operation 9308 'add' 'tp_V_703' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9309 [1/1] (0.00ns)   --->   "%p_Result_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_703, i32 15"   --->   Operation 9309 'bitselect' 'p_Result_1179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9310 [1/1] (0.28ns)   --->   "%xor_ln942_468 = xor i1 %p_Result_1179, i1 1"   --->   Operation 9310 'xor' 'xor_ln942_468' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9311 [1/1] (0.28ns)   --->   "%carry_469 = and i1 %p_Result_1178, i1 %xor_ln942_468"   --->   Operation 9311 'and' 'carry_469' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9312 [1/1] (0.00ns)   --->   "%tmp_708 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_498, i32 27, i32 31"   --->   Operation 9312 'partselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9313 [1/1] (0.75ns)   --->   "%Range2_all_ones_234 = icmp_eq  i5 %tmp_708, i5 31"   --->   Operation 9313 'icmp' 'Range2_all_ones_234' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9314 [1/1] (0.00ns)   --->   "%tmp_710 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_498, i32 26, i32 31"   --->   Operation 9314 'partselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9315 [1/1] (0.78ns)   --->   "%Range1_all_ones_467 = icmp_eq  i6 %tmp_710, i6 63"   --->   Operation 9315 'icmp' 'Range1_all_ones_467' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9316 [1/1] (0.78ns)   --->   "%Range1_all_zeros_234 = icmp_eq  i6 %tmp_710, i6 0"   --->   Operation 9316 'icmp' 'Range1_all_zeros_234' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9317 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%deleted_zeros_234 = select i1 %carry_469, i1 %Range1_all_ones_467, i1 %Range1_all_zeros_234"   --->   Operation 9317 'select' 'deleted_zeros_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9318 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_234)   --->   "%tmp_1757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_498, i32 26"   --->   Operation 9318 'bitselect' 'tmp_1757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9319 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_234)   --->   "%xor_ln936_234 = xor i1 %tmp_1757, i1 1"   --->   Operation 9319 'xor' 'xor_ln936_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9320 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_234)   --->   "%and_ln936_234 = and i1 %Range2_all_ones_234, i1 %xor_ln936_234"   --->   Operation 9320 'and' 'and_ln936_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9321 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_234)   --->   "%deleted_ones_467 = select i1 %carry_469, i1 %and_ln936_234, i1 %Range1_all_ones_467"   --->   Operation 9321 'select' 'deleted_ones_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9322 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_234)   --->   "%and_ln937_234 = and i1 %carry_469, i1 %Range1_all_ones_467"   --->   Operation 9322 'and' 'and_ln937_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9323 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%xor_ln941_701 = xor i1 %deleted_zeros_234, i1 1"   --->   Operation 9323 'xor' 'xor_ln941_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9324 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%or_ln941_234 = or i1 %p_Result_1179, i1 %xor_ln941_701"   --->   Operation 9324 'or' 'or_ln941_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9325 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%xor_ln941_702 = xor i1 %p_Result_1177, i1 1"   --->   Operation 9325 'xor' 'xor_ln941_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9326 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_467 = and i1 %or_ln941_234, i1 %xor_ln941_702"   --->   Operation 9326 'and' 'overflow_467' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9327 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_234)   --->   "%xor_ln942_469 = xor i1 %deleted_ones_467, i1 1"   --->   Operation 9327 'xor' 'xor_ln942_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9328 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_234 = or i1 %xor_ln942_468, i1 %xor_ln942_469"   --->   Operation 9328 'or' 'or_ln942_234' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9329 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_234)   --->   "%xor_ln942_746 = xor i1 %and_ln937_234, i1 %or_ln942_234"   --->   Operation 9329 'xor' 'xor_ln942_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9330 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_234)   --->   "%underflow_234 = and i1 %xor_ln942_746, i1 %p_Result_1177"   --->   Operation 9330 'and' 'underflow_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9331 [1/1] (0.00ns) (grouped into LUT with out node tp_V_704)   --->   "%select_ln392_701 = select i1 %overflow_467, i16 32767, i16 32768"   --->   Operation 9331 'select' 'select_ln392_701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9332 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_234 = or i1 %overflow_467, i1 %underflow_234"   --->   Operation 9332 'or' 'or_ln392_234' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9333 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_704 = select i1 %or_ln392_234, i16 %select_ln392_701, i16 %tp_V_703"   --->   Operation 9333 'select' 'tp_V_704' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9334 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_499 = mul i32 %sext_ln1317_7, i32 %sext_ln198_107"   --->   Operation 9334 'mul' 'r_V_499' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9335 [1/1] (0.00ns)   --->   "%p_Result_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_499, i32 31"   --->   Operation 9335 'bitselect' 'p_Result_1182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9336 [1/1] (0.00ns)   --->   "%tp_V_705 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_499, i32 10, i32 25"   --->   Operation 9336 'partselect' 'tp_V_705' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9337 [1/1] (0.00ns)   --->   "%p_Result_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_499, i32 25"   --->   Operation 9337 'bitselect' 'p_Result_1183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9338 [1/1] (0.00ns)   --->   "%tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_499, i32 9"   --->   Operation 9338 'bitselect' 'tmp_1762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9339 [1/1] (0.00ns)   --->   "%zext_ln423_235 = zext i1 %tmp_1762"   --->   Operation 9339 'zext' 'zext_ln423_235' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9340 [1/1] (0.85ns)   --->   "%tp_V_706 = add i16 %zext_ln423_235, i16 %tp_V_705"   --->   Operation 9340 'add' 'tp_V_706' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9341 [1/1] (0.00ns)   --->   "%p_Result_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_706, i32 15"   --->   Operation 9341 'bitselect' 'p_Result_1184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9342 [1/1] (0.28ns)   --->   "%xor_ln942_470 = xor i1 %p_Result_1184, i1 1"   --->   Operation 9342 'xor' 'xor_ln942_470' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9343 [1/1] (0.28ns)   --->   "%carry_471 = and i1 %p_Result_1183, i1 %xor_ln942_470"   --->   Operation 9343 'and' 'carry_471' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9344 [1/1] (0.00ns)   --->   "%tmp_711 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_499, i32 27, i32 31"   --->   Operation 9344 'partselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9345 [1/1] (0.75ns)   --->   "%Range2_all_ones_235 = icmp_eq  i5 %tmp_711, i5 31"   --->   Operation 9345 'icmp' 'Range2_all_ones_235' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9346 [1/1] (0.00ns)   --->   "%tmp_713 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_499, i32 26, i32 31"   --->   Operation 9346 'partselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9347 [1/1] (0.78ns)   --->   "%Range1_all_ones_469 = icmp_eq  i6 %tmp_713, i6 63"   --->   Operation 9347 'icmp' 'Range1_all_ones_469' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9348 [1/1] (0.78ns)   --->   "%Range1_all_zeros_235 = icmp_eq  i6 %tmp_713, i6 0"   --->   Operation 9348 'icmp' 'Range1_all_zeros_235' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9349 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%deleted_zeros_235 = select i1 %carry_471, i1 %Range1_all_ones_469, i1 %Range1_all_zeros_235"   --->   Operation 9349 'select' 'deleted_zeros_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9350 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_235)   --->   "%tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_499, i32 26"   --->   Operation 9350 'bitselect' 'tmp_1764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9351 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_235)   --->   "%xor_ln936_235 = xor i1 %tmp_1764, i1 1"   --->   Operation 9351 'xor' 'xor_ln936_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9352 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_235)   --->   "%and_ln936_235 = and i1 %Range2_all_ones_235, i1 %xor_ln936_235"   --->   Operation 9352 'and' 'and_ln936_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9353 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_235)   --->   "%deleted_ones_469 = select i1 %carry_471, i1 %and_ln936_235, i1 %Range1_all_ones_469"   --->   Operation 9353 'select' 'deleted_ones_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9354 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_235)   --->   "%and_ln937_235 = and i1 %carry_471, i1 %Range1_all_ones_469"   --->   Operation 9354 'and' 'and_ln937_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9355 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%xor_ln941_704 = xor i1 %deleted_zeros_235, i1 1"   --->   Operation 9355 'xor' 'xor_ln941_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9356 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%or_ln941_235 = or i1 %p_Result_1184, i1 %xor_ln941_704"   --->   Operation 9356 'or' 'or_ln941_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9357 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%xor_ln941_705 = xor i1 %p_Result_1182, i1 1"   --->   Operation 9357 'xor' 'xor_ln941_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9358 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_469 = and i1 %or_ln941_235, i1 %xor_ln941_705"   --->   Operation 9358 'and' 'overflow_469' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9359 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_235)   --->   "%xor_ln942_471 = xor i1 %deleted_ones_469, i1 1"   --->   Operation 9359 'xor' 'xor_ln942_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9360 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_235 = or i1 %xor_ln942_470, i1 %xor_ln942_471"   --->   Operation 9360 'or' 'or_ln942_235' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9361 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_235)   --->   "%xor_ln942_747 = xor i1 %and_ln937_235, i1 %or_ln942_235"   --->   Operation 9361 'xor' 'xor_ln942_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9362 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_235)   --->   "%underflow_235 = and i1 %xor_ln942_747, i1 %p_Result_1182"   --->   Operation 9362 'and' 'underflow_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9363 [1/1] (0.00ns) (grouped into LUT with out node tp_V_707)   --->   "%select_ln392_704 = select i1 %overflow_469, i16 32767, i16 32768"   --->   Operation 9363 'select' 'select_ln392_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9364 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_235 = or i1 %overflow_469, i1 %underflow_235"   --->   Operation 9364 'or' 'or_ln392_235' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9365 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_707 = select i1 %or_ln392_235, i16 %select_ln392_704, i16 %tp_V_706"   --->   Operation 9365 'select' 'tp_V_707' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9366 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_500 = mul i32 %sext_ln1317_4, i32 %sext_ln198_108"   --->   Operation 9366 'mul' 'r_V_500' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9367 [1/1] (0.00ns)   --->   "%p_Result_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_500, i32 31"   --->   Operation 9367 'bitselect' 'p_Result_1189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9368 [1/1] (0.00ns)   --->   "%tp_V_708 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_500, i32 10, i32 25"   --->   Operation 9368 'partselect' 'tp_V_708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9369 [1/1] (0.00ns)   --->   "%p_Result_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_500, i32 25"   --->   Operation 9369 'bitselect' 'p_Result_1190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9370 [1/1] (0.00ns)   --->   "%tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_500, i32 9"   --->   Operation 9370 'bitselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9371 [1/1] (0.00ns)   --->   "%zext_ln423_236 = zext i1 %tmp_1771"   --->   Operation 9371 'zext' 'zext_ln423_236' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9372 [1/1] (0.85ns)   --->   "%tp_V_709 = add i16 %zext_ln423_236, i16 %tp_V_708"   --->   Operation 9372 'add' 'tp_V_709' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9373 [1/1] (0.00ns)   --->   "%p_Result_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_709, i32 15"   --->   Operation 9373 'bitselect' 'p_Result_1191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9374 [1/1] (0.28ns)   --->   "%xor_ln942_472 = xor i1 %p_Result_1191, i1 1"   --->   Operation 9374 'xor' 'xor_ln942_472' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9375 [1/1] (0.28ns)   --->   "%carry_473 = and i1 %p_Result_1190, i1 %xor_ln942_472"   --->   Operation 9375 'and' 'carry_473' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9376 [1/1] (0.00ns)   --->   "%tmp_715 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_500, i32 27, i32 31"   --->   Operation 9376 'partselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9377 [1/1] (0.75ns)   --->   "%Range2_all_ones_236 = icmp_eq  i5 %tmp_715, i5 31"   --->   Operation 9377 'icmp' 'Range2_all_ones_236' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9378 [1/1] (0.00ns)   --->   "%tmp_716 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_500, i32 26, i32 31"   --->   Operation 9378 'partselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9379 [1/1] (0.78ns)   --->   "%Range1_all_ones_472 = icmp_eq  i6 %tmp_716, i6 63"   --->   Operation 9379 'icmp' 'Range1_all_ones_472' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9380 [1/1] (0.78ns)   --->   "%Range1_all_zeros_236 = icmp_eq  i6 %tmp_716, i6 0"   --->   Operation 9380 'icmp' 'Range1_all_zeros_236' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9381 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%deleted_zeros_236 = select i1 %carry_473, i1 %Range1_all_ones_472, i1 %Range1_all_zeros_236"   --->   Operation 9381 'select' 'deleted_zeros_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9382 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_236)   --->   "%tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_500, i32 26"   --->   Operation 9382 'bitselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9383 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_236)   --->   "%xor_ln936_236 = xor i1 %tmp_1773, i1 1"   --->   Operation 9383 'xor' 'xor_ln936_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9384 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_236)   --->   "%and_ln936_236 = and i1 %Range2_all_ones_236, i1 %xor_ln936_236"   --->   Operation 9384 'and' 'and_ln936_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9385 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_236)   --->   "%deleted_ones_472 = select i1 %carry_473, i1 %and_ln936_236, i1 %Range1_all_ones_472"   --->   Operation 9385 'select' 'deleted_ones_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9386 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_236)   --->   "%and_ln937_236 = and i1 %carry_473, i1 %Range1_all_ones_472"   --->   Operation 9386 'and' 'and_ln937_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9387 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%xor_ln941_708 = xor i1 %deleted_zeros_236, i1 1"   --->   Operation 9387 'xor' 'xor_ln941_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9388 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%or_ln941_236 = or i1 %p_Result_1191, i1 %xor_ln941_708"   --->   Operation 9388 'or' 'or_ln941_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9389 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%xor_ln941_709 = xor i1 %p_Result_1189, i1 1"   --->   Operation 9389 'xor' 'xor_ln941_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9390 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_472 = and i1 %or_ln941_236, i1 %xor_ln941_709"   --->   Operation 9390 'and' 'overflow_472' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9391 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_236)   --->   "%xor_ln942_473 = xor i1 %deleted_ones_472, i1 1"   --->   Operation 9391 'xor' 'xor_ln942_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9392 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_236 = or i1 %xor_ln942_472, i1 %xor_ln942_473"   --->   Operation 9392 'or' 'or_ln942_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9393 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_236)   --->   "%xor_ln942_748 = xor i1 %and_ln937_236, i1 %or_ln942_236"   --->   Operation 9393 'xor' 'xor_ln942_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9394 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_236)   --->   "%underflow_236 = and i1 %xor_ln942_748, i1 %p_Result_1189"   --->   Operation 9394 'and' 'underflow_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9395 [1/1] (0.00ns) (grouped into LUT with out node tp_V_710)   --->   "%select_ln392_708 = select i1 %overflow_472, i16 32767, i16 32768"   --->   Operation 9395 'select' 'select_ln392_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9396 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_236 = or i1 %overflow_472, i1 %underflow_236"   --->   Operation 9396 'or' 'or_ln392_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9397 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_710 = select i1 %or_ln392_236, i16 %select_ln392_708, i16 %tp_V_709"   --->   Operation 9397 'select' 'tp_V_710' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9398 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_501 = mul i32 %sext_ln1317_5, i32 %sext_ln198_109"   --->   Operation 9398 'mul' 'r_V_501' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9399 [1/1] (0.00ns)   --->   "%p_Result_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_501, i32 31"   --->   Operation 9399 'bitselect' 'p_Result_1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9400 [1/1] (0.00ns)   --->   "%tp_V_711 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_501, i32 10, i32 25"   --->   Operation 9400 'partselect' 'tp_V_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9401 [1/1] (0.00ns)   --->   "%p_Result_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_501, i32 25"   --->   Operation 9401 'bitselect' 'p_Result_1193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9402 [1/1] (0.00ns)   --->   "%tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_501, i32 9"   --->   Operation 9402 'bitselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9403 [1/1] (0.00ns)   --->   "%zext_ln423_237 = zext i1 %tmp_1776"   --->   Operation 9403 'zext' 'zext_ln423_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9404 [1/1] (0.85ns)   --->   "%tp_V_712 = add i16 %zext_ln423_237, i16 %tp_V_711"   --->   Operation 9404 'add' 'tp_V_712' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9405 [1/1] (0.00ns)   --->   "%p_Result_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_712, i32 15"   --->   Operation 9405 'bitselect' 'p_Result_1194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9406 [1/1] (0.28ns)   --->   "%xor_ln942_474 = xor i1 %p_Result_1194, i1 1"   --->   Operation 9406 'xor' 'xor_ln942_474' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9407 [1/1] (0.28ns)   --->   "%carry_475 = and i1 %p_Result_1193, i1 %xor_ln942_474"   --->   Operation 9407 'and' 'carry_475' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9408 [1/1] (0.00ns)   --->   "%tmp_717 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_501, i32 27, i32 31"   --->   Operation 9408 'partselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9409 [1/1] (0.75ns)   --->   "%Range2_all_ones_237 = icmp_eq  i5 %tmp_717, i5 31"   --->   Operation 9409 'icmp' 'Range2_all_ones_237' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9410 [1/1] (0.00ns)   --->   "%tmp_718 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_501, i32 26, i32 31"   --->   Operation 9410 'partselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9411 [1/1] (0.78ns)   --->   "%Range1_all_ones_473 = icmp_eq  i6 %tmp_718, i6 63"   --->   Operation 9411 'icmp' 'Range1_all_ones_473' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9412 [1/1] (0.78ns)   --->   "%Range1_all_zeros_237 = icmp_eq  i6 %tmp_718, i6 0"   --->   Operation 9412 'icmp' 'Range1_all_zeros_237' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9413 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%deleted_zeros_237 = select i1 %carry_475, i1 %Range1_all_ones_473, i1 %Range1_all_zeros_237"   --->   Operation 9413 'select' 'deleted_zeros_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9414 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_237)   --->   "%tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_501, i32 26"   --->   Operation 9414 'bitselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9415 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_237)   --->   "%xor_ln936_237 = xor i1 %tmp_1778, i1 1"   --->   Operation 9415 'xor' 'xor_ln936_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9416 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_237)   --->   "%and_ln936_237 = and i1 %Range2_all_ones_237, i1 %xor_ln936_237"   --->   Operation 9416 'and' 'and_ln936_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9417 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_237)   --->   "%deleted_ones_473 = select i1 %carry_475, i1 %and_ln936_237, i1 %Range1_all_ones_473"   --->   Operation 9417 'select' 'deleted_ones_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9418 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_237)   --->   "%and_ln937_237 = and i1 %carry_475, i1 %Range1_all_ones_473"   --->   Operation 9418 'and' 'and_ln937_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9419 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%xor_ln941_710 = xor i1 %deleted_zeros_237, i1 1"   --->   Operation 9419 'xor' 'xor_ln941_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9420 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%or_ln941_237 = or i1 %p_Result_1194, i1 %xor_ln941_710"   --->   Operation 9420 'or' 'or_ln941_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9421 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%xor_ln941_711 = xor i1 %p_Result_1192, i1 1"   --->   Operation 9421 'xor' 'xor_ln941_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9422 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_473 = and i1 %or_ln941_237, i1 %xor_ln941_711"   --->   Operation 9422 'and' 'overflow_473' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9423 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_237)   --->   "%xor_ln942_475 = xor i1 %deleted_ones_473, i1 1"   --->   Operation 9423 'xor' 'xor_ln942_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9424 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_237 = or i1 %xor_ln942_474, i1 %xor_ln942_475"   --->   Operation 9424 'or' 'or_ln942_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9425 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_237)   --->   "%xor_ln942_749 = xor i1 %and_ln937_237, i1 %or_ln942_237"   --->   Operation 9425 'xor' 'xor_ln942_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9426 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_237)   --->   "%underflow_237 = and i1 %xor_ln942_749, i1 %p_Result_1192"   --->   Operation 9426 'and' 'underflow_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9427 [1/1] (0.00ns) (grouped into LUT with out node tp_V_713)   --->   "%select_ln392_710 = select i1 %overflow_473, i16 32767, i16 32768"   --->   Operation 9427 'select' 'select_ln392_710' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9428 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_237 = or i1 %overflow_473, i1 %underflow_237"   --->   Operation 9428 'or' 'or_ln392_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9429 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_713 = select i1 %or_ln392_237, i16 %select_ln392_710, i16 %tp_V_712"   --->   Operation 9429 'select' 'tp_V_713' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9430 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_502 = mul i32 %sext_ln1317_6, i32 %sext_ln198_110"   --->   Operation 9430 'mul' 'r_V_502' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9431 [1/1] (0.00ns)   --->   "%p_Result_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_502, i32 31"   --->   Operation 9431 'bitselect' 'p_Result_1197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9432 [1/1] (0.00ns)   --->   "%tp_V_714 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_502, i32 10, i32 25"   --->   Operation 9432 'partselect' 'tp_V_714' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9433 [1/1] (0.00ns)   --->   "%p_Result_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_502, i32 25"   --->   Operation 9433 'bitselect' 'p_Result_1198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9434 [1/1] (0.00ns)   --->   "%tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_502, i32 9"   --->   Operation 9434 'bitselect' 'tmp_1783' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9435 [1/1] (0.00ns)   --->   "%zext_ln423_238 = zext i1 %tmp_1783"   --->   Operation 9435 'zext' 'zext_ln423_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9436 [1/1] (0.85ns)   --->   "%tp_V_715 = add i16 %zext_ln423_238, i16 %tp_V_714"   --->   Operation 9436 'add' 'tp_V_715' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9437 [1/1] (0.00ns)   --->   "%p_Result_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_715, i32 15"   --->   Operation 9437 'bitselect' 'p_Result_1199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9438 [1/1] (0.28ns)   --->   "%xor_ln942_476 = xor i1 %p_Result_1199, i1 1"   --->   Operation 9438 'xor' 'xor_ln942_476' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9439 [1/1] (0.28ns)   --->   "%carry_477 = and i1 %p_Result_1198, i1 %xor_ln942_476"   --->   Operation 9439 'and' 'carry_477' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9440 [1/1] (0.00ns)   --->   "%tmp_720 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_502, i32 27, i32 31"   --->   Operation 9440 'partselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9441 [1/1] (0.75ns)   --->   "%Range2_all_ones_238 = icmp_eq  i5 %tmp_720, i5 31"   --->   Operation 9441 'icmp' 'Range2_all_ones_238' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9442 [1/1] (0.00ns)   --->   "%tmp_722 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_502, i32 26, i32 31"   --->   Operation 9442 'partselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9443 [1/1] (0.78ns)   --->   "%Range1_all_ones_475 = icmp_eq  i6 %tmp_722, i6 63"   --->   Operation 9443 'icmp' 'Range1_all_ones_475' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9444 [1/1] (0.78ns)   --->   "%Range1_all_zeros_238 = icmp_eq  i6 %tmp_722, i6 0"   --->   Operation 9444 'icmp' 'Range1_all_zeros_238' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9445 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%deleted_zeros_238 = select i1 %carry_477, i1 %Range1_all_ones_475, i1 %Range1_all_zeros_238"   --->   Operation 9445 'select' 'deleted_zeros_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9446 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_238)   --->   "%tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_502, i32 26"   --->   Operation 9446 'bitselect' 'tmp_1785' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9447 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_238)   --->   "%xor_ln936_238 = xor i1 %tmp_1785, i1 1"   --->   Operation 9447 'xor' 'xor_ln936_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9448 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_238)   --->   "%and_ln936_238 = and i1 %Range2_all_ones_238, i1 %xor_ln936_238"   --->   Operation 9448 'and' 'and_ln936_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9449 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_238)   --->   "%deleted_ones_475 = select i1 %carry_477, i1 %and_ln936_238, i1 %Range1_all_ones_475"   --->   Operation 9449 'select' 'deleted_ones_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9450 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_238)   --->   "%and_ln937_238 = and i1 %carry_477, i1 %Range1_all_ones_475"   --->   Operation 9450 'and' 'and_ln937_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9451 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%xor_ln941_713 = xor i1 %deleted_zeros_238, i1 1"   --->   Operation 9451 'xor' 'xor_ln941_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9452 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%or_ln941_238 = or i1 %p_Result_1199, i1 %xor_ln941_713"   --->   Operation 9452 'or' 'or_ln941_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9453 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%xor_ln941_714 = xor i1 %p_Result_1197, i1 1"   --->   Operation 9453 'xor' 'xor_ln941_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9454 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_475 = and i1 %or_ln941_238, i1 %xor_ln941_714"   --->   Operation 9454 'and' 'overflow_475' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9455 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_238)   --->   "%xor_ln942_477 = xor i1 %deleted_ones_475, i1 1"   --->   Operation 9455 'xor' 'xor_ln942_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9456 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_238 = or i1 %xor_ln942_476, i1 %xor_ln942_477"   --->   Operation 9456 'or' 'or_ln942_238' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9457 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_238)   --->   "%xor_ln942_750 = xor i1 %and_ln937_238, i1 %or_ln942_238"   --->   Operation 9457 'xor' 'xor_ln942_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9458 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_238)   --->   "%underflow_238 = and i1 %xor_ln942_750, i1 %p_Result_1197"   --->   Operation 9458 'and' 'underflow_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9459 [1/1] (0.00ns) (grouped into LUT with out node tp_V_716)   --->   "%select_ln392_713 = select i1 %overflow_475, i16 32767, i16 32768"   --->   Operation 9459 'select' 'select_ln392_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9460 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_238 = or i1 %overflow_475, i1 %underflow_238"   --->   Operation 9460 'or' 'or_ln392_238' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9461 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_716 = select i1 %or_ln392_238, i16 %select_ln392_713, i16 %tp_V_715"   --->   Operation 9461 'select' 'tp_V_716' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9462 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_503 = mul i32 %sext_ln1317_7, i32 %sext_ln198_111"   --->   Operation 9462 'mul' 'r_V_503' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9463 [1/1] (0.00ns)   --->   "%p_Result_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_503, i32 31"   --->   Operation 9463 'bitselect' 'p_Result_1202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9464 [1/1] (0.00ns)   --->   "%tp_V_717 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_503, i32 10, i32 25"   --->   Operation 9464 'partselect' 'tp_V_717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9465 [1/1] (0.00ns)   --->   "%p_Result_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_503, i32 25"   --->   Operation 9465 'bitselect' 'p_Result_1203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9466 [1/1] (0.00ns)   --->   "%tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_503, i32 9"   --->   Operation 9466 'bitselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9467 [1/1] (0.00ns)   --->   "%zext_ln423_239 = zext i1 %tmp_1790"   --->   Operation 9467 'zext' 'zext_ln423_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9468 [1/1] (0.85ns)   --->   "%tp_V_718 = add i16 %zext_ln423_239, i16 %tp_V_717"   --->   Operation 9468 'add' 'tp_V_718' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9469 [1/1] (0.00ns)   --->   "%p_Result_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_718, i32 15"   --->   Operation 9469 'bitselect' 'p_Result_1204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9470 [1/1] (0.28ns)   --->   "%xor_ln942_478 = xor i1 %p_Result_1204, i1 1"   --->   Operation 9470 'xor' 'xor_ln942_478' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9471 [1/1] (0.28ns)   --->   "%carry_479 = and i1 %p_Result_1203, i1 %xor_ln942_478"   --->   Operation 9471 'and' 'carry_479' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9472 [1/1] (0.00ns)   --->   "%tmp_723 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_503, i32 27, i32 31"   --->   Operation 9472 'partselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9473 [1/1] (0.75ns)   --->   "%Range2_all_ones_239 = icmp_eq  i5 %tmp_723, i5 31"   --->   Operation 9473 'icmp' 'Range2_all_ones_239' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9474 [1/1] (0.00ns)   --->   "%tmp_724 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_503, i32 26, i32 31"   --->   Operation 9474 'partselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9475 [1/1] (0.78ns)   --->   "%Range1_all_ones_477 = icmp_eq  i6 %tmp_724, i6 63"   --->   Operation 9475 'icmp' 'Range1_all_ones_477' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9476 [1/1] (0.78ns)   --->   "%Range1_all_zeros_239 = icmp_eq  i6 %tmp_724, i6 0"   --->   Operation 9476 'icmp' 'Range1_all_zeros_239' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9477 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%deleted_zeros_239 = select i1 %carry_479, i1 %Range1_all_ones_477, i1 %Range1_all_zeros_239"   --->   Operation 9477 'select' 'deleted_zeros_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9478 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_239)   --->   "%tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_503, i32 26"   --->   Operation 9478 'bitselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9479 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_239)   --->   "%xor_ln936_239 = xor i1 %tmp_1792, i1 1"   --->   Operation 9479 'xor' 'xor_ln936_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9480 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_239)   --->   "%and_ln936_239 = and i1 %Range2_all_ones_239, i1 %xor_ln936_239"   --->   Operation 9480 'and' 'and_ln936_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9481 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_239)   --->   "%deleted_ones_477 = select i1 %carry_479, i1 %and_ln936_239, i1 %Range1_all_ones_477"   --->   Operation 9481 'select' 'deleted_ones_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9482 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_239)   --->   "%and_ln937_239 = and i1 %carry_479, i1 %Range1_all_ones_477"   --->   Operation 9482 'and' 'and_ln937_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9483 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%xor_ln941_716 = xor i1 %deleted_zeros_239, i1 1"   --->   Operation 9483 'xor' 'xor_ln941_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9484 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%or_ln941_239 = or i1 %p_Result_1204, i1 %xor_ln941_716"   --->   Operation 9484 'or' 'or_ln941_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9485 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%xor_ln941_717 = xor i1 %p_Result_1202, i1 1"   --->   Operation 9485 'xor' 'xor_ln941_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9486 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_477 = and i1 %or_ln941_239, i1 %xor_ln941_717"   --->   Operation 9486 'and' 'overflow_477' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9487 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_239)   --->   "%xor_ln942_479 = xor i1 %deleted_ones_477, i1 1"   --->   Operation 9487 'xor' 'xor_ln942_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9488 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_239 = or i1 %xor_ln942_478, i1 %xor_ln942_479"   --->   Operation 9488 'or' 'or_ln942_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9489 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_239)   --->   "%xor_ln942_751 = xor i1 %and_ln937_239, i1 %or_ln942_239"   --->   Operation 9489 'xor' 'xor_ln942_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9490 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_239)   --->   "%underflow_239 = and i1 %xor_ln942_751, i1 %p_Result_1202"   --->   Operation 9490 'and' 'underflow_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9491 [1/1] (0.00ns) (grouped into LUT with out node tp_V_719)   --->   "%select_ln392_716 = select i1 %overflow_477, i16 32767, i16 32768"   --->   Operation 9491 'select' 'select_ln392_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9492 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_239 = or i1 %overflow_477, i1 %underflow_239"   --->   Operation 9492 'or' 'or_ln392_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9493 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_719 = select i1 %or_ln392_239, i16 %select_ln392_716, i16 %tp_V_718"   --->   Operation 9493 'select' 'tp_V_719' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9494 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_504 = mul i32 %sext_ln1317_4, i32 %sext_ln198_112"   --->   Operation 9494 'mul' 'r_V_504' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9495 [1/1] (0.00ns)   --->   "%p_Result_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_504, i32 31"   --->   Operation 9495 'bitselect' 'p_Result_1209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9496 [1/1] (0.00ns)   --->   "%tp_V_720 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_504, i32 10, i32 25"   --->   Operation 9496 'partselect' 'tp_V_720' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9497 [1/1] (0.00ns)   --->   "%p_Result_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_504, i32 25"   --->   Operation 9497 'bitselect' 'p_Result_1210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9498 [1/1] (0.00ns)   --->   "%tmp_1799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_504, i32 9"   --->   Operation 9498 'bitselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9499 [1/1] (0.00ns)   --->   "%zext_ln423_240 = zext i1 %tmp_1799"   --->   Operation 9499 'zext' 'zext_ln423_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9500 [1/1] (0.85ns)   --->   "%tp_V_721 = add i16 %zext_ln423_240, i16 %tp_V_720"   --->   Operation 9500 'add' 'tp_V_721' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9501 [1/1] (0.00ns)   --->   "%p_Result_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_721, i32 15"   --->   Operation 9501 'bitselect' 'p_Result_1211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9502 [1/1] (0.28ns)   --->   "%xor_ln942_480 = xor i1 %p_Result_1211, i1 1"   --->   Operation 9502 'xor' 'xor_ln942_480' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9503 [1/1] (0.28ns)   --->   "%carry_481 = and i1 %p_Result_1210, i1 %xor_ln942_480"   --->   Operation 9503 'and' 'carry_481' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9504 [1/1] (0.00ns)   --->   "%tmp_725 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_504, i32 27, i32 31"   --->   Operation 9504 'partselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9505 [1/1] (0.75ns)   --->   "%Range2_all_ones_240 = icmp_eq  i5 %tmp_725, i5 31"   --->   Operation 9505 'icmp' 'Range2_all_ones_240' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9506 [1/1] (0.00ns)   --->   "%tmp_727 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_504, i32 26, i32 31"   --->   Operation 9506 'partselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9507 [1/1] (0.78ns)   --->   "%Range1_all_ones_480 = icmp_eq  i6 %tmp_727, i6 63"   --->   Operation 9507 'icmp' 'Range1_all_ones_480' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9508 [1/1] (0.78ns)   --->   "%Range1_all_zeros_240 = icmp_eq  i6 %tmp_727, i6 0"   --->   Operation 9508 'icmp' 'Range1_all_zeros_240' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9509 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%deleted_zeros_240 = select i1 %carry_481, i1 %Range1_all_ones_480, i1 %Range1_all_zeros_240"   --->   Operation 9509 'select' 'deleted_zeros_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9510 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_240)   --->   "%tmp_1801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_504, i32 26"   --->   Operation 9510 'bitselect' 'tmp_1801' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9511 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_240)   --->   "%xor_ln936_240 = xor i1 %tmp_1801, i1 1"   --->   Operation 9511 'xor' 'xor_ln936_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9512 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_240)   --->   "%and_ln936_240 = and i1 %Range2_all_ones_240, i1 %xor_ln936_240"   --->   Operation 9512 'and' 'and_ln936_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9513 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_240)   --->   "%deleted_ones_480 = select i1 %carry_481, i1 %and_ln936_240, i1 %Range1_all_ones_480"   --->   Operation 9513 'select' 'deleted_ones_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9514 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_240)   --->   "%and_ln937_240 = and i1 %carry_481, i1 %Range1_all_ones_480"   --->   Operation 9514 'and' 'and_ln937_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9515 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%xor_ln941_720 = xor i1 %deleted_zeros_240, i1 1"   --->   Operation 9515 'xor' 'xor_ln941_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9516 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%or_ln941_240 = or i1 %p_Result_1211, i1 %xor_ln941_720"   --->   Operation 9516 'or' 'or_ln941_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9517 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%xor_ln941_721 = xor i1 %p_Result_1209, i1 1"   --->   Operation 9517 'xor' 'xor_ln941_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9518 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_480 = and i1 %or_ln941_240, i1 %xor_ln941_721"   --->   Operation 9518 'and' 'overflow_480' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9519 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_240)   --->   "%xor_ln942_481 = xor i1 %deleted_ones_480, i1 1"   --->   Operation 9519 'xor' 'xor_ln942_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9520 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_240 = or i1 %xor_ln942_480, i1 %xor_ln942_481"   --->   Operation 9520 'or' 'or_ln942_240' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9521 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_240)   --->   "%xor_ln942_752 = xor i1 %and_ln937_240, i1 %or_ln942_240"   --->   Operation 9521 'xor' 'xor_ln942_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9522 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_240)   --->   "%underflow_240 = and i1 %xor_ln942_752, i1 %p_Result_1209"   --->   Operation 9522 'and' 'underflow_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9523 [1/1] (0.00ns) (grouped into LUT with out node tp_V_722)   --->   "%select_ln392_720 = select i1 %overflow_480, i16 32767, i16 32768"   --->   Operation 9523 'select' 'select_ln392_720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9524 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_240 = or i1 %overflow_480, i1 %underflow_240"   --->   Operation 9524 'or' 'or_ln392_240' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9525 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_722 = select i1 %or_ln392_240, i16 %select_ln392_720, i16 %tp_V_721"   --->   Operation 9525 'select' 'tp_V_722' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9526 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_505 = mul i32 %sext_ln1317_5, i32 %sext_ln198_113"   --->   Operation 9526 'mul' 'r_V_505' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9527 [1/1] (0.00ns)   --->   "%p_Result_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_505, i32 31"   --->   Operation 9527 'bitselect' 'p_Result_1212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9528 [1/1] (0.00ns)   --->   "%tp_V_723 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_505, i32 10, i32 25"   --->   Operation 9528 'partselect' 'tp_V_723' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9529 [1/1] (0.00ns)   --->   "%p_Result_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_505, i32 25"   --->   Operation 9529 'bitselect' 'p_Result_1213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9530 [1/1] (0.00ns)   --->   "%tmp_1804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_505, i32 9"   --->   Operation 9530 'bitselect' 'tmp_1804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9531 [1/1] (0.00ns)   --->   "%zext_ln423_241 = zext i1 %tmp_1804"   --->   Operation 9531 'zext' 'zext_ln423_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9532 [1/1] (0.85ns)   --->   "%tp_V_724 = add i16 %zext_ln423_241, i16 %tp_V_723"   --->   Operation 9532 'add' 'tp_V_724' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9533 [1/1] (0.00ns)   --->   "%p_Result_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_724, i32 15"   --->   Operation 9533 'bitselect' 'p_Result_1214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9534 [1/1] (0.28ns)   --->   "%xor_ln942_482 = xor i1 %p_Result_1214, i1 1"   --->   Operation 9534 'xor' 'xor_ln942_482' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9535 [1/1] (0.28ns)   --->   "%carry_483 = and i1 %p_Result_1213, i1 %xor_ln942_482"   --->   Operation 9535 'and' 'carry_483' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9536 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_505, i32 27, i32 31"   --->   Operation 9536 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9537 [1/1] (0.75ns)   --->   "%Range2_all_ones_241 = icmp_eq  i5 %tmp_729, i5 31"   --->   Operation 9537 'icmp' 'Range2_all_ones_241' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9538 [1/1] (0.00ns)   --->   "%tmp_730 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_505, i32 26, i32 31"   --->   Operation 9538 'partselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9539 [1/1] (0.78ns)   --->   "%Range1_all_ones_481 = icmp_eq  i6 %tmp_730, i6 63"   --->   Operation 9539 'icmp' 'Range1_all_ones_481' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9540 [1/1] (0.78ns)   --->   "%Range1_all_zeros_241 = icmp_eq  i6 %tmp_730, i6 0"   --->   Operation 9540 'icmp' 'Range1_all_zeros_241' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9541 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%deleted_zeros_241 = select i1 %carry_483, i1 %Range1_all_ones_481, i1 %Range1_all_zeros_241"   --->   Operation 9541 'select' 'deleted_zeros_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9542 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_241)   --->   "%tmp_1806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_505, i32 26"   --->   Operation 9542 'bitselect' 'tmp_1806' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9543 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_241)   --->   "%xor_ln936_241 = xor i1 %tmp_1806, i1 1"   --->   Operation 9543 'xor' 'xor_ln936_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9544 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_241)   --->   "%and_ln936_241 = and i1 %Range2_all_ones_241, i1 %xor_ln936_241"   --->   Operation 9544 'and' 'and_ln936_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9545 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_241)   --->   "%deleted_ones_481 = select i1 %carry_483, i1 %and_ln936_241, i1 %Range1_all_ones_481"   --->   Operation 9545 'select' 'deleted_ones_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9546 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_241)   --->   "%and_ln937_241 = and i1 %carry_483, i1 %Range1_all_ones_481"   --->   Operation 9546 'and' 'and_ln937_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9547 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%xor_ln941_722 = xor i1 %deleted_zeros_241, i1 1"   --->   Operation 9547 'xor' 'xor_ln941_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9548 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%or_ln941_241 = or i1 %p_Result_1214, i1 %xor_ln941_722"   --->   Operation 9548 'or' 'or_ln941_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9549 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%xor_ln941_723 = xor i1 %p_Result_1212, i1 1"   --->   Operation 9549 'xor' 'xor_ln941_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9550 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_481 = and i1 %or_ln941_241, i1 %xor_ln941_723"   --->   Operation 9550 'and' 'overflow_481' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9551 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_241)   --->   "%xor_ln942_483 = xor i1 %deleted_ones_481, i1 1"   --->   Operation 9551 'xor' 'xor_ln942_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9552 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_241 = or i1 %xor_ln942_482, i1 %xor_ln942_483"   --->   Operation 9552 'or' 'or_ln942_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9553 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_241)   --->   "%xor_ln942_753 = xor i1 %and_ln937_241, i1 %or_ln942_241"   --->   Operation 9553 'xor' 'xor_ln942_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9554 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_241)   --->   "%underflow_241 = and i1 %xor_ln942_753, i1 %p_Result_1212"   --->   Operation 9554 'and' 'underflow_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9555 [1/1] (0.00ns) (grouped into LUT with out node tp_V_725)   --->   "%select_ln392_722 = select i1 %overflow_481, i16 32767, i16 32768"   --->   Operation 9555 'select' 'select_ln392_722' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9556 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_241 = or i1 %overflow_481, i1 %underflow_241"   --->   Operation 9556 'or' 'or_ln392_241' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9557 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_725 = select i1 %or_ln392_241, i16 %select_ln392_722, i16 %tp_V_724"   --->   Operation 9557 'select' 'tp_V_725' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9558 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_506 = mul i32 %sext_ln1317_6, i32 %sext_ln198_114"   --->   Operation 9558 'mul' 'r_V_506' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9559 [1/1] (0.00ns)   --->   "%p_Result_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_506, i32 31"   --->   Operation 9559 'bitselect' 'p_Result_1217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9560 [1/1] (0.00ns)   --->   "%tp_V_726 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_506, i32 10, i32 25"   --->   Operation 9560 'partselect' 'tp_V_726' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9561 [1/1] (0.00ns)   --->   "%p_Result_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_506, i32 25"   --->   Operation 9561 'bitselect' 'p_Result_1218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9562 [1/1] (0.00ns)   --->   "%tmp_1811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_506, i32 9"   --->   Operation 9562 'bitselect' 'tmp_1811' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9563 [1/1] (0.00ns)   --->   "%zext_ln423_242 = zext i1 %tmp_1811"   --->   Operation 9563 'zext' 'zext_ln423_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9564 [1/1] (0.85ns)   --->   "%tp_V_727 = add i16 %zext_ln423_242, i16 %tp_V_726"   --->   Operation 9564 'add' 'tp_V_727' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9565 [1/1] (0.00ns)   --->   "%p_Result_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_727, i32 15"   --->   Operation 9565 'bitselect' 'p_Result_1219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9566 [1/1] (0.28ns)   --->   "%xor_ln942_484 = xor i1 %p_Result_1219, i1 1"   --->   Operation 9566 'xor' 'xor_ln942_484' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9567 [1/1] (0.28ns)   --->   "%carry_485 = and i1 %p_Result_1218, i1 %xor_ln942_484"   --->   Operation 9567 'and' 'carry_485' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9568 [1/1] (0.00ns)   --->   "%tmp_731 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_506, i32 27, i32 31"   --->   Operation 9568 'partselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9569 [1/1] (0.75ns)   --->   "%Range2_all_ones_242 = icmp_eq  i5 %tmp_731, i5 31"   --->   Operation 9569 'icmp' 'Range2_all_ones_242' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9570 [1/1] (0.00ns)   --->   "%tmp_732 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_506, i32 26, i32 31"   --->   Operation 9570 'partselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9571 [1/1] (0.78ns)   --->   "%Range1_all_ones_483 = icmp_eq  i6 %tmp_732, i6 63"   --->   Operation 9571 'icmp' 'Range1_all_ones_483' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9572 [1/1] (0.78ns)   --->   "%Range1_all_zeros_242 = icmp_eq  i6 %tmp_732, i6 0"   --->   Operation 9572 'icmp' 'Range1_all_zeros_242' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9573 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%deleted_zeros_242 = select i1 %carry_485, i1 %Range1_all_ones_483, i1 %Range1_all_zeros_242"   --->   Operation 9573 'select' 'deleted_zeros_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9574 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_242)   --->   "%tmp_1813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_506, i32 26"   --->   Operation 9574 'bitselect' 'tmp_1813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9575 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_242)   --->   "%xor_ln936_242 = xor i1 %tmp_1813, i1 1"   --->   Operation 9575 'xor' 'xor_ln936_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9576 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_242)   --->   "%and_ln936_242 = and i1 %Range2_all_ones_242, i1 %xor_ln936_242"   --->   Operation 9576 'and' 'and_ln936_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9577 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_242)   --->   "%deleted_ones_483 = select i1 %carry_485, i1 %and_ln936_242, i1 %Range1_all_ones_483"   --->   Operation 9577 'select' 'deleted_ones_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9578 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_242)   --->   "%and_ln937_242 = and i1 %carry_485, i1 %Range1_all_ones_483"   --->   Operation 9578 'and' 'and_ln937_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9579 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%xor_ln941_725 = xor i1 %deleted_zeros_242, i1 1"   --->   Operation 9579 'xor' 'xor_ln941_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9580 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%or_ln941_242 = or i1 %p_Result_1219, i1 %xor_ln941_725"   --->   Operation 9580 'or' 'or_ln941_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9581 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%xor_ln941_726 = xor i1 %p_Result_1217, i1 1"   --->   Operation 9581 'xor' 'xor_ln941_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9582 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_483 = and i1 %or_ln941_242, i1 %xor_ln941_726"   --->   Operation 9582 'and' 'overflow_483' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9583 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_242)   --->   "%xor_ln942_485 = xor i1 %deleted_ones_483, i1 1"   --->   Operation 9583 'xor' 'xor_ln942_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9584 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_242 = or i1 %xor_ln942_484, i1 %xor_ln942_485"   --->   Operation 9584 'or' 'or_ln942_242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9585 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_242)   --->   "%xor_ln942_754 = xor i1 %and_ln937_242, i1 %or_ln942_242"   --->   Operation 9585 'xor' 'xor_ln942_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9586 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_242)   --->   "%underflow_242 = and i1 %xor_ln942_754, i1 %p_Result_1217"   --->   Operation 9586 'and' 'underflow_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9587 [1/1] (0.00ns) (grouped into LUT with out node tp_V_728)   --->   "%select_ln392_725 = select i1 %overflow_483, i16 32767, i16 32768"   --->   Operation 9587 'select' 'select_ln392_725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9588 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_242 = or i1 %overflow_483, i1 %underflow_242"   --->   Operation 9588 'or' 'or_ln392_242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9589 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_728 = select i1 %or_ln392_242, i16 %select_ln392_725, i16 %tp_V_727"   --->   Operation 9589 'select' 'tp_V_728' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9590 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_507 = mul i32 %sext_ln1317_7, i32 %sext_ln198_115"   --->   Operation 9590 'mul' 'r_V_507' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9591 [1/1] (0.00ns)   --->   "%p_Result_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_507, i32 31"   --->   Operation 9591 'bitselect' 'p_Result_1222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9592 [1/1] (0.00ns)   --->   "%tp_V_729 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_507, i32 10, i32 25"   --->   Operation 9592 'partselect' 'tp_V_729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9593 [1/1] (0.00ns)   --->   "%p_Result_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_507, i32 25"   --->   Operation 9593 'bitselect' 'p_Result_1223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9594 [1/1] (0.00ns)   --->   "%tmp_1818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_507, i32 9"   --->   Operation 9594 'bitselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9595 [1/1] (0.00ns)   --->   "%zext_ln423_243 = zext i1 %tmp_1818"   --->   Operation 9595 'zext' 'zext_ln423_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9596 [1/1] (0.85ns)   --->   "%tp_V_730 = add i16 %zext_ln423_243, i16 %tp_V_729"   --->   Operation 9596 'add' 'tp_V_730' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9597 [1/1] (0.00ns)   --->   "%p_Result_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_730, i32 15"   --->   Operation 9597 'bitselect' 'p_Result_1224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9598 [1/1] (0.28ns)   --->   "%xor_ln942_486 = xor i1 %p_Result_1224, i1 1"   --->   Operation 9598 'xor' 'xor_ln942_486' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9599 [1/1] (0.28ns)   --->   "%carry_487 = and i1 %p_Result_1223, i1 %xor_ln942_486"   --->   Operation 9599 'and' 'carry_487' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9600 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_507, i32 27, i32 31"   --->   Operation 9600 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9601 [1/1] (0.75ns)   --->   "%Range2_all_ones_243 = icmp_eq  i5 %tmp_733, i5 31"   --->   Operation 9601 'icmp' 'Range2_all_ones_243' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9602 [1/1] (0.00ns)   --->   "%tmp_734 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_507, i32 26, i32 31"   --->   Operation 9602 'partselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9603 [1/1] (0.78ns)   --->   "%Range1_all_ones_485 = icmp_eq  i6 %tmp_734, i6 63"   --->   Operation 9603 'icmp' 'Range1_all_ones_485' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9604 [1/1] (0.78ns)   --->   "%Range1_all_zeros_243 = icmp_eq  i6 %tmp_734, i6 0"   --->   Operation 9604 'icmp' 'Range1_all_zeros_243' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9605 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%deleted_zeros_243 = select i1 %carry_487, i1 %Range1_all_ones_485, i1 %Range1_all_zeros_243"   --->   Operation 9605 'select' 'deleted_zeros_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9606 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_243)   --->   "%tmp_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_507, i32 26"   --->   Operation 9606 'bitselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9607 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_243)   --->   "%xor_ln936_243 = xor i1 %tmp_1820, i1 1"   --->   Operation 9607 'xor' 'xor_ln936_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9608 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_243)   --->   "%and_ln936_243 = and i1 %Range2_all_ones_243, i1 %xor_ln936_243"   --->   Operation 9608 'and' 'and_ln936_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9609 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_243)   --->   "%deleted_ones_485 = select i1 %carry_487, i1 %and_ln936_243, i1 %Range1_all_ones_485"   --->   Operation 9609 'select' 'deleted_ones_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9610 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_243)   --->   "%and_ln937_243 = and i1 %carry_487, i1 %Range1_all_ones_485"   --->   Operation 9610 'and' 'and_ln937_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9611 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%xor_ln941_728 = xor i1 %deleted_zeros_243, i1 1"   --->   Operation 9611 'xor' 'xor_ln941_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9612 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%or_ln941_243 = or i1 %p_Result_1224, i1 %xor_ln941_728"   --->   Operation 9612 'or' 'or_ln941_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9613 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%xor_ln941_729 = xor i1 %p_Result_1222, i1 1"   --->   Operation 9613 'xor' 'xor_ln941_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9614 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_485 = and i1 %or_ln941_243, i1 %xor_ln941_729"   --->   Operation 9614 'and' 'overflow_485' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9615 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_243)   --->   "%xor_ln942_487 = xor i1 %deleted_ones_485, i1 1"   --->   Operation 9615 'xor' 'xor_ln942_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9616 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_243 = or i1 %xor_ln942_486, i1 %xor_ln942_487"   --->   Operation 9616 'or' 'or_ln942_243' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9617 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_243)   --->   "%xor_ln942_755 = xor i1 %and_ln937_243, i1 %or_ln942_243"   --->   Operation 9617 'xor' 'xor_ln942_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9618 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_243)   --->   "%underflow_243 = and i1 %xor_ln942_755, i1 %p_Result_1222"   --->   Operation 9618 'and' 'underflow_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9619 [1/1] (0.00ns) (grouped into LUT with out node tp_V_731)   --->   "%select_ln392_728 = select i1 %overflow_485, i16 32767, i16 32768"   --->   Operation 9619 'select' 'select_ln392_728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9620 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_243 = or i1 %overflow_485, i1 %underflow_243"   --->   Operation 9620 'or' 'or_ln392_243' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9621 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_731 = select i1 %or_ln392_243, i16 %select_ln392_728, i16 %tp_V_730"   --->   Operation 9621 'select' 'tp_V_731' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9622 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_508 = mul i32 %sext_ln1317_4, i32 %sext_ln198_116"   --->   Operation 9622 'mul' 'r_V_508' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9623 [1/1] (0.00ns)   --->   "%p_Result_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_508, i32 31"   --->   Operation 9623 'bitselect' 'p_Result_1229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9624 [1/1] (0.00ns)   --->   "%tp_V_732 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_508, i32 10, i32 25"   --->   Operation 9624 'partselect' 'tp_V_732' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9625 [1/1] (0.00ns)   --->   "%p_Result_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_508, i32 25"   --->   Operation 9625 'bitselect' 'p_Result_1230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9626 [1/1] (0.00ns)   --->   "%tmp_1827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_508, i32 9"   --->   Operation 9626 'bitselect' 'tmp_1827' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9627 [1/1] (0.00ns)   --->   "%zext_ln423_244 = zext i1 %tmp_1827"   --->   Operation 9627 'zext' 'zext_ln423_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9628 [1/1] (0.85ns)   --->   "%tp_V_733 = add i16 %zext_ln423_244, i16 %tp_V_732"   --->   Operation 9628 'add' 'tp_V_733' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9629 [1/1] (0.00ns)   --->   "%p_Result_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_733, i32 15"   --->   Operation 9629 'bitselect' 'p_Result_1231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9630 [1/1] (0.28ns)   --->   "%xor_ln942_488 = xor i1 %p_Result_1231, i1 1"   --->   Operation 9630 'xor' 'xor_ln942_488' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9631 [1/1] (0.28ns)   --->   "%carry_489 = and i1 %p_Result_1230, i1 %xor_ln942_488"   --->   Operation 9631 'and' 'carry_489' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9632 [1/1] (0.00ns)   --->   "%tmp_736 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_508, i32 27, i32 31"   --->   Operation 9632 'partselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9633 [1/1] (0.75ns)   --->   "%Range2_all_ones_244 = icmp_eq  i5 %tmp_736, i5 31"   --->   Operation 9633 'icmp' 'Range2_all_ones_244' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9634 [1/1] (0.00ns)   --->   "%tmp_738 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_508, i32 26, i32 31"   --->   Operation 9634 'partselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9635 [1/1] (0.78ns)   --->   "%Range1_all_ones_488 = icmp_eq  i6 %tmp_738, i6 63"   --->   Operation 9635 'icmp' 'Range1_all_ones_488' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9636 [1/1] (0.78ns)   --->   "%Range1_all_zeros_244 = icmp_eq  i6 %tmp_738, i6 0"   --->   Operation 9636 'icmp' 'Range1_all_zeros_244' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9637 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%deleted_zeros_244 = select i1 %carry_489, i1 %Range1_all_ones_488, i1 %Range1_all_zeros_244"   --->   Operation 9637 'select' 'deleted_zeros_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9638 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_244)   --->   "%tmp_1829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_508, i32 26"   --->   Operation 9638 'bitselect' 'tmp_1829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9639 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_244)   --->   "%xor_ln936_244 = xor i1 %tmp_1829, i1 1"   --->   Operation 9639 'xor' 'xor_ln936_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9640 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_244)   --->   "%and_ln936_244 = and i1 %Range2_all_ones_244, i1 %xor_ln936_244"   --->   Operation 9640 'and' 'and_ln936_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9641 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_244)   --->   "%deleted_ones_488 = select i1 %carry_489, i1 %and_ln936_244, i1 %Range1_all_ones_488"   --->   Operation 9641 'select' 'deleted_ones_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9642 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_244)   --->   "%and_ln937_244 = and i1 %carry_489, i1 %Range1_all_ones_488"   --->   Operation 9642 'and' 'and_ln937_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9643 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%xor_ln941_732 = xor i1 %deleted_zeros_244, i1 1"   --->   Operation 9643 'xor' 'xor_ln941_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9644 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%or_ln941_244 = or i1 %p_Result_1231, i1 %xor_ln941_732"   --->   Operation 9644 'or' 'or_ln941_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9645 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%xor_ln941_733 = xor i1 %p_Result_1229, i1 1"   --->   Operation 9645 'xor' 'xor_ln941_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9646 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_488 = and i1 %or_ln941_244, i1 %xor_ln941_733"   --->   Operation 9646 'and' 'overflow_488' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9647 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_244)   --->   "%xor_ln942_489 = xor i1 %deleted_ones_488, i1 1"   --->   Operation 9647 'xor' 'xor_ln942_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9648 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_244 = or i1 %xor_ln942_488, i1 %xor_ln942_489"   --->   Operation 9648 'or' 'or_ln942_244' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9649 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_244)   --->   "%xor_ln942_756 = xor i1 %and_ln937_244, i1 %or_ln942_244"   --->   Operation 9649 'xor' 'xor_ln942_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9650 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_244)   --->   "%underflow_244 = and i1 %xor_ln942_756, i1 %p_Result_1229"   --->   Operation 9650 'and' 'underflow_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9651 [1/1] (0.00ns) (grouped into LUT with out node tp_V_734)   --->   "%select_ln392_732 = select i1 %overflow_488, i16 32767, i16 32768"   --->   Operation 9651 'select' 'select_ln392_732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9652 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_244 = or i1 %overflow_488, i1 %underflow_244"   --->   Operation 9652 'or' 'or_ln392_244' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9653 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_734 = select i1 %or_ln392_244, i16 %select_ln392_732, i16 %tp_V_733"   --->   Operation 9653 'select' 'tp_V_734' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9654 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_509 = mul i32 %sext_ln1317_5, i32 %sext_ln198_117"   --->   Operation 9654 'mul' 'r_V_509' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9655 [1/1] (0.00ns)   --->   "%p_Result_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_509, i32 31"   --->   Operation 9655 'bitselect' 'p_Result_1232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9656 [1/1] (0.00ns)   --->   "%tp_V_735 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_509, i32 10, i32 25"   --->   Operation 9656 'partselect' 'tp_V_735' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9657 [1/1] (0.00ns)   --->   "%p_Result_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_509, i32 25"   --->   Operation 9657 'bitselect' 'p_Result_1233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9658 [1/1] (0.00ns)   --->   "%tmp_1832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_509, i32 9"   --->   Operation 9658 'bitselect' 'tmp_1832' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9659 [1/1] (0.00ns)   --->   "%zext_ln423_245 = zext i1 %tmp_1832"   --->   Operation 9659 'zext' 'zext_ln423_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9660 [1/1] (0.85ns)   --->   "%tp_V_736 = add i16 %zext_ln423_245, i16 %tp_V_735"   --->   Operation 9660 'add' 'tp_V_736' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9661 [1/1] (0.00ns)   --->   "%p_Result_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_736, i32 15"   --->   Operation 9661 'bitselect' 'p_Result_1234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9662 [1/1] (0.28ns)   --->   "%xor_ln942_490 = xor i1 %p_Result_1234, i1 1"   --->   Operation 9662 'xor' 'xor_ln942_490' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9663 [1/1] (0.28ns)   --->   "%carry_491 = and i1 %p_Result_1233, i1 %xor_ln942_490"   --->   Operation 9663 'and' 'carry_491' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9664 [1/1] (0.00ns)   --->   "%tmp_739 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_509, i32 27, i32 31"   --->   Operation 9664 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9665 [1/1] (0.75ns)   --->   "%Range2_all_ones_245 = icmp_eq  i5 %tmp_739, i5 31"   --->   Operation 9665 'icmp' 'Range2_all_ones_245' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9666 [1/1] (0.00ns)   --->   "%tmp_741 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_509, i32 26, i32 31"   --->   Operation 9666 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9667 [1/1] (0.78ns)   --->   "%Range1_all_ones_489 = icmp_eq  i6 %tmp_741, i6 63"   --->   Operation 9667 'icmp' 'Range1_all_ones_489' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9668 [1/1] (0.78ns)   --->   "%Range1_all_zeros_245 = icmp_eq  i6 %tmp_741, i6 0"   --->   Operation 9668 'icmp' 'Range1_all_zeros_245' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9669 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%deleted_zeros_245 = select i1 %carry_491, i1 %Range1_all_ones_489, i1 %Range1_all_zeros_245"   --->   Operation 9669 'select' 'deleted_zeros_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9670 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_245)   --->   "%tmp_1834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_509, i32 26"   --->   Operation 9670 'bitselect' 'tmp_1834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9671 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_245)   --->   "%xor_ln936_245 = xor i1 %tmp_1834, i1 1"   --->   Operation 9671 'xor' 'xor_ln936_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9672 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_245)   --->   "%and_ln936_245 = and i1 %Range2_all_ones_245, i1 %xor_ln936_245"   --->   Operation 9672 'and' 'and_ln936_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9673 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_245)   --->   "%deleted_ones_489 = select i1 %carry_491, i1 %and_ln936_245, i1 %Range1_all_ones_489"   --->   Operation 9673 'select' 'deleted_ones_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9674 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_245)   --->   "%and_ln937_245 = and i1 %carry_491, i1 %Range1_all_ones_489"   --->   Operation 9674 'and' 'and_ln937_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9675 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%xor_ln941_734 = xor i1 %deleted_zeros_245, i1 1"   --->   Operation 9675 'xor' 'xor_ln941_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9676 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%or_ln941_245 = or i1 %p_Result_1234, i1 %xor_ln941_734"   --->   Operation 9676 'or' 'or_ln941_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9677 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%xor_ln941_735 = xor i1 %p_Result_1232, i1 1"   --->   Operation 9677 'xor' 'xor_ln941_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9678 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_489 = and i1 %or_ln941_245, i1 %xor_ln941_735"   --->   Operation 9678 'and' 'overflow_489' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9679 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_245)   --->   "%xor_ln942_491 = xor i1 %deleted_ones_489, i1 1"   --->   Operation 9679 'xor' 'xor_ln942_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9680 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_245 = or i1 %xor_ln942_490, i1 %xor_ln942_491"   --->   Operation 9680 'or' 'or_ln942_245' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9681 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_245)   --->   "%xor_ln942_757 = xor i1 %and_ln937_245, i1 %or_ln942_245"   --->   Operation 9681 'xor' 'xor_ln942_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9682 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_245)   --->   "%underflow_245 = and i1 %xor_ln942_757, i1 %p_Result_1232"   --->   Operation 9682 'and' 'underflow_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9683 [1/1] (0.00ns) (grouped into LUT with out node tp_V_737)   --->   "%select_ln392_734 = select i1 %overflow_489, i16 32767, i16 32768"   --->   Operation 9683 'select' 'select_ln392_734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9684 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_245 = or i1 %overflow_489, i1 %underflow_245"   --->   Operation 9684 'or' 'or_ln392_245' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9685 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_737 = select i1 %or_ln392_245, i16 %select_ln392_734, i16 %tp_V_736"   --->   Operation 9685 'select' 'tp_V_737' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9686 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_510 = mul i32 %sext_ln1317_6, i32 %sext_ln198_118"   --->   Operation 9686 'mul' 'r_V_510' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9687 [1/1] (0.00ns)   --->   "%p_Result_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_510, i32 31"   --->   Operation 9687 'bitselect' 'p_Result_1237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9688 [1/1] (0.00ns)   --->   "%tp_V_738 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_510, i32 10, i32 25"   --->   Operation 9688 'partselect' 'tp_V_738' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9689 [1/1] (0.00ns)   --->   "%p_Result_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_510, i32 25"   --->   Operation 9689 'bitselect' 'p_Result_1238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9690 [1/1] (0.00ns)   --->   "%tmp_1839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_510, i32 9"   --->   Operation 9690 'bitselect' 'tmp_1839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9691 [1/1] (0.00ns)   --->   "%zext_ln423_246 = zext i1 %tmp_1839"   --->   Operation 9691 'zext' 'zext_ln423_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9692 [1/1] (0.85ns)   --->   "%tp_V_739 = add i16 %zext_ln423_246, i16 %tp_V_738"   --->   Operation 9692 'add' 'tp_V_739' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9693 [1/1] (0.00ns)   --->   "%p_Result_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_739, i32 15"   --->   Operation 9693 'bitselect' 'p_Result_1239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9694 [1/1] (0.28ns)   --->   "%xor_ln942_492 = xor i1 %p_Result_1239, i1 1"   --->   Operation 9694 'xor' 'xor_ln942_492' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9695 [1/1] (0.28ns)   --->   "%carry_493 = and i1 %p_Result_1238, i1 %xor_ln942_492"   --->   Operation 9695 'and' 'carry_493' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9696 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_510, i32 27, i32 31"   --->   Operation 9696 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9697 [1/1] (0.75ns)   --->   "%Range2_all_ones_246 = icmp_eq  i5 %tmp_743, i5 31"   --->   Operation 9697 'icmp' 'Range2_all_ones_246' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9698 [1/1] (0.00ns)   --->   "%tmp_744 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_510, i32 26, i32 31"   --->   Operation 9698 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9699 [1/1] (0.78ns)   --->   "%Range1_all_ones_491 = icmp_eq  i6 %tmp_744, i6 63"   --->   Operation 9699 'icmp' 'Range1_all_ones_491' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9700 [1/1] (0.78ns)   --->   "%Range1_all_zeros_246 = icmp_eq  i6 %tmp_744, i6 0"   --->   Operation 9700 'icmp' 'Range1_all_zeros_246' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9701 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%deleted_zeros_246 = select i1 %carry_493, i1 %Range1_all_ones_491, i1 %Range1_all_zeros_246"   --->   Operation 9701 'select' 'deleted_zeros_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9702 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_246)   --->   "%tmp_1841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_510, i32 26"   --->   Operation 9702 'bitselect' 'tmp_1841' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9703 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_246)   --->   "%xor_ln936_246 = xor i1 %tmp_1841, i1 1"   --->   Operation 9703 'xor' 'xor_ln936_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9704 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_246)   --->   "%and_ln936_246 = and i1 %Range2_all_ones_246, i1 %xor_ln936_246"   --->   Operation 9704 'and' 'and_ln936_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9705 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_246)   --->   "%deleted_ones_491 = select i1 %carry_493, i1 %and_ln936_246, i1 %Range1_all_ones_491"   --->   Operation 9705 'select' 'deleted_ones_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9706 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_246)   --->   "%and_ln937_246 = and i1 %carry_493, i1 %Range1_all_ones_491"   --->   Operation 9706 'and' 'and_ln937_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9707 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%xor_ln941_737 = xor i1 %deleted_zeros_246, i1 1"   --->   Operation 9707 'xor' 'xor_ln941_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9708 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%or_ln941_246 = or i1 %p_Result_1239, i1 %xor_ln941_737"   --->   Operation 9708 'or' 'or_ln941_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9709 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%xor_ln941_738 = xor i1 %p_Result_1237, i1 1"   --->   Operation 9709 'xor' 'xor_ln941_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9710 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_491 = and i1 %or_ln941_246, i1 %xor_ln941_738"   --->   Operation 9710 'and' 'overflow_491' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9711 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_246)   --->   "%xor_ln942_493 = xor i1 %deleted_ones_491, i1 1"   --->   Operation 9711 'xor' 'xor_ln942_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9712 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_246 = or i1 %xor_ln942_492, i1 %xor_ln942_493"   --->   Operation 9712 'or' 'or_ln942_246' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9713 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_246)   --->   "%xor_ln942_758 = xor i1 %and_ln937_246, i1 %or_ln942_246"   --->   Operation 9713 'xor' 'xor_ln942_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9714 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_246)   --->   "%underflow_246 = and i1 %xor_ln942_758, i1 %p_Result_1237"   --->   Operation 9714 'and' 'underflow_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9715 [1/1] (0.00ns) (grouped into LUT with out node tp_V_740)   --->   "%select_ln392_737 = select i1 %overflow_491, i16 32767, i16 32768"   --->   Operation 9715 'select' 'select_ln392_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9716 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_246 = or i1 %overflow_491, i1 %underflow_246"   --->   Operation 9716 'or' 'or_ln392_246' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9717 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_740 = select i1 %or_ln392_246, i16 %select_ln392_737, i16 %tp_V_739"   --->   Operation 9717 'select' 'tp_V_740' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9718 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_511 = mul i32 %sext_ln1317_7, i32 %sext_ln198_119"   --->   Operation 9718 'mul' 'r_V_511' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9719 [1/1] (0.00ns)   --->   "%p_Result_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_511, i32 31"   --->   Operation 9719 'bitselect' 'p_Result_1242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9720 [1/1] (0.00ns)   --->   "%tp_V_741 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_511, i32 10, i32 25"   --->   Operation 9720 'partselect' 'tp_V_741' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9721 [1/1] (0.00ns)   --->   "%p_Result_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_511, i32 25"   --->   Operation 9721 'bitselect' 'p_Result_1243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9722 [1/1] (0.00ns)   --->   "%tmp_1846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_511, i32 9"   --->   Operation 9722 'bitselect' 'tmp_1846' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9723 [1/1] (0.00ns)   --->   "%zext_ln423_247 = zext i1 %tmp_1846"   --->   Operation 9723 'zext' 'zext_ln423_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9724 [1/1] (0.85ns)   --->   "%tp_V_742 = add i16 %zext_ln423_247, i16 %tp_V_741"   --->   Operation 9724 'add' 'tp_V_742' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9725 [1/1] (0.00ns)   --->   "%p_Result_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_742, i32 15"   --->   Operation 9725 'bitselect' 'p_Result_1244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9726 [1/1] (0.28ns)   --->   "%xor_ln942_494 = xor i1 %p_Result_1244, i1 1"   --->   Operation 9726 'xor' 'xor_ln942_494' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9727 [1/1] (0.28ns)   --->   "%carry_495 = and i1 %p_Result_1243, i1 %xor_ln942_494"   --->   Operation 9727 'and' 'carry_495' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9728 [1/1] (0.00ns)   --->   "%tmp_745 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_511, i32 27, i32 31"   --->   Operation 9728 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9729 [1/1] (0.75ns)   --->   "%Range2_all_ones_247 = icmp_eq  i5 %tmp_745, i5 31"   --->   Operation 9729 'icmp' 'Range2_all_ones_247' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9730 [1/1] (0.00ns)   --->   "%tmp_746 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_511, i32 26, i32 31"   --->   Operation 9730 'partselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9731 [1/1] (0.78ns)   --->   "%Range1_all_ones_493 = icmp_eq  i6 %tmp_746, i6 63"   --->   Operation 9731 'icmp' 'Range1_all_ones_493' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9732 [1/1] (0.78ns)   --->   "%Range1_all_zeros_247 = icmp_eq  i6 %tmp_746, i6 0"   --->   Operation 9732 'icmp' 'Range1_all_zeros_247' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9733 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%deleted_zeros_247 = select i1 %carry_495, i1 %Range1_all_ones_493, i1 %Range1_all_zeros_247"   --->   Operation 9733 'select' 'deleted_zeros_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9734 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_247)   --->   "%tmp_1848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_511, i32 26"   --->   Operation 9734 'bitselect' 'tmp_1848' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9735 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_247)   --->   "%xor_ln936_247 = xor i1 %tmp_1848, i1 1"   --->   Operation 9735 'xor' 'xor_ln936_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9736 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_247)   --->   "%and_ln936_247 = and i1 %Range2_all_ones_247, i1 %xor_ln936_247"   --->   Operation 9736 'and' 'and_ln936_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9737 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_247)   --->   "%deleted_ones_493 = select i1 %carry_495, i1 %and_ln936_247, i1 %Range1_all_ones_493"   --->   Operation 9737 'select' 'deleted_ones_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9738 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_247)   --->   "%and_ln937_247 = and i1 %carry_495, i1 %Range1_all_ones_493"   --->   Operation 9738 'and' 'and_ln937_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9739 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%xor_ln941_740 = xor i1 %deleted_zeros_247, i1 1"   --->   Operation 9739 'xor' 'xor_ln941_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9740 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%or_ln941_247 = or i1 %p_Result_1244, i1 %xor_ln941_740"   --->   Operation 9740 'or' 'or_ln941_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9741 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%xor_ln941_741 = xor i1 %p_Result_1242, i1 1"   --->   Operation 9741 'xor' 'xor_ln941_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9742 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_493 = and i1 %or_ln941_247, i1 %xor_ln941_741"   --->   Operation 9742 'and' 'overflow_493' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9743 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_247)   --->   "%xor_ln942_495 = xor i1 %deleted_ones_493, i1 1"   --->   Operation 9743 'xor' 'xor_ln942_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9744 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_247 = or i1 %xor_ln942_494, i1 %xor_ln942_495"   --->   Operation 9744 'or' 'or_ln942_247' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9745 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_247)   --->   "%xor_ln942_759 = xor i1 %and_ln937_247, i1 %or_ln942_247"   --->   Operation 9745 'xor' 'xor_ln942_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9746 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_247)   --->   "%underflow_247 = and i1 %xor_ln942_759, i1 %p_Result_1242"   --->   Operation 9746 'and' 'underflow_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9747 [1/1] (0.00ns) (grouped into LUT with out node tp_V_743)   --->   "%select_ln392_740 = select i1 %overflow_493, i16 32767, i16 32768"   --->   Operation 9747 'select' 'select_ln392_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9748 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_247 = or i1 %overflow_493, i1 %underflow_247"   --->   Operation 9748 'or' 'or_ln392_247' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9749 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_743 = select i1 %or_ln392_247, i16 %select_ln392_740, i16 %tp_V_742"   --->   Operation 9749 'select' 'tp_V_743' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9750 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_512 = mul i32 %sext_ln1317_4, i32 %sext_ln198_120"   --->   Operation 9750 'mul' 'r_V_512' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9751 [1/1] (0.00ns)   --->   "%p_Result_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_512, i32 31"   --->   Operation 9751 'bitselect' 'p_Result_1249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9752 [1/1] (0.00ns)   --->   "%tp_V_744 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_512, i32 10, i32 25"   --->   Operation 9752 'partselect' 'tp_V_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9753 [1/1] (0.00ns)   --->   "%p_Result_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_512, i32 25"   --->   Operation 9753 'bitselect' 'p_Result_1250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9754 [1/1] (0.00ns)   --->   "%tmp_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_512, i32 9"   --->   Operation 9754 'bitselect' 'tmp_1855' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9755 [1/1] (0.00ns)   --->   "%zext_ln423_248 = zext i1 %tmp_1855"   --->   Operation 9755 'zext' 'zext_ln423_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9756 [1/1] (0.85ns)   --->   "%tp_V_745 = add i16 %zext_ln423_248, i16 %tp_V_744"   --->   Operation 9756 'add' 'tp_V_745' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9757 [1/1] (0.00ns)   --->   "%p_Result_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_745, i32 15"   --->   Operation 9757 'bitselect' 'p_Result_1251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9758 [1/1] (0.28ns)   --->   "%xor_ln942_496 = xor i1 %p_Result_1251, i1 1"   --->   Operation 9758 'xor' 'xor_ln942_496' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9759 [1/1] (0.28ns)   --->   "%carry_497 = and i1 %p_Result_1250, i1 %xor_ln942_496"   --->   Operation 9759 'and' 'carry_497' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9760 [1/1] (0.00ns)   --->   "%tmp_748 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_512, i32 27, i32 31"   --->   Operation 9760 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9761 [1/1] (0.75ns)   --->   "%Range2_all_ones_248 = icmp_eq  i5 %tmp_748, i5 31"   --->   Operation 9761 'icmp' 'Range2_all_ones_248' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9762 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_512, i32 26, i32 31"   --->   Operation 9762 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9763 [1/1] (0.78ns)   --->   "%Range1_all_ones_496 = icmp_eq  i6 %tmp_750, i6 63"   --->   Operation 9763 'icmp' 'Range1_all_ones_496' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9764 [1/1] (0.78ns)   --->   "%Range1_all_zeros_248 = icmp_eq  i6 %tmp_750, i6 0"   --->   Operation 9764 'icmp' 'Range1_all_zeros_248' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9765 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%deleted_zeros_248 = select i1 %carry_497, i1 %Range1_all_ones_496, i1 %Range1_all_zeros_248"   --->   Operation 9765 'select' 'deleted_zeros_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9766 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_248)   --->   "%tmp_1857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_512, i32 26"   --->   Operation 9766 'bitselect' 'tmp_1857' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9767 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_248)   --->   "%xor_ln936_248 = xor i1 %tmp_1857, i1 1"   --->   Operation 9767 'xor' 'xor_ln936_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9768 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_248)   --->   "%and_ln936_248 = and i1 %Range2_all_ones_248, i1 %xor_ln936_248"   --->   Operation 9768 'and' 'and_ln936_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9769 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_248)   --->   "%deleted_ones_496 = select i1 %carry_497, i1 %and_ln936_248, i1 %Range1_all_ones_496"   --->   Operation 9769 'select' 'deleted_ones_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9770 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_248)   --->   "%and_ln937_248 = and i1 %carry_497, i1 %Range1_all_ones_496"   --->   Operation 9770 'and' 'and_ln937_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9771 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%xor_ln941_744 = xor i1 %deleted_zeros_248, i1 1"   --->   Operation 9771 'xor' 'xor_ln941_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9772 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%or_ln941_248 = or i1 %p_Result_1251, i1 %xor_ln941_744"   --->   Operation 9772 'or' 'or_ln941_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9773 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%xor_ln941_745 = xor i1 %p_Result_1249, i1 1"   --->   Operation 9773 'xor' 'xor_ln941_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9774 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_496 = and i1 %or_ln941_248, i1 %xor_ln941_745"   --->   Operation 9774 'and' 'overflow_496' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9775 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_248)   --->   "%xor_ln942_497 = xor i1 %deleted_ones_496, i1 1"   --->   Operation 9775 'xor' 'xor_ln942_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9776 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_248 = or i1 %xor_ln942_496, i1 %xor_ln942_497"   --->   Operation 9776 'or' 'or_ln942_248' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9777 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_248)   --->   "%xor_ln942_760 = xor i1 %and_ln937_248, i1 %or_ln942_248"   --->   Operation 9777 'xor' 'xor_ln942_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9778 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_248)   --->   "%underflow_248 = and i1 %xor_ln942_760, i1 %p_Result_1249"   --->   Operation 9778 'and' 'underflow_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9779 [1/1] (0.00ns) (grouped into LUT with out node tp_V_746)   --->   "%select_ln392_744 = select i1 %overflow_496, i16 32767, i16 32768"   --->   Operation 9779 'select' 'select_ln392_744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9780 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_248 = or i1 %overflow_496, i1 %underflow_248"   --->   Operation 9780 'or' 'or_ln392_248' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9781 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_746 = select i1 %or_ln392_248, i16 %select_ln392_744, i16 %tp_V_745"   --->   Operation 9781 'select' 'tp_V_746' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9782 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_513 = mul i32 %sext_ln1317_5, i32 %sext_ln198_121"   --->   Operation 9782 'mul' 'r_V_513' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9783 [1/1] (0.00ns)   --->   "%p_Result_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_513, i32 31"   --->   Operation 9783 'bitselect' 'p_Result_1252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9784 [1/1] (0.00ns)   --->   "%tp_V_747 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_513, i32 10, i32 25"   --->   Operation 9784 'partselect' 'tp_V_747' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9785 [1/1] (0.00ns)   --->   "%p_Result_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_513, i32 25"   --->   Operation 9785 'bitselect' 'p_Result_1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9786 [1/1] (0.00ns)   --->   "%tmp_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_513, i32 9"   --->   Operation 9786 'bitselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9787 [1/1] (0.00ns)   --->   "%zext_ln423_249 = zext i1 %tmp_1860"   --->   Operation 9787 'zext' 'zext_ln423_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9788 [1/1] (0.85ns)   --->   "%tp_V_748 = add i16 %zext_ln423_249, i16 %tp_V_747"   --->   Operation 9788 'add' 'tp_V_748' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9789 [1/1] (0.00ns)   --->   "%p_Result_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_748, i32 15"   --->   Operation 9789 'bitselect' 'p_Result_1254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9790 [1/1] (0.28ns)   --->   "%xor_ln942_498 = xor i1 %p_Result_1254, i1 1"   --->   Operation 9790 'xor' 'xor_ln942_498' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9791 [1/1] (0.28ns)   --->   "%carry_499 = and i1 %p_Result_1253, i1 %xor_ln942_498"   --->   Operation 9791 'and' 'carry_499' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9792 [1/1] (0.00ns)   --->   "%tmp_751 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_513, i32 27, i32 31"   --->   Operation 9792 'partselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9793 [1/1] (0.75ns)   --->   "%Range2_all_ones_249 = icmp_eq  i5 %tmp_751, i5 31"   --->   Operation 9793 'icmp' 'Range2_all_ones_249' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9794 [1/1] (0.00ns)   --->   "%tmp_752 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_513, i32 26, i32 31"   --->   Operation 9794 'partselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9795 [1/1] (0.78ns)   --->   "%Range1_all_ones_497 = icmp_eq  i6 %tmp_752, i6 63"   --->   Operation 9795 'icmp' 'Range1_all_ones_497' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9796 [1/1] (0.78ns)   --->   "%Range1_all_zeros_249 = icmp_eq  i6 %tmp_752, i6 0"   --->   Operation 9796 'icmp' 'Range1_all_zeros_249' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9797 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%deleted_zeros_249 = select i1 %carry_499, i1 %Range1_all_ones_497, i1 %Range1_all_zeros_249"   --->   Operation 9797 'select' 'deleted_zeros_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9798 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_249)   --->   "%tmp_1862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_513, i32 26"   --->   Operation 9798 'bitselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9799 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_249)   --->   "%xor_ln936_249 = xor i1 %tmp_1862, i1 1"   --->   Operation 9799 'xor' 'xor_ln936_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9800 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_249)   --->   "%and_ln936_249 = and i1 %Range2_all_ones_249, i1 %xor_ln936_249"   --->   Operation 9800 'and' 'and_ln936_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9801 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_249)   --->   "%deleted_ones_497 = select i1 %carry_499, i1 %and_ln936_249, i1 %Range1_all_ones_497"   --->   Operation 9801 'select' 'deleted_ones_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9802 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_249)   --->   "%and_ln937_249 = and i1 %carry_499, i1 %Range1_all_ones_497"   --->   Operation 9802 'and' 'and_ln937_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9803 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%xor_ln941_746 = xor i1 %deleted_zeros_249, i1 1"   --->   Operation 9803 'xor' 'xor_ln941_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9804 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%or_ln941_249 = or i1 %p_Result_1254, i1 %xor_ln941_746"   --->   Operation 9804 'or' 'or_ln941_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9805 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%xor_ln941_747 = xor i1 %p_Result_1252, i1 1"   --->   Operation 9805 'xor' 'xor_ln941_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9806 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_497 = and i1 %or_ln941_249, i1 %xor_ln941_747"   --->   Operation 9806 'and' 'overflow_497' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9807 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_249)   --->   "%xor_ln942_499 = xor i1 %deleted_ones_497, i1 1"   --->   Operation 9807 'xor' 'xor_ln942_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9808 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_249 = or i1 %xor_ln942_498, i1 %xor_ln942_499"   --->   Operation 9808 'or' 'or_ln942_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9809 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_249)   --->   "%xor_ln942_761 = xor i1 %and_ln937_249, i1 %or_ln942_249"   --->   Operation 9809 'xor' 'xor_ln942_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9810 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_249)   --->   "%underflow_249 = and i1 %xor_ln942_761, i1 %p_Result_1252"   --->   Operation 9810 'and' 'underflow_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9811 [1/1] (0.00ns) (grouped into LUT with out node tp_V_749)   --->   "%select_ln392_746 = select i1 %overflow_497, i16 32767, i16 32768"   --->   Operation 9811 'select' 'select_ln392_746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9812 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_249 = or i1 %overflow_497, i1 %underflow_249"   --->   Operation 9812 'or' 'or_ln392_249' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9813 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_749 = select i1 %or_ln392_249, i16 %select_ln392_746, i16 %tp_V_748"   --->   Operation 9813 'select' 'tp_V_749' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9814 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_514 = mul i32 %sext_ln1317_6, i32 %sext_ln198_122"   --->   Operation 9814 'mul' 'r_V_514' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9815 [1/1] (0.00ns)   --->   "%p_Result_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_514, i32 31"   --->   Operation 9815 'bitselect' 'p_Result_1257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9816 [1/1] (0.00ns)   --->   "%tp_V_750 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_514, i32 10, i32 25"   --->   Operation 9816 'partselect' 'tp_V_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9817 [1/1] (0.00ns)   --->   "%p_Result_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_514, i32 25"   --->   Operation 9817 'bitselect' 'p_Result_1258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9818 [1/1] (0.00ns)   --->   "%tmp_1867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_514, i32 9"   --->   Operation 9818 'bitselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9819 [1/1] (0.00ns)   --->   "%zext_ln423_250 = zext i1 %tmp_1867"   --->   Operation 9819 'zext' 'zext_ln423_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9820 [1/1] (0.85ns)   --->   "%tp_V_751 = add i16 %zext_ln423_250, i16 %tp_V_750"   --->   Operation 9820 'add' 'tp_V_751' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9821 [1/1] (0.00ns)   --->   "%p_Result_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_751, i32 15"   --->   Operation 9821 'bitselect' 'p_Result_1259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9822 [1/1] (0.28ns)   --->   "%xor_ln942_500 = xor i1 %p_Result_1259, i1 1"   --->   Operation 9822 'xor' 'xor_ln942_500' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9823 [1/1] (0.28ns)   --->   "%carry_501 = and i1 %p_Result_1258, i1 %xor_ln942_500"   --->   Operation 9823 'and' 'carry_501' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9824 [1/1] (0.00ns)   --->   "%tmp_753 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_514, i32 27, i32 31"   --->   Operation 9824 'partselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9825 [1/1] (0.75ns)   --->   "%Range2_all_ones_250 = icmp_eq  i5 %tmp_753, i5 31"   --->   Operation 9825 'icmp' 'Range2_all_ones_250' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9826 [1/1] (0.00ns)   --->   "%tmp_755 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_514, i32 26, i32 31"   --->   Operation 9826 'partselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9827 [1/1] (0.78ns)   --->   "%Range1_all_ones_499 = icmp_eq  i6 %tmp_755, i6 63"   --->   Operation 9827 'icmp' 'Range1_all_ones_499' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9828 [1/1] (0.78ns)   --->   "%Range1_all_zeros_250 = icmp_eq  i6 %tmp_755, i6 0"   --->   Operation 9828 'icmp' 'Range1_all_zeros_250' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9829 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%deleted_zeros_250 = select i1 %carry_501, i1 %Range1_all_ones_499, i1 %Range1_all_zeros_250"   --->   Operation 9829 'select' 'deleted_zeros_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9830 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_250)   --->   "%tmp_1869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_514, i32 26"   --->   Operation 9830 'bitselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9831 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_250)   --->   "%xor_ln936_250 = xor i1 %tmp_1869, i1 1"   --->   Operation 9831 'xor' 'xor_ln936_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9832 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_250)   --->   "%and_ln936_250 = and i1 %Range2_all_ones_250, i1 %xor_ln936_250"   --->   Operation 9832 'and' 'and_ln936_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9833 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_250)   --->   "%deleted_ones_499 = select i1 %carry_501, i1 %and_ln936_250, i1 %Range1_all_ones_499"   --->   Operation 9833 'select' 'deleted_ones_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9834 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_250)   --->   "%and_ln937_250 = and i1 %carry_501, i1 %Range1_all_ones_499"   --->   Operation 9834 'and' 'and_ln937_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9835 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%xor_ln941_749 = xor i1 %deleted_zeros_250, i1 1"   --->   Operation 9835 'xor' 'xor_ln941_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9836 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%or_ln941_250 = or i1 %p_Result_1259, i1 %xor_ln941_749"   --->   Operation 9836 'or' 'or_ln941_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9837 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%xor_ln941_750 = xor i1 %p_Result_1257, i1 1"   --->   Operation 9837 'xor' 'xor_ln941_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9838 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_499 = and i1 %or_ln941_250, i1 %xor_ln941_750"   --->   Operation 9838 'and' 'overflow_499' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9839 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_250)   --->   "%xor_ln942_501 = xor i1 %deleted_ones_499, i1 1"   --->   Operation 9839 'xor' 'xor_ln942_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9840 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_250 = or i1 %xor_ln942_500, i1 %xor_ln942_501"   --->   Operation 9840 'or' 'or_ln942_250' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9841 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_250)   --->   "%xor_ln942_762 = xor i1 %and_ln937_250, i1 %or_ln942_250"   --->   Operation 9841 'xor' 'xor_ln942_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9842 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_250)   --->   "%underflow_250 = and i1 %xor_ln942_762, i1 %p_Result_1257"   --->   Operation 9842 'and' 'underflow_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9843 [1/1] (0.00ns) (grouped into LUT with out node tp_V_752)   --->   "%select_ln392_749 = select i1 %overflow_499, i16 32767, i16 32768"   --->   Operation 9843 'select' 'select_ln392_749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9844 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_250 = or i1 %overflow_499, i1 %underflow_250"   --->   Operation 9844 'or' 'or_ln392_250' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9845 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_752 = select i1 %or_ln392_250, i16 %select_ln392_749, i16 %tp_V_751"   --->   Operation 9845 'select' 'tp_V_752' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9846 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_515 = mul i32 %sext_ln1317_7, i32 %sext_ln198_123"   --->   Operation 9846 'mul' 'r_V_515' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9847 [1/1] (0.00ns)   --->   "%p_Result_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_515, i32 31"   --->   Operation 9847 'bitselect' 'p_Result_1262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9848 [1/1] (0.00ns)   --->   "%tp_V_753 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_515, i32 10, i32 25"   --->   Operation 9848 'partselect' 'tp_V_753' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9849 [1/1] (0.00ns)   --->   "%p_Result_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_515, i32 25"   --->   Operation 9849 'bitselect' 'p_Result_1263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9850 [1/1] (0.00ns)   --->   "%tmp_1874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_515, i32 9"   --->   Operation 9850 'bitselect' 'tmp_1874' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9851 [1/1] (0.00ns)   --->   "%zext_ln423_251 = zext i1 %tmp_1874"   --->   Operation 9851 'zext' 'zext_ln423_251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9852 [1/1] (0.85ns)   --->   "%tp_V_754 = add i16 %zext_ln423_251, i16 %tp_V_753"   --->   Operation 9852 'add' 'tp_V_754' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9853 [1/1] (0.00ns)   --->   "%p_Result_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_754, i32 15"   --->   Operation 9853 'bitselect' 'p_Result_1264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9854 [1/1] (0.28ns)   --->   "%xor_ln942_502 = xor i1 %p_Result_1264, i1 1"   --->   Operation 9854 'xor' 'xor_ln942_502' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9855 [1/1] (0.28ns)   --->   "%carry_503 = and i1 %p_Result_1263, i1 %xor_ln942_502"   --->   Operation 9855 'and' 'carry_503' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9856 [1/1] (0.00ns)   --->   "%tmp_757 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_515, i32 27, i32 31"   --->   Operation 9856 'partselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9857 [1/1] (0.75ns)   --->   "%Range2_all_ones_251 = icmp_eq  i5 %tmp_757, i5 31"   --->   Operation 9857 'icmp' 'Range2_all_ones_251' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9858 [1/1] (0.00ns)   --->   "%tmp_758 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_515, i32 26, i32 31"   --->   Operation 9858 'partselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9859 [1/1] (0.78ns)   --->   "%Range1_all_ones_501 = icmp_eq  i6 %tmp_758, i6 63"   --->   Operation 9859 'icmp' 'Range1_all_ones_501' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9860 [1/1] (0.78ns)   --->   "%Range1_all_zeros_251 = icmp_eq  i6 %tmp_758, i6 0"   --->   Operation 9860 'icmp' 'Range1_all_zeros_251' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9861 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%deleted_zeros_251 = select i1 %carry_503, i1 %Range1_all_ones_501, i1 %Range1_all_zeros_251"   --->   Operation 9861 'select' 'deleted_zeros_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9862 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_251)   --->   "%tmp_1876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_515, i32 26"   --->   Operation 9862 'bitselect' 'tmp_1876' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9863 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_251)   --->   "%xor_ln936_251 = xor i1 %tmp_1876, i1 1"   --->   Operation 9863 'xor' 'xor_ln936_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9864 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_251)   --->   "%and_ln936_251 = and i1 %Range2_all_ones_251, i1 %xor_ln936_251"   --->   Operation 9864 'and' 'and_ln936_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9865 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_251)   --->   "%deleted_ones_501 = select i1 %carry_503, i1 %and_ln936_251, i1 %Range1_all_ones_501"   --->   Operation 9865 'select' 'deleted_ones_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9866 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_251)   --->   "%and_ln937_251 = and i1 %carry_503, i1 %Range1_all_ones_501"   --->   Operation 9866 'and' 'and_ln937_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9867 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%xor_ln941_752 = xor i1 %deleted_zeros_251, i1 1"   --->   Operation 9867 'xor' 'xor_ln941_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9868 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%or_ln941_251 = or i1 %p_Result_1264, i1 %xor_ln941_752"   --->   Operation 9868 'or' 'or_ln941_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9869 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%xor_ln941_753 = xor i1 %p_Result_1262, i1 1"   --->   Operation 9869 'xor' 'xor_ln941_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9870 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_501 = and i1 %or_ln941_251, i1 %xor_ln941_753"   --->   Operation 9870 'and' 'overflow_501' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9871 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_251)   --->   "%xor_ln942_503 = xor i1 %deleted_ones_501, i1 1"   --->   Operation 9871 'xor' 'xor_ln942_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9872 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_251 = or i1 %xor_ln942_502, i1 %xor_ln942_503"   --->   Operation 9872 'or' 'or_ln942_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9873 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_251)   --->   "%xor_ln942_763 = xor i1 %and_ln937_251, i1 %or_ln942_251"   --->   Operation 9873 'xor' 'xor_ln942_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9874 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_251)   --->   "%underflow_251 = and i1 %xor_ln942_763, i1 %p_Result_1262"   --->   Operation 9874 'and' 'underflow_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9875 [1/1] (0.00ns) (grouped into LUT with out node tp_V_755)   --->   "%select_ln392_752 = select i1 %overflow_501, i16 32767, i16 32768"   --->   Operation 9875 'select' 'select_ln392_752' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9876 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_251 = or i1 %overflow_501, i1 %underflow_251"   --->   Operation 9876 'or' 'or_ln392_251' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9877 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_755 = select i1 %or_ln392_251, i16 %select_ln392_752, i16 %tp_V_754"   --->   Operation 9877 'select' 'tp_V_755' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9878 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_516 = mul i32 %sext_ln1317_4, i32 %sext_ln198_124"   --->   Operation 9878 'mul' 'r_V_516' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9879 [1/1] (0.00ns)   --->   "%p_Result_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_516, i32 31"   --->   Operation 9879 'bitselect' 'p_Result_1269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9880 [1/1] (0.00ns)   --->   "%tp_V_756 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_516, i32 10, i32 25"   --->   Operation 9880 'partselect' 'tp_V_756' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9881 [1/1] (0.00ns)   --->   "%p_Result_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_516, i32 25"   --->   Operation 9881 'bitselect' 'p_Result_1270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9882 [1/1] (0.00ns)   --->   "%tmp_1883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_516, i32 9"   --->   Operation 9882 'bitselect' 'tmp_1883' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9883 [1/1] (0.00ns)   --->   "%zext_ln423_252 = zext i1 %tmp_1883"   --->   Operation 9883 'zext' 'zext_ln423_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9884 [1/1] (0.85ns)   --->   "%tp_V_757 = add i16 %zext_ln423_252, i16 %tp_V_756"   --->   Operation 9884 'add' 'tp_V_757' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9885 [1/1] (0.00ns)   --->   "%p_Result_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_757, i32 15"   --->   Operation 9885 'bitselect' 'p_Result_1271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9886 [1/1] (0.28ns)   --->   "%xor_ln942_504 = xor i1 %p_Result_1271, i1 1"   --->   Operation 9886 'xor' 'xor_ln942_504' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9887 [1/1] (0.28ns)   --->   "%carry_505 = and i1 %p_Result_1270, i1 %xor_ln942_504"   --->   Operation 9887 'and' 'carry_505' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9888 [1/1] (0.00ns)   --->   "%tmp_759 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_516, i32 27, i32 31"   --->   Operation 9888 'partselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9889 [1/1] (0.75ns)   --->   "%Range2_all_ones_252 = icmp_eq  i5 %tmp_759, i5 31"   --->   Operation 9889 'icmp' 'Range2_all_ones_252' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9890 [1/1] (0.00ns)   --->   "%tmp_760 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_516, i32 26, i32 31"   --->   Operation 9890 'partselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9891 [1/1] (0.78ns)   --->   "%Range1_all_ones_504 = icmp_eq  i6 %tmp_760, i6 63"   --->   Operation 9891 'icmp' 'Range1_all_ones_504' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9892 [1/1] (0.78ns)   --->   "%Range1_all_zeros_252 = icmp_eq  i6 %tmp_760, i6 0"   --->   Operation 9892 'icmp' 'Range1_all_zeros_252' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9893 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%deleted_zeros_252 = select i1 %carry_505, i1 %Range1_all_ones_504, i1 %Range1_all_zeros_252"   --->   Operation 9893 'select' 'deleted_zeros_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9894 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_252)   --->   "%tmp_1885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_516, i32 26"   --->   Operation 9894 'bitselect' 'tmp_1885' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9895 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_252)   --->   "%xor_ln936_252 = xor i1 %tmp_1885, i1 1"   --->   Operation 9895 'xor' 'xor_ln936_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9896 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_252)   --->   "%and_ln936_252 = and i1 %Range2_all_ones_252, i1 %xor_ln936_252"   --->   Operation 9896 'and' 'and_ln936_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9897 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_252)   --->   "%deleted_ones_504 = select i1 %carry_505, i1 %and_ln936_252, i1 %Range1_all_ones_504"   --->   Operation 9897 'select' 'deleted_ones_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9898 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_252)   --->   "%and_ln937_252 = and i1 %carry_505, i1 %Range1_all_ones_504"   --->   Operation 9898 'and' 'and_ln937_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9899 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%xor_ln941_756 = xor i1 %deleted_zeros_252, i1 1"   --->   Operation 9899 'xor' 'xor_ln941_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9900 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%or_ln941_252 = or i1 %p_Result_1271, i1 %xor_ln941_756"   --->   Operation 9900 'or' 'or_ln941_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9901 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%xor_ln941_757 = xor i1 %p_Result_1269, i1 1"   --->   Operation 9901 'xor' 'xor_ln941_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9902 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_504 = and i1 %or_ln941_252, i1 %xor_ln941_757"   --->   Operation 9902 'and' 'overflow_504' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9903 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_252)   --->   "%xor_ln942_505 = xor i1 %deleted_ones_504, i1 1"   --->   Operation 9903 'xor' 'xor_ln942_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9904 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_252 = or i1 %xor_ln942_504, i1 %xor_ln942_505"   --->   Operation 9904 'or' 'or_ln942_252' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9905 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_252)   --->   "%xor_ln942_764 = xor i1 %and_ln937_252, i1 %or_ln942_252"   --->   Operation 9905 'xor' 'xor_ln942_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9906 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_252)   --->   "%underflow_252 = and i1 %xor_ln942_764, i1 %p_Result_1269"   --->   Operation 9906 'and' 'underflow_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9907 [1/1] (0.00ns) (grouped into LUT with out node tp_V_758)   --->   "%select_ln392_756 = select i1 %overflow_504, i16 32767, i16 32768"   --->   Operation 9907 'select' 'select_ln392_756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9908 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_252 = or i1 %overflow_504, i1 %underflow_252"   --->   Operation 9908 'or' 'or_ln392_252' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9909 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_758 = select i1 %or_ln392_252, i16 %select_ln392_756, i16 %tp_V_757"   --->   Operation 9909 'select' 'tp_V_758' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9910 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_517 = mul i32 %sext_ln1317_5, i32 %sext_ln198_125"   --->   Operation 9910 'mul' 'r_V_517' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9911 [1/1] (0.00ns)   --->   "%p_Result_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_517, i32 31"   --->   Operation 9911 'bitselect' 'p_Result_1272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9912 [1/1] (0.00ns)   --->   "%tp_V_759 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_517, i32 10, i32 25"   --->   Operation 9912 'partselect' 'tp_V_759' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9913 [1/1] (0.00ns)   --->   "%p_Result_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_517, i32 25"   --->   Operation 9913 'bitselect' 'p_Result_1273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9914 [1/1] (0.00ns)   --->   "%tmp_1888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_517, i32 9"   --->   Operation 9914 'bitselect' 'tmp_1888' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9915 [1/1] (0.00ns)   --->   "%zext_ln423_253 = zext i1 %tmp_1888"   --->   Operation 9915 'zext' 'zext_ln423_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9916 [1/1] (0.85ns)   --->   "%tp_V_760 = add i16 %zext_ln423_253, i16 %tp_V_759"   --->   Operation 9916 'add' 'tp_V_760' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9917 [1/1] (0.00ns)   --->   "%p_Result_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_760, i32 15"   --->   Operation 9917 'bitselect' 'p_Result_1274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9918 [1/1] (0.28ns)   --->   "%xor_ln942_506 = xor i1 %p_Result_1274, i1 1"   --->   Operation 9918 'xor' 'xor_ln942_506' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9919 [1/1] (0.28ns)   --->   "%carry_507 = and i1 %p_Result_1273, i1 %xor_ln942_506"   --->   Operation 9919 'and' 'carry_507' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9920 [1/1] (0.00ns)   --->   "%tmp_761 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_517, i32 27, i32 31"   --->   Operation 9920 'partselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9921 [1/1] (0.75ns)   --->   "%Range2_all_ones_253 = icmp_eq  i5 %tmp_761, i5 31"   --->   Operation 9921 'icmp' 'Range2_all_ones_253' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9922 [1/1] (0.00ns)   --->   "%tmp_762 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_517, i32 26, i32 31"   --->   Operation 9922 'partselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9923 [1/1] (0.78ns)   --->   "%Range1_all_ones_505 = icmp_eq  i6 %tmp_762, i6 63"   --->   Operation 9923 'icmp' 'Range1_all_ones_505' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9924 [1/1] (0.78ns)   --->   "%Range1_all_zeros_253 = icmp_eq  i6 %tmp_762, i6 0"   --->   Operation 9924 'icmp' 'Range1_all_zeros_253' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9925 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%deleted_zeros_253 = select i1 %carry_507, i1 %Range1_all_ones_505, i1 %Range1_all_zeros_253"   --->   Operation 9925 'select' 'deleted_zeros_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9926 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_253)   --->   "%tmp_1890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_517, i32 26"   --->   Operation 9926 'bitselect' 'tmp_1890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9927 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_253)   --->   "%xor_ln936_253 = xor i1 %tmp_1890, i1 1"   --->   Operation 9927 'xor' 'xor_ln936_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9928 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_253)   --->   "%and_ln936_253 = and i1 %Range2_all_ones_253, i1 %xor_ln936_253"   --->   Operation 9928 'and' 'and_ln936_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9929 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_253)   --->   "%deleted_ones_505 = select i1 %carry_507, i1 %and_ln936_253, i1 %Range1_all_ones_505"   --->   Operation 9929 'select' 'deleted_ones_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9930 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_253)   --->   "%and_ln937_253 = and i1 %carry_507, i1 %Range1_all_ones_505"   --->   Operation 9930 'and' 'and_ln937_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9931 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%xor_ln941_758 = xor i1 %deleted_zeros_253, i1 1"   --->   Operation 9931 'xor' 'xor_ln941_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9932 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%or_ln941_253 = or i1 %p_Result_1274, i1 %xor_ln941_758"   --->   Operation 9932 'or' 'or_ln941_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9933 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%xor_ln941_759 = xor i1 %p_Result_1272, i1 1"   --->   Operation 9933 'xor' 'xor_ln941_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9934 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_505 = and i1 %or_ln941_253, i1 %xor_ln941_759"   --->   Operation 9934 'and' 'overflow_505' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9935 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_253)   --->   "%xor_ln942_507 = xor i1 %deleted_ones_505, i1 1"   --->   Operation 9935 'xor' 'xor_ln942_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9936 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_253 = or i1 %xor_ln942_506, i1 %xor_ln942_507"   --->   Operation 9936 'or' 'or_ln942_253' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9937 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_253)   --->   "%xor_ln942_765 = xor i1 %and_ln937_253, i1 %or_ln942_253"   --->   Operation 9937 'xor' 'xor_ln942_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9938 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_253)   --->   "%underflow_253 = and i1 %xor_ln942_765, i1 %p_Result_1272"   --->   Operation 9938 'and' 'underflow_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9939 [1/1] (0.00ns) (grouped into LUT with out node tp_V_761)   --->   "%select_ln392_758 = select i1 %overflow_505, i16 32767, i16 32768"   --->   Operation 9939 'select' 'select_ln392_758' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9940 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_253 = or i1 %overflow_505, i1 %underflow_253"   --->   Operation 9940 'or' 'or_ln392_253' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9941 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_761 = select i1 %or_ln392_253, i16 %select_ln392_758, i16 %tp_V_760"   --->   Operation 9941 'select' 'tp_V_761' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9942 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_518 = mul i32 %sext_ln1317_6, i32 %sext_ln198_126"   --->   Operation 9942 'mul' 'r_V_518' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9943 [1/1] (0.00ns)   --->   "%p_Result_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_518, i32 31"   --->   Operation 9943 'bitselect' 'p_Result_1277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9944 [1/1] (0.00ns)   --->   "%tp_V_762 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_518, i32 10, i32 25"   --->   Operation 9944 'partselect' 'tp_V_762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9945 [1/1] (0.00ns)   --->   "%p_Result_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_518, i32 25"   --->   Operation 9945 'bitselect' 'p_Result_1278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9946 [1/1] (0.00ns)   --->   "%tmp_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_518, i32 9"   --->   Operation 9946 'bitselect' 'tmp_1895' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9947 [1/1] (0.00ns)   --->   "%zext_ln423_254 = zext i1 %tmp_1895"   --->   Operation 9947 'zext' 'zext_ln423_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9948 [1/1] (0.85ns)   --->   "%tp_V_763 = add i16 %zext_ln423_254, i16 %tp_V_762"   --->   Operation 9948 'add' 'tp_V_763' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9949 [1/1] (0.00ns)   --->   "%p_Result_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_763, i32 15"   --->   Operation 9949 'bitselect' 'p_Result_1279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9950 [1/1] (0.28ns)   --->   "%xor_ln942_508 = xor i1 %p_Result_1279, i1 1"   --->   Operation 9950 'xor' 'xor_ln942_508' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9951 [1/1] (0.28ns)   --->   "%carry_509 = and i1 %p_Result_1278, i1 %xor_ln942_508"   --->   Operation 9951 'and' 'carry_509' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9952 [1/1] (0.00ns)   --->   "%tmp_764 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_518, i32 27, i32 31"   --->   Operation 9952 'partselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9953 [1/1] (0.75ns)   --->   "%Range2_all_ones_254 = icmp_eq  i5 %tmp_764, i5 31"   --->   Operation 9953 'icmp' 'Range2_all_ones_254' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9954 [1/1] (0.00ns)   --->   "%tmp_766 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_518, i32 26, i32 31"   --->   Operation 9954 'partselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9955 [1/1] (0.78ns)   --->   "%Range1_all_ones_507 = icmp_eq  i6 %tmp_766, i6 63"   --->   Operation 9955 'icmp' 'Range1_all_ones_507' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9956 [1/1] (0.78ns)   --->   "%Range1_all_zeros_254 = icmp_eq  i6 %tmp_766, i6 0"   --->   Operation 9956 'icmp' 'Range1_all_zeros_254' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9957 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%deleted_zeros_254 = select i1 %carry_509, i1 %Range1_all_ones_507, i1 %Range1_all_zeros_254"   --->   Operation 9957 'select' 'deleted_zeros_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9958 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_254)   --->   "%tmp_1897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_518, i32 26"   --->   Operation 9958 'bitselect' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9959 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_254)   --->   "%xor_ln936_254 = xor i1 %tmp_1897, i1 1"   --->   Operation 9959 'xor' 'xor_ln936_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9960 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_254)   --->   "%and_ln936_254 = and i1 %Range2_all_ones_254, i1 %xor_ln936_254"   --->   Operation 9960 'and' 'and_ln936_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9961 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_254)   --->   "%deleted_ones_507 = select i1 %carry_509, i1 %and_ln936_254, i1 %Range1_all_ones_507"   --->   Operation 9961 'select' 'deleted_ones_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9962 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_254)   --->   "%and_ln937_254 = and i1 %carry_509, i1 %Range1_all_ones_507"   --->   Operation 9962 'and' 'and_ln937_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9963 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%xor_ln941_761 = xor i1 %deleted_zeros_254, i1 1"   --->   Operation 9963 'xor' 'xor_ln941_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9964 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%or_ln941_254 = or i1 %p_Result_1279, i1 %xor_ln941_761"   --->   Operation 9964 'or' 'or_ln941_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9965 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%xor_ln941_762 = xor i1 %p_Result_1277, i1 1"   --->   Operation 9965 'xor' 'xor_ln941_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9966 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_507 = and i1 %or_ln941_254, i1 %xor_ln941_762"   --->   Operation 9966 'and' 'overflow_507' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9967 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_254)   --->   "%xor_ln942_509 = xor i1 %deleted_ones_507, i1 1"   --->   Operation 9967 'xor' 'xor_ln942_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9968 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_254 = or i1 %xor_ln942_508, i1 %xor_ln942_509"   --->   Operation 9968 'or' 'or_ln942_254' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9969 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_254)   --->   "%xor_ln942_766 = xor i1 %and_ln937_254, i1 %or_ln942_254"   --->   Operation 9969 'xor' 'xor_ln942_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9970 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_254)   --->   "%underflow_254 = and i1 %xor_ln942_766, i1 %p_Result_1277"   --->   Operation 9970 'and' 'underflow_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9971 [1/1] (0.00ns) (grouped into LUT with out node tp_V_764)   --->   "%select_ln392_761 = select i1 %overflow_507, i16 32767, i16 32768"   --->   Operation 9971 'select' 'select_ln392_761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9972 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_254 = or i1 %overflow_507, i1 %underflow_254"   --->   Operation 9972 'or' 'or_ln392_254' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9973 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_764 = select i1 %or_ln392_254, i16 %select_ln392_761, i16 %tp_V_763"   --->   Operation 9973 'select' 'tp_V_764' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9974 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_519 = mul i32 %sext_ln1317_7, i32 %sext_ln198_127"   --->   Operation 9974 'mul' 'r_V_519' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 9975 [1/1] (0.00ns)   --->   "%p_Result_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_519, i32 31"   --->   Operation 9975 'bitselect' 'p_Result_1282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9976 [1/1] (0.00ns)   --->   "%tp_V_765 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_519, i32 10, i32 25"   --->   Operation 9976 'partselect' 'tp_V_765' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9977 [1/1] (0.00ns)   --->   "%p_Result_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_519, i32 25"   --->   Operation 9977 'bitselect' 'p_Result_1283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9978 [1/1] (0.00ns)   --->   "%tmp_1902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_519, i32 9"   --->   Operation 9978 'bitselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9979 [1/1] (0.00ns)   --->   "%zext_ln423_255 = zext i1 %tmp_1902"   --->   Operation 9979 'zext' 'zext_ln423_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9980 [1/1] (0.85ns)   --->   "%tp_V_766 = add i16 %zext_ln423_255, i16 %tp_V_765"   --->   Operation 9980 'add' 'tp_V_766' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9981 [1/1] (0.00ns)   --->   "%p_Result_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_766, i32 15"   --->   Operation 9981 'bitselect' 'p_Result_1284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9982 [1/1] (0.28ns)   --->   "%xor_ln942_510 = xor i1 %p_Result_1284, i1 1"   --->   Operation 9982 'xor' 'xor_ln942_510' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9983 [1/1] (0.28ns)   --->   "%carry_511 = and i1 %p_Result_1283, i1 %xor_ln942_510"   --->   Operation 9983 'and' 'carry_511' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9984 [1/1] (0.00ns)   --->   "%tmp_767 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_519, i32 27, i32 31"   --->   Operation 9984 'partselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9985 [1/1] (0.75ns)   --->   "%Range2_all_ones_255 = icmp_eq  i5 %tmp_767, i5 31"   --->   Operation 9985 'icmp' 'Range2_all_ones_255' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9986 [1/1] (0.00ns)   --->   "%tmp_769 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_519, i32 26, i32 31"   --->   Operation 9986 'partselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9987 [1/1] (0.78ns)   --->   "%Range1_all_ones_509 = icmp_eq  i6 %tmp_769, i6 63"   --->   Operation 9987 'icmp' 'Range1_all_ones_509' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9988 [1/1] (0.78ns)   --->   "%Range1_all_zeros_255 = icmp_eq  i6 %tmp_769, i6 0"   --->   Operation 9988 'icmp' 'Range1_all_zeros_255' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9989 [1/1] (0.00ns) (grouped into LUT with out node overflow_509)   --->   "%deleted_zeros_255 = select i1 %carry_511, i1 %Range1_all_ones_509, i1 %Range1_all_zeros_255"   --->   Operation 9989 'select' 'deleted_zeros_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9990 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_255)   --->   "%tmp_1904 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_519, i32 26"   --->   Operation 9990 'bitselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 9991 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_255)   --->   "%xor_ln936_255 = xor i1 %tmp_1904, i1 1"   --->   Operation 9991 'xor' 'xor_ln936_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9992 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_255)   --->   "%and_ln936_255 = and i1 %Range2_all_ones_255, i1 %xor_ln936_255"   --->   Operation 9992 'and' 'and_ln936_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9993 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_255)   --->   "%deleted_ones_509 = select i1 %carry_511, i1 %and_ln936_255, i1 %Range1_all_ones_509"   --->   Operation 9993 'select' 'deleted_ones_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 9994 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_255)   --->   "%and_ln937_255 = and i1 %carry_511, i1 %Range1_all_ones_509"   --->   Operation 9994 'and' 'and_ln937_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9995 [1/1] (0.00ns) (grouped into LUT with out node overflow_509)   --->   "%xor_ln941_764 = xor i1 %deleted_zeros_255, i1 1"   --->   Operation 9995 'xor' 'xor_ln941_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9996 [1/1] (0.00ns) (grouped into LUT with out node overflow_509)   --->   "%or_ln941_255 = or i1 %p_Result_1284, i1 %xor_ln941_764"   --->   Operation 9996 'or' 'or_ln941_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9997 [1/1] (0.00ns) (grouped into LUT with out node overflow_509)   --->   "%xor_ln941_765 = xor i1 %p_Result_1282, i1 1"   --->   Operation 9997 'xor' 'xor_ln941_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9998 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_509 = and i1 %or_ln941_255, i1 %xor_ln941_765"   --->   Operation 9998 'and' 'overflow_509' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 9999 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_255)   --->   "%xor_ln942_511 = xor i1 %deleted_ones_509, i1 1"   --->   Operation 9999 'xor' 'xor_ln942_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 10000 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_255 = or i1 %xor_ln942_510, i1 %xor_ln942_511"   --->   Operation 10000 'or' 'or_ln942_255' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 10001 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_255)   --->   "%xor_ln942_767 = xor i1 %and_ln937_255, i1 %or_ln942_255"   --->   Operation 10001 'xor' 'xor_ln942_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 10002 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_255)   --->   "%underflow_255 = and i1 %xor_ln942_767, i1 %p_Result_1282"   --->   Operation 10002 'and' 'underflow_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 10003 [1/1] (0.00ns) (grouped into LUT with out node tp_V_767)   --->   "%select_ln392_764 = select i1 %overflow_509, i16 32767, i16 32768"   --->   Operation 10003 'select' 'select_ln392_764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 10004 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_255 = or i1 %overflow_509, i1 %underflow_255"   --->   Operation 10004 'or' 'or_ln392_255' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 10005 [1/1] (0.35ns) (out node of the LUT)   --->   "%tp_V_767 = select i1 %or_ln392_255, i16 %select_ln392_764, i16 %tp_V_766"   --->   Operation 10005 'select' 'tp_V_767' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.27>
ST_8 : Operation 10006 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %tp_V_2"   --->   Operation 10006 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10007 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i16 %tp_V_5"   --->   Operation 10007 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10008 [1/1] (0.85ns)   --->   "%ret_V = add i17 %sext_ln859_1, i17 %sext_ln859"   --->   Operation 10008 'add' 'ret_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10009 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 10009 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10010 [1/1] (0.85ns)   --->   "%sum_V = add i16 %tp_V_5, i16 %tp_V_2"   --->   Operation 10010 'add' 'sum_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10011 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V, i32 15"   --->   Operation 10011 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10012 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%xor_ln941_4 = xor i1 %p_Result_15, i1 1"   --->   Operation 10012 'xor' 'xor_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10013 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%overflow_2 = and i1 %p_Result_16, i1 %xor_ln941_4"   --->   Operation 10013 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10014 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%xor_ln348 = xor i1 %p_Result_15, i1 %p_Result_16"   --->   Operation 10014 'xor' 'xor_ln348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10015 [1/1] (0.00ns) (grouped into LUT with out node sum_V_2)   --->   "%select_ln392_4 = select i1 %overflow_2, i16 32767, i16 32768"   --->   Operation 10015 'select' 'select_ln392_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10016 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_2 = select i1 %xor_ln348, i16 %select_ln392_4, i16 %sum_V"   --->   Operation 10016 'select' 'sum_V_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10017 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i16 %sum_V_2"   --->   Operation 10017 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10018 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i16 %tp_V_8"   --->   Operation 10018 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10019 [1/1] (0.85ns)   --->   "%ret_V_4 = add i17 %sext_ln859_3, i17 %sext_ln859_2"   --->   Operation 10019 'add' 'ret_V_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10020 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 10020 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10021 [1/1] (0.85ns)   --->   "%sum_V_3 = add i16 %tp_V_8, i16 %sum_V_2"   --->   Operation 10021 'add' 'sum_V_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10022 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_3, i32 15"   --->   Operation 10022 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10023 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%xor_ln941_7 = xor i1 %p_Result_20, i1 1"   --->   Operation 10023 'xor' 'xor_ln941_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10024 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%overflow_4 = and i1 %p_Result_21, i1 %xor_ln941_7"   --->   Operation 10024 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10025 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%xor_ln348_1 = xor i1 %p_Result_20, i1 %p_Result_21"   --->   Operation 10025 'xor' 'xor_ln348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10026 [1/1] (0.00ns) (grouped into LUT with out node sum_V_4)   --->   "%select_ln392_7 = select i1 %overflow_4, i16 32767, i16 32768"   --->   Operation 10026 'select' 'select_ln392_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10027 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_4 = select i1 %xor_ln348_1, i16 %select_ln392_7, i16 %sum_V_3"   --->   Operation 10027 'select' 'sum_V_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10028 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i16 %sum_V_4"   --->   Operation 10028 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10029 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i16 %tp_V_11"   --->   Operation 10029 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10030 [1/1] (0.85ns)   --->   "%ret_V_5 = add i17 %sext_ln859_5, i17 %sext_ln859_4"   --->   Operation 10030 'add' 'ret_V_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10031 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16"   --->   Operation 10031 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10032 [1/1] (0.85ns)   --->   "%sum_V_5 = add i16 %tp_V_11, i16 %sum_V_4"   --->   Operation 10032 'add' 'sum_V_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10033 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_5, i32 15"   --->   Operation 10033 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10034 [1/1] (0.00ns)   --->   "%sext_ln859_8 = sext i16 %tp_V_14"   --->   Operation 10034 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10035 [1/1] (0.00ns)   --->   "%sext_ln859_9 = sext i16 %tp_V_17"   --->   Operation 10035 'sext' 'sext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10036 [1/1] (0.85ns)   --->   "%ret_V_7 = add i17 %sext_ln859_9, i17 %sext_ln859_8"   --->   Operation 10036 'add' 'ret_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10037 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16"   --->   Operation 10037 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10038 [1/1] (0.85ns)   --->   "%sum_V_7 = add i16 %tp_V_17, i16 %tp_V_14"   --->   Operation 10038 'add' 'sum_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10039 [1/1] (0.00ns)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_7, i32 15"   --->   Operation 10039 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10040 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%xor_ln941_16 = xor i1 %p_Result_35, i1 1"   --->   Operation 10040 'xor' 'xor_ln941_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10041 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%overflow_10 = and i1 %p_Result_36, i1 %xor_ln941_16"   --->   Operation 10041 'and' 'overflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10042 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%xor_ln348_4 = xor i1 %p_Result_35, i1 %p_Result_36"   --->   Operation 10042 'xor' 'xor_ln348_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10043 [1/1] (0.00ns) (grouped into LUT with out node sum_V_8)   --->   "%select_ln392_16 = select i1 %overflow_10, i16 32767, i16 32768"   --->   Operation 10043 'select' 'select_ln392_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10044 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_8 = select i1 %xor_ln348_4, i16 %select_ln392_16, i16 %sum_V_7"   --->   Operation 10044 'select' 'sum_V_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10045 [1/1] (0.00ns)   --->   "%sext_ln859_10 = sext i16 %sum_V_8"   --->   Operation 10045 'sext' 'sext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10046 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i16 %tp_V_20"   --->   Operation 10046 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10047 [1/1] (0.85ns)   --->   "%ret_V_8 = add i17 %sext_ln859_11, i17 %sext_ln859_10"   --->   Operation 10047 'add' 'ret_V_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10048 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16"   --->   Operation 10048 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10049 [1/1] (0.85ns)   --->   "%sum_V_9 = add i16 %tp_V_20, i16 %sum_V_8"   --->   Operation 10049 'add' 'sum_V_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10050 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_9, i32 15"   --->   Operation 10050 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10051 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%xor_ln941_19 = xor i1 %p_Result_40, i1 1"   --->   Operation 10051 'xor' 'xor_ln941_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10052 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%overflow_12 = and i1 %p_Result_41, i1 %xor_ln941_19"   --->   Operation 10052 'and' 'overflow_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10053 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%xor_ln348_5 = xor i1 %p_Result_40, i1 %p_Result_41"   --->   Operation 10053 'xor' 'xor_ln348_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10054 [1/1] (0.00ns) (grouped into LUT with out node sum_V_10)   --->   "%select_ln392_19 = select i1 %overflow_12, i16 32767, i16 32768"   --->   Operation 10054 'select' 'select_ln392_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10055 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_10 = select i1 %xor_ln348_5, i16 %select_ln392_19, i16 %sum_V_9"   --->   Operation 10055 'select' 'sum_V_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10056 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i16 %sum_V_10"   --->   Operation 10056 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10057 [1/1] (0.00ns)   --->   "%sext_ln859_13 = sext i16 %tp_V_23"   --->   Operation 10057 'sext' 'sext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10058 [1/1] (0.85ns)   --->   "%ret_V_9 = add i17 %sext_ln859_13, i17 %sext_ln859_12"   --->   Operation 10058 'add' 'ret_V_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10059 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16"   --->   Operation 10059 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10060 [1/1] (0.85ns)   --->   "%sum_V_11 = add i16 %tp_V_23, i16 %sum_V_10"   --->   Operation 10060 'add' 'sum_V_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10061 [1/1] (0.00ns)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_11, i32 15"   --->   Operation 10061 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10062 [1/1] (0.00ns)   --->   "%sext_ln859_16 = sext i16 %tp_V_26"   --->   Operation 10062 'sext' 'sext_ln859_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10063 [1/1] (0.00ns)   --->   "%sext_ln859_17 = sext i16 %tp_V_29"   --->   Operation 10063 'sext' 'sext_ln859_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10064 [1/1] (0.85ns)   --->   "%ret_V_11 = add i17 %sext_ln859_17, i17 %sext_ln859_16"   --->   Operation 10064 'add' 'ret_V_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10065 [1/1] (0.00ns)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_11, i32 16"   --->   Operation 10065 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10066 [1/1] (0.85ns)   --->   "%sum_V_13 = add i16 %tp_V_29, i16 %tp_V_26"   --->   Operation 10066 'add' 'sum_V_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10067 [1/1] (0.00ns)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_13, i32 15"   --->   Operation 10067 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10068 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%xor_ln941_28 = xor i1 %p_Result_55, i1 1"   --->   Operation 10068 'xor' 'xor_ln941_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10069 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%overflow_18 = and i1 %p_Result_56, i1 %xor_ln941_28"   --->   Operation 10069 'and' 'overflow_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10070 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%xor_ln348_8 = xor i1 %p_Result_55, i1 %p_Result_56"   --->   Operation 10070 'xor' 'xor_ln348_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10071 [1/1] (0.00ns) (grouped into LUT with out node sum_V_14)   --->   "%select_ln392_28 = select i1 %overflow_18, i16 32767, i16 32768"   --->   Operation 10071 'select' 'select_ln392_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10072 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_14 = select i1 %xor_ln348_8, i16 %select_ln392_28, i16 %sum_V_13"   --->   Operation 10072 'select' 'sum_V_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10073 [1/1] (0.00ns)   --->   "%sext_ln859_18 = sext i16 %sum_V_14"   --->   Operation 10073 'sext' 'sext_ln859_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10074 [1/1] (0.00ns)   --->   "%sext_ln859_19 = sext i16 %tp_V_32"   --->   Operation 10074 'sext' 'sext_ln859_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10075 [1/1] (0.85ns)   --->   "%ret_V_12 = add i17 %sext_ln859_19, i17 %sext_ln859_18"   --->   Operation 10075 'add' 'ret_V_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10076 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_12, i32 16"   --->   Operation 10076 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10077 [1/1] (0.85ns)   --->   "%sum_V_15 = add i16 %tp_V_32, i16 %sum_V_14"   --->   Operation 10077 'add' 'sum_V_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10078 [1/1] (0.00ns)   --->   "%p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_15, i32 15"   --->   Operation 10078 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10079 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%xor_ln941_31 = xor i1 %p_Result_60, i1 1"   --->   Operation 10079 'xor' 'xor_ln941_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10080 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%overflow_20 = and i1 %p_Result_61, i1 %xor_ln941_31"   --->   Operation 10080 'and' 'overflow_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10081 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%xor_ln348_9 = xor i1 %p_Result_60, i1 %p_Result_61"   --->   Operation 10081 'xor' 'xor_ln348_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10082 [1/1] (0.00ns) (grouped into LUT with out node sum_V_16)   --->   "%select_ln392_31 = select i1 %overflow_20, i16 32767, i16 32768"   --->   Operation 10082 'select' 'select_ln392_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10083 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_16 = select i1 %xor_ln348_9, i16 %select_ln392_31, i16 %sum_V_15"   --->   Operation 10083 'select' 'sum_V_16' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10084 [1/1] (0.00ns)   --->   "%sext_ln859_20 = sext i16 %sum_V_16"   --->   Operation 10084 'sext' 'sext_ln859_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10085 [1/1] (0.00ns)   --->   "%sext_ln859_21 = sext i16 %tp_V_35"   --->   Operation 10085 'sext' 'sext_ln859_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10086 [1/1] (0.85ns)   --->   "%ret_V_13 = add i17 %sext_ln859_21, i17 %sext_ln859_20"   --->   Operation 10086 'add' 'ret_V_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10087 [1/1] (0.00ns)   --->   "%p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_13, i32 16"   --->   Operation 10087 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10088 [1/1] (0.85ns)   --->   "%sum_V_17 = add i16 %tp_V_35, i16 %sum_V_16"   --->   Operation 10088 'add' 'sum_V_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10089 [1/1] (0.00ns)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_17, i32 15"   --->   Operation 10089 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10090 [1/1] (0.00ns)   --->   "%sext_ln859_24 = sext i16 %tp_V_38"   --->   Operation 10090 'sext' 'sext_ln859_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10091 [1/1] (0.00ns)   --->   "%sext_ln859_25 = sext i16 %tp_V_41"   --->   Operation 10091 'sext' 'sext_ln859_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10092 [1/1] (0.85ns)   --->   "%ret_V_15 = add i17 %sext_ln859_25, i17 %sext_ln859_24"   --->   Operation 10092 'add' 'ret_V_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10093 [1/1] (0.00ns)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_15, i32 16"   --->   Operation 10093 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10094 [1/1] (0.85ns)   --->   "%sum_V_19 = add i16 %tp_V_41, i16 %tp_V_38"   --->   Operation 10094 'add' 'sum_V_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10095 [1/1] (0.00ns)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_19, i32 15"   --->   Operation 10095 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10096 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%xor_ln941_40 = xor i1 %p_Result_75, i1 1"   --->   Operation 10096 'xor' 'xor_ln941_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10097 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%overflow_26 = and i1 %p_Result_76, i1 %xor_ln941_40"   --->   Operation 10097 'and' 'overflow_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10098 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%xor_ln348_12 = xor i1 %p_Result_75, i1 %p_Result_76"   --->   Operation 10098 'xor' 'xor_ln348_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10099 [1/1] (0.00ns) (grouped into LUT with out node sum_V_20)   --->   "%select_ln392_40 = select i1 %overflow_26, i16 32767, i16 32768"   --->   Operation 10099 'select' 'select_ln392_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10100 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_20 = select i1 %xor_ln348_12, i16 %select_ln392_40, i16 %sum_V_19"   --->   Operation 10100 'select' 'sum_V_20' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10101 [1/1] (0.00ns)   --->   "%sext_ln859_26 = sext i16 %sum_V_20"   --->   Operation 10101 'sext' 'sext_ln859_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10102 [1/1] (0.00ns)   --->   "%sext_ln859_27 = sext i16 %tp_V_44"   --->   Operation 10102 'sext' 'sext_ln859_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10103 [1/1] (0.85ns)   --->   "%ret_V_16 = add i17 %sext_ln859_27, i17 %sext_ln859_26"   --->   Operation 10103 'add' 'ret_V_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10104 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_16, i32 16"   --->   Operation 10104 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10105 [1/1] (0.85ns)   --->   "%sum_V_21 = add i16 %tp_V_44, i16 %sum_V_20"   --->   Operation 10105 'add' 'sum_V_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10106 [1/1] (0.00ns)   --->   "%p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_21, i32 15"   --->   Operation 10106 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10107 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%xor_ln941_43 = xor i1 %p_Result_80, i1 1"   --->   Operation 10107 'xor' 'xor_ln941_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10108 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%overflow_28 = and i1 %p_Result_81, i1 %xor_ln941_43"   --->   Operation 10108 'and' 'overflow_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10109 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%xor_ln348_13 = xor i1 %p_Result_80, i1 %p_Result_81"   --->   Operation 10109 'xor' 'xor_ln348_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10110 [1/1] (0.00ns) (grouped into LUT with out node sum_V_22)   --->   "%select_ln392_43 = select i1 %overflow_28, i16 32767, i16 32768"   --->   Operation 10110 'select' 'select_ln392_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10111 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_22 = select i1 %xor_ln348_13, i16 %select_ln392_43, i16 %sum_V_21"   --->   Operation 10111 'select' 'sum_V_22' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10112 [1/1] (0.00ns)   --->   "%sext_ln859_28 = sext i16 %sum_V_22"   --->   Operation 10112 'sext' 'sext_ln859_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10113 [1/1] (0.00ns)   --->   "%sext_ln859_29 = sext i16 %tp_V_47"   --->   Operation 10113 'sext' 'sext_ln859_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10114 [1/1] (0.85ns)   --->   "%ret_V_17 = add i17 %sext_ln859_29, i17 %sext_ln859_28"   --->   Operation 10114 'add' 'ret_V_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10115 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_17, i32 16"   --->   Operation 10115 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10116 [1/1] (0.85ns)   --->   "%sum_V_23 = add i16 %tp_V_47, i16 %sum_V_22"   --->   Operation 10116 'add' 'sum_V_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10117 [1/1] (0.00ns)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_23, i32 15"   --->   Operation 10117 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10118 [1/1] (0.00ns)   --->   "%sext_ln859_32 = sext i16 %tp_V_50"   --->   Operation 10118 'sext' 'sext_ln859_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10119 [1/1] (0.00ns)   --->   "%sext_ln859_33 = sext i16 %tp_V_53"   --->   Operation 10119 'sext' 'sext_ln859_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10120 [1/1] (0.85ns)   --->   "%ret_V_19 = add i17 %sext_ln859_33, i17 %sext_ln859_32"   --->   Operation 10120 'add' 'ret_V_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10121 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_19, i32 16"   --->   Operation 10121 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10122 [1/1] (0.85ns)   --->   "%sum_V_25 = add i16 %tp_V_53, i16 %tp_V_50"   --->   Operation 10122 'add' 'sum_V_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10123 [1/1] (0.00ns)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_25, i32 15"   --->   Operation 10123 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10124 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%xor_ln941_52 = xor i1 %p_Result_95, i1 1"   --->   Operation 10124 'xor' 'xor_ln941_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10125 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%overflow_34 = and i1 %p_Result_96, i1 %xor_ln941_52"   --->   Operation 10125 'and' 'overflow_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10126 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%xor_ln348_16 = xor i1 %p_Result_95, i1 %p_Result_96"   --->   Operation 10126 'xor' 'xor_ln348_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10127 [1/1] (0.00ns) (grouped into LUT with out node sum_V_26)   --->   "%select_ln392_52 = select i1 %overflow_34, i16 32767, i16 32768"   --->   Operation 10127 'select' 'select_ln392_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10128 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_26 = select i1 %xor_ln348_16, i16 %select_ln392_52, i16 %sum_V_25"   --->   Operation 10128 'select' 'sum_V_26' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10129 [1/1] (0.00ns)   --->   "%sext_ln859_34 = sext i16 %sum_V_26"   --->   Operation 10129 'sext' 'sext_ln859_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10130 [1/1] (0.00ns)   --->   "%sext_ln859_35 = sext i16 %tp_V_56"   --->   Operation 10130 'sext' 'sext_ln859_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10131 [1/1] (0.85ns)   --->   "%ret_V_20 = add i17 %sext_ln859_35, i17 %sext_ln859_34"   --->   Operation 10131 'add' 'ret_V_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10132 [1/1] (0.00ns)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_20, i32 16"   --->   Operation 10132 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10133 [1/1] (0.85ns)   --->   "%sum_V_27 = add i16 %tp_V_56, i16 %sum_V_26"   --->   Operation 10133 'add' 'sum_V_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10134 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_27, i32 15"   --->   Operation 10134 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10135 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%xor_ln941_55 = xor i1 %p_Result_100, i1 1"   --->   Operation 10135 'xor' 'xor_ln941_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10136 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%overflow_36 = and i1 %p_Result_101, i1 %xor_ln941_55"   --->   Operation 10136 'and' 'overflow_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10137 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%xor_ln348_17 = xor i1 %p_Result_100, i1 %p_Result_101"   --->   Operation 10137 'xor' 'xor_ln348_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10138 [1/1] (0.00ns) (grouped into LUT with out node sum_V_28)   --->   "%select_ln392_55 = select i1 %overflow_36, i16 32767, i16 32768"   --->   Operation 10138 'select' 'select_ln392_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10139 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_28 = select i1 %xor_ln348_17, i16 %select_ln392_55, i16 %sum_V_27"   --->   Operation 10139 'select' 'sum_V_28' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10140 [1/1] (0.00ns)   --->   "%sext_ln859_36 = sext i16 %sum_V_28"   --->   Operation 10140 'sext' 'sext_ln859_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10141 [1/1] (0.00ns)   --->   "%sext_ln859_37 = sext i16 %tp_V_59"   --->   Operation 10141 'sext' 'sext_ln859_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10142 [1/1] (0.85ns)   --->   "%ret_V_21 = add i17 %sext_ln859_37, i17 %sext_ln859_36"   --->   Operation 10142 'add' 'ret_V_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10143 [1/1] (0.00ns)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_21, i32 16"   --->   Operation 10143 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10144 [1/1] (0.85ns)   --->   "%sum_V_29 = add i16 %tp_V_59, i16 %sum_V_28"   --->   Operation 10144 'add' 'sum_V_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10145 [1/1] (0.00ns)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_29, i32 15"   --->   Operation 10145 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10146 [1/1] (0.00ns)   --->   "%sext_ln859_40 = sext i16 %tp_V_62"   --->   Operation 10146 'sext' 'sext_ln859_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10147 [1/1] (0.00ns)   --->   "%sext_ln859_41 = sext i16 %tp_V_65"   --->   Operation 10147 'sext' 'sext_ln859_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10148 [1/1] (0.85ns)   --->   "%ret_V_23 = add i17 %sext_ln859_41, i17 %sext_ln859_40"   --->   Operation 10148 'add' 'ret_V_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10149 [1/1] (0.00ns)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_23, i32 16"   --->   Operation 10149 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10150 [1/1] (0.85ns)   --->   "%sum_V_31 = add i16 %tp_V_65, i16 %tp_V_62"   --->   Operation 10150 'add' 'sum_V_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10151 [1/1] (0.00ns)   --->   "%p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_31, i32 15"   --->   Operation 10151 'bitselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10152 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%xor_ln941_64 = xor i1 %p_Result_115, i1 1"   --->   Operation 10152 'xor' 'xor_ln941_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10153 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%overflow_42 = and i1 %p_Result_116, i1 %xor_ln941_64"   --->   Operation 10153 'and' 'overflow_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10154 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%xor_ln348_20 = xor i1 %p_Result_115, i1 %p_Result_116"   --->   Operation 10154 'xor' 'xor_ln348_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10155 [1/1] (0.00ns) (grouped into LUT with out node sum_V_32)   --->   "%select_ln392_64 = select i1 %overflow_42, i16 32767, i16 32768"   --->   Operation 10155 'select' 'select_ln392_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10156 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_32 = select i1 %xor_ln348_20, i16 %select_ln392_64, i16 %sum_V_31"   --->   Operation 10156 'select' 'sum_V_32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10157 [1/1] (0.00ns)   --->   "%sext_ln859_42 = sext i16 %sum_V_32"   --->   Operation 10157 'sext' 'sext_ln859_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10158 [1/1] (0.00ns)   --->   "%sext_ln859_43 = sext i16 %tp_V_68"   --->   Operation 10158 'sext' 'sext_ln859_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10159 [1/1] (0.85ns)   --->   "%ret_V_24 = add i17 %sext_ln859_43, i17 %sext_ln859_42"   --->   Operation 10159 'add' 'ret_V_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10160 [1/1] (0.00ns)   --->   "%p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_24, i32 16"   --->   Operation 10160 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10161 [1/1] (0.85ns)   --->   "%sum_V_33 = add i16 %tp_V_68, i16 %sum_V_32"   --->   Operation 10161 'add' 'sum_V_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10162 [1/1] (0.00ns)   --->   "%p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_33, i32 15"   --->   Operation 10162 'bitselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10163 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%xor_ln941_67 = xor i1 %p_Result_120, i1 1"   --->   Operation 10163 'xor' 'xor_ln941_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10164 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%overflow_44 = and i1 %p_Result_121, i1 %xor_ln941_67"   --->   Operation 10164 'and' 'overflow_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10165 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%xor_ln348_21 = xor i1 %p_Result_120, i1 %p_Result_121"   --->   Operation 10165 'xor' 'xor_ln348_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10166 [1/1] (0.00ns) (grouped into LUT with out node sum_V_34)   --->   "%select_ln392_67 = select i1 %overflow_44, i16 32767, i16 32768"   --->   Operation 10166 'select' 'select_ln392_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10167 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_34 = select i1 %xor_ln348_21, i16 %select_ln392_67, i16 %sum_V_33"   --->   Operation 10167 'select' 'sum_V_34' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10168 [1/1] (0.00ns)   --->   "%sext_ln859_44 = sext i16 %sum_V_34"   --->   Operation 10168 'sext' 'sext_ln859_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10169 [1/1] (0.00ns)   --->   "%sext_ln859_45 = sext i16 %tp_V_71"   --->   Operation 10169 'sext' 'sext_ln859_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10170 [1/1] (0.85ns)   --->   "%ret_V_25 = add i17 %sext_ln859_45, i17 %sext_ln859_44"   --->   Operation 10170 'add' 'ret_V_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10171 [1/1] (0.00ns)   --->   "%p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_25, i32 16"   --->   Operation 10171 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10172 [1/1] (0.85ns)   --->   "%sum_V_35 = add i16 %tp_V_71, i16 %sum_V_34"   --->   Operation 10172 'add' 'sum_V_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10173 [1/1] (0.00ns)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_35, i32 15"   --->   Operation 10173 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10174 [1/1] (0.00ns)   --->   "%sext_ln859_48 = sext i16 %tp_V_74"   --->   Operation 10174 'sext' 'sext_ln859_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10175 [1/1] (0.00ns)   --->   "%sext_ln859_49 = sext i16 %tp_V_77"   --->   Operation 10175 'sext' 'sext_ln859_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10176 [1/1] (0.85ns)   --->   "%ret_V_27 = add i17 %sext_ln859_49, i17 %sext_ln859_48"   --->   Operation 10176 'add' 'ret_V_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10177 [1/1] (0.00ns)   --->   "%p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_27, i32 16"   --->   Operation 10177 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10178 [1/1] (0.85ns)   --->   "%sum_V_37 = add i16 %tp_V_77, i16 %tp_V_74"   --->   Operation 10178 'add' 'sum_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10179 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_37, i32 15"   --->   Operation 10179 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10180 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%xor_ln941_76 = xor i1 %p_Result_135, i1 1"   --->   Operation 10180 'xor' 'xor_ln941_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10181 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%overflow_50 = and i1 %p_Result_136, i1 %xor_ln941_76"   --->   Operation 10181 'and' 'overflow_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10182 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%xor_ln348_24 = xor i1 %p_Result_135, i1 %p_Result_136"   --->   Operation 10182 'xor' 'xor_ln348_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10183 [1/1] (0.00ns) (grouped into LUT with out node sum_V_38)   --->   "%select_ln392_76 = select i1 %overflow_50, i16 32767, i16 32768"   --->   Operation 10183 'select' 'select_ln392_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10184 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_38 = select i1 %xor_ln348_24, i16 %select_ln392_76, i16 %sum_V_37"   --->   Operation 10184 'select' 'sum_V_38' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10185 [1/1] (0.00ns)   --->   "%sext_ln859_50 = sext i16 %sum_V_38"   --->   Operation 10185 'sext' 'sext_ln859_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10186 [1/1] (0.00ns)   --->   "%sext_ln859_51 = sext i16 %tp_V_80"   --->   Operation 10186 'sext' 'sext_ln859_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10187 [1/1] (0.85ns)   --->   "%ret_V_28 = add i17 %sext_ln859_51, i17 %sext_ln859_50"   --->   Operation 10187 'add' 'ret_V_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10188 [1/1] (0.00ns)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_28, i32 16"   --->   Operation 10188 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10189 [1/1] (0.85ns)   --->   "%sum_V_39 = add i16 %tp_V_80, i16 %sum_V_38"   --->   Operation 10189 'add' 'sum_V_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10190 [1/1] (0.00ns)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_39, i32 15"   --->   Operation 10190 'bitselect' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10191 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%xor_ln941_79 = xor i1 %p_Result_140, i1 1"   --->   Operation 10191 'xor' 'xor_ln941_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10192 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%overflow_52 = and i1 %p_Result_141, i1 %xor_ln941_79"   --->   Operation 10192 'and' 'overflow_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10193 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%xor_ln348_25 = xor i1 %p_Result_140, i1 %p_Result_141"   --->   Operation 10193 'xor' 'xor_ln348_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10194 [1/1] (0.00ns) (grouped into LUT with out node sum_V_40)   --->   "%select_ln392_79 = select i1 %overflow_52, i16 32767, i16 32768"   --->   Operation 10194 'select' 'select_ln392_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10195 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_40 = select i1 %xor_ln348_25, i16 %select_ln392_79, i16 %sum_V_39"   --->   Operation 10195 'select' 'sum_V_40' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10196 [1/1] (0.00ns)   --->   "%sext_ln859_52 = sext i16 %sum_V_40"   --->   Operation 10196 'sext' 'sext_ln859_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10197 [1/1] (0.00ns)   --->   "%sext_ln859_53 = sext i16 %tp_V_83"   --->   Operation 10197 'sext' 'sext_ln859_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10198 [1/1] (0.85ns)   --->   "%ret_V_29 = add i17 %sext_ln859_53, i17 %sext_ln859_52"   --->   Operation 10198 'add' 'ret_V_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10199 [1/1] (0.00ns)   --->   "%p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_29, i32 16"   --->   Operation 10199 'bitselect' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10200 [1/1] (0.85ns)   --->   "%sum_V_41 = add i16 %tp_V_83, i16 %sum_V_40"   --->   Operation 10200 'add' 'sum_V_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10201 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_41, i32 15"   --->   Operation 10201 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10202 [1/1] (0.00ns)   --->   "%sext_ln859_56 = sext i16 %tp_V_86"   --->   Operation 10202 'sext' 'sext_ln859_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10203 [1/1] (0.00ns)   --->   "%sext_ln859_57 = sext i16 %tp_V_89"   --->   Operation 10203 'sext' 'sext_ln859_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10204 [1/1] (0.85ns)   --->   "%ret_V_31 = add i17 %sext_ln859_57, i17 %sext_ln859_56"   --->   Operation 10204 'add' 'ret_V_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10205 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_31, i32 16"   --->   Operation 10205 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10206 [1/1] (0.85ns)   --->   "%sum_V_43 = add i16 %tp_V_89, i16 %tp_V_86"   --->   Operation 10206 'add' 'sum_V_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10207 [1/1] (0.00ns)   --->   "%p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_43, i32 15"   --->   Operation 10207 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10208 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%xor_ln941_88 = xor i1 %p_Result_155, i1 1"   --->   Operation 10208 'xor' 'xor_ln941_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10209 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%overflow_58 = and i1 %p_Result_156, i1 %xor_ln941_88"   --->   Operation 10209 'and' 'overflow_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10210 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%xor_ln348_28 = xor i1 %p_Result_155, i1 %p_Result_156"   --->   Operation 10210 'xor' 'xor_ln348_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10211 [1/1] (0.00ns) (grouped into LUT with out node sum_V_44)   --->   "%select_ln392_88 = select i1 %overflow_58, i16 32767, i16 32768"   --->   Operation 10211 'select' 'select_ln392_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10212 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_44 = select i1 %xor_ln348_28, i16 %select_ln392_88, i16 %sum_V_43"   --->   Operation 10212 'select' 'sum_V_44' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10213 [1/1] (0.00ns)   --->   "%sext_ln859_58 = sext i16 %sum_V_44"   --->   Operation 10213 'sext' 'sext_ln859_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10214 [1/1] (0.00ns)   --->   "%sext_ln859_59 = sext i16 %tp_V_92"   --->   Operation 10214 'sext' 'sext_ln859_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10215 [1/1] (0.85ns)   --->   "%ret_V_32 = add i17 %sext_ln859_59, i17 %sext_ln859_58"   --->   Operation 10215 'add' 'ret_V_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10216 [1/1] (0.00ns)   --->   "%p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_32, i32 16"   --->   Operation 10216 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10217 [1/1] (0.85ns)   --->   "%sum_V_45 = add i16 %tp_V_92, i16 %sum_V_44"   --->   Operation 10217 'add' 'sum_V_45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10218 [1/1] (0.00ns)   --->   "%p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_45, i32 15"   --->   Operation 10218 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10219 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%xor_ln941_91 = xor i1 %p_Result_160, i1 1"   --->   Operation 10219 'xor' 'xor_ln941_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10220 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%overflow_60 = and i1 %p_Result_161, i1 %xor_ln941_91"   --->   Operation 10220 'and' 'overflow_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10221 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%xor_ln348_29 = xor i1 %p_Result_160, i1 %p_Result_161"   --->   Operation 10221 'xor' 'xor_ln348_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10222 [1/1] (0.00ns) (grouped into LUT with out node sum_V_46)   --->   "%select_ln392_91 = select i1 %overflow_60, i16 32767, i16 32768"   --->   Operation 10222 'select' 'select_ln392_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10223 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_46 = select i1 %xor_ln348_29, i16 %select_ln392_91, i16 %sum_V_45"   --->   Operation 10223 'select' 'sum_V_46' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10224 [1/1] (0.00ns)   --->   "%sext_ln859_60 = sext i16 %sum_V_46"   --->   Operation 10224 'sext' 'sext_ln859_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10225 [1/1] (0.00ns)   --->   "%sext_ln859_61 = sext i16 %tp_V_95"   --->   Operation 10225 'sext' 'sext_ln859_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10226 [1/1] (0.85ns)   --->   "%ret_V_33 = add i17 %sext_ln859_61, i17 %sext_ln859_60"   --->   Operation 10226 'add' 'ret_V_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10227 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_33, i32 16"   --->   Operation 10227 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10228 [1/1] (0.85ns)   --->   "%sum_V_47 = add i16 %tp_V_95, i16 %sum_V_46"   --->   Operation 10228 'add' 'sum_V_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10229 [1/1] (0.00ns)   --->   "%p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_47, i32 15"   --->   Operation 10229 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10230 [1/1] (0.00ns)   --->   "%sext_ln859_64 = sext i16 %tp_V_98"   --->   Operation 10230 'sext' 'sext_ln859_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10231 [1/1] (0.00ns)   --->   "%sext_ln859_65 = sext i16 %tp_V_101"   --->   Operation 10231 'sext' 'sext_ln859_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10232 [1/1] (0.85ns)   --->   "%ret_V_35 = add i17 %sext_ln859_65, i17 %sext_ln859_64"   --->   Operation 10232 'add' 'ret_V_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10233 [1/1] (0.00ns)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_35, i32 16"   --->   Operation 10233 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10234 [1/1] (0.85ns)   --->   "%sum_V_49 = add i16 %tp_V_101, i16 %tp_V_98"   --->   Operation 10234 'add' 'sum_V_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10235 [1/1] (0.00ns)   --->   "%p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_49, i32 15"   --->   Operation 10235 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10236 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%xor_ln941_100 = xor i1 %p_Result_175, i1 1"   --->   Operation 10236 'xor' 'xor_ln941_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10237 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%overflow_66 = and i1 %p_Result_176, i1 %xor_ln941_100"   --->   Operation 10237 'and' 'overflow_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10238 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%xor_ln348_32 = xor i1 %p_Result_175, i1 %p_Result_176"   --->   Operation 10238 'xor' 'xor_ln348_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10239 [1/1] (0.00ns) (grouped into LUT with out node sum_V_50)   --->   "%select_ln392_100 = select i1 %overflow_66, i16 32767, i16 32768"   --->   Operation 10239 'select' 'select_ln392_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10240 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_50 = select i1 %xor_ln348_32, i16 %select_ln392_100, i16 %sum_V_49"   --->   Operation 10240 'select' 'sum_V_50' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10241 [1/1] (0.00ns)   --->   "%sext_ln859_66 = sext i16 %sum_V_50"   --->   Operation 10241 'sext' 'sext_ln859_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10242 [1/1] (0.00ns)   --->   "%sext_ln859_67 = sext i16 %tp_V_104"   --->   Operation 10242 'sext' 'sext_ln859_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10243 [1/1] (0.85ns)   --->   "%ret_V_36 = add i17 %sext_ln859_67, i17 %sext_ln859_66"   --->   Operation 10243 'add' 'ret_V_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10244 [1/1] (0.00ns)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_36, i32 16"   --->   Operation 10244 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10245 [1/1] (0.85ns)   --->   "%sum_V_51 = add i16 %tp_V_104, i16 %sum_V_50"   --->   Operation 10245 'add' 'sum_V_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10246 [1/1] (0.00ns)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_51, i32 15"   --->   Operation 10246 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10247 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%xor_ln941_103 = xor i1 %p_Result_180, i1 1"   --->   Operation 10247 'xor' 'xor_ln941_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10248 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%overflow_68 = and i1 %p_Result_181, i1 %xor_ln941_103"   --->   Operation 10248 'and' 'overflow_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10249 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%xor_ln348_33 = xor i1 %p_Result_180, i1 %p_Result_181"   --->   Operation 10249 'xor' 'xor_ln348_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10250 [1/1] (0.00ns) (grouped into LUT with out node sum_V_52)   --->   "%select_ln392_103 = select i1 %overflow_68, i16 32767, i16 32768"   --->   Operation 10250 'select' 'select_ln392_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10251 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_52 = select i1 %xor_ln348_33, i16 %select_ln392_103, i16 %sum_V_51"   --->   Operation 10251 'select' 'sum_V_52' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10252 [1/1] (0.00ns)   --->   "%sext_ln859_68 = sext i16 %sum_V_52"   --->   Operation 10252 'sext' 'sext_ln859_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10253 [1/1] (0.00ns)   --->   "%sext_ln859_69 = sext i16 %tp_V_107"   --->   Operation 10253 'sext' 'sext_ln859_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10254 [1/1] (0.85ns)   --->   "%ret_V_37 = add i17 %sext_ln859_69, i17 %sext_ln859_68"   --->   Operation 10254 'add' 'ret_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10255 [1/1] (0.00ns)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_37, i32 16"   --->   Operation 10255 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10256 [1/1] (0.85ns)   --->   "%sum_V_53 = add i16 %tp_V_107, i16 %sum_V_52"   --->   Operation 10256 'add' 'sum_V_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10257 [1/1] (0.00ns)   --->   "%p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_53, i32 15"   --->   Operation 10257 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10258 [1/1] (0.00ns)   --->   "%sext_ln859_72 = sext i16 %tp_V_110"   --->   Operation 10258 'sext' 'sext_ln859_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10259 [1/1] (0.00ns)   --->   "%sext_ln859_73 = sext i16 %tp_V_113"   --->   Operation 10259 'sext' 'sext_ln859_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10260 [1/1] (0.85ns)   --->   "%ret_V_39 = add i17 %sext_ln859_73, i17 %sext_ln859_72"   --->   Operation 10260 'add' 'ret_V_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10261 [1/1] (0.00ns)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_39, i32 16"   --->   Operation 10261 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10262 [1/1] (0.85ns)   --->   "%sum_V_55 = add i16 %tp_V_113, i16 %tp_V_110"   --->   Operation 10262 'add' 'sum_V_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10263 [1/1] (0.00ns)   --->   "%p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_55, i32 15"   --->   Operation 10263 'bitselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10264 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%xor_ln941_112 = xor i1 %p_Result_195, i1 1"   --->   Operation 10264 'xor' 'xor_ln941_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10265 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%overflow_74 = and i1 %p_Result_196, i1 %xor_ln941_112"   --->   Operation 10265 'and' 'overflow_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10266 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%xor_ln348_36 = xor i1 %p_Result_195, i1 %p_Result_196"   --->   Operation 10266 'xor' 'xor_ln348_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10267 [1/1] (0.00ns) (grouped into LUT with out node sum_V_56)   --->   "%select_ln392_112 = select i1 %overflow_74, i16 32767, i16 32768"   --->   Operation 10267 'select' 'select_ln392_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10268 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_56 = select i1 %xor_ln348_36, i16 %select_ln392_112, i16 %sum_V_55"   --->   Operation 10268 'select' 'sum_V_56' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10269 [1/1] (0.00ns)   --->   "%sext_ln859_74 = sext i16 %sum_V_56"   --->   Operation 10269 'sext' 'sext_ln859_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10270 [1/1] (0.00ns)   --->   "%sext_ln859_75 = sext i16 %tp_V_116"   --->   Operation 10270 'sext' 'sext_ln859_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10271 [1/1] (0.85ns)   --->   "%ret_V_40 = add i17 %sext_ln859_75, i17 %sext_ln859_74"   --->   Operation 10271 'add' 'ret_V_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10272 [1/1] (0.00ns)   --->   "%p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_40, i32 16"   --->   Operation 10272 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10273 [1/1] (0.85ns)   --->   "%sum_V_57 = add i16 %tp_V_116, i16 %sum_V_56"   --->   Operation 10273 'add' 'sum_V_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10274 [1/1] (0.00ns)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_57, i32 15"   --->   Operation 10274 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10275 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%xor_ln941_115 = xor i1 %p_Result_200, i1 1"   --->   Operation 10275 'xor' 'xor_ln941_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10276 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%overflow_76 = and i1 %p_Result_201, i1 %xor_ln941_115"   --->   Operation 10276 'and' 'overflow_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10277 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%xor_ln348_37 = xor i1 %p_Result_200, i1 %p_Result_201"   --->   Operation 10277 'xor' 'xor_ln348_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10278 [1/1] (0.00ns) (grouped into LUT with out node sum_V_58)   --->   "%select_ln392_115 = select i1 %overflow_76, i16 32767, i16 32768"   --->   Operation 10278 'select' 'select_ln392_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10279 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_58 = select i1 %xor_ln348_37, i16 %select_ln392_115, i16 %sum_V_57"   --->   Operation 10279 'select' 'sum_V_58' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10280 [1/1] (0.00ns)   --->   "%sext_ln859_76 = sext i16 %sum_V_58"   --->   Operation 10280 'sext' 'sext_ln859_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10281 [1/1] (0.00ns)   --->   "%sext_ln859_77 = sext i16 %tp_V_119"   --->   Operation 10281 'sext' 'sext_ln859_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10282 [1/1] (0.85ns)   --->   "%ret_V_41 = add i17 %sext_ln859_77, i17 %sext_ln859_76"   --->   Operation 10282 'add' 'ret_V_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10283 [1/1] (0.00ns)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_41, i32 16"   --->   Operation 10283 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10284 [1/1] (0.85ns)   --->   "%sum_V_59 = add i16 %tp_V_119, i16 %sum_V_58"   --->   Operation 10284 'add' 'sum_V_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10285 [1/1] (0.00ns)   --->   "%p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_59, i32 15"   --->   Operation 10285 'bitselect' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10286 [1/1] (0.00ns)   --->   "%sext_ln859_80 = sext i16 %tp_V_122"   --->   Operation 10286 'sext' 'sext_ln859_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10287 [1/1] (0.00ns)   --->   "%sext_ln859_81 = sext i16 %tp_V_125"   --->   Operation 10287 'sext' 'sext_ln859_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10288 [1/1] (0.85ns)   --->   "%ret_V_43 = add i17 %sext_ln859_81, i17 %sext_ln859_80"   --->   Operation 10288 'add' 'ret_V_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10289 [1/1] (0.00ns)   --->   "%p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_43, i32 16"   --->   Operation 10289 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10290 [1/1] (0.85ns)   --->   "%sum_V_61 = add i16 %tp_V_125, i16 %tp_V_122"   --->   Operation 10290 'add' 'sum_V_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10291 [1/1] (0.00ns)   --->   "%p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_61, i32 15"   --->   Operation 10291 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10292 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%xor_ln941_124 = xor i1 %p_Result_215, i1 1"   --->   Operation 10292 'xor' 'xor_ln941_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10293 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%overflow_82 = and i1 %p_Result_216, i1 %xor_ln941_124"   --->   Operation 10293 'and' 'overflow_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10294 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%xor_ln348_40 = xor i1 %p_Result_215, i1 %p_Result_216"   --->   Operation 10294 'xor' 'xor_ln348_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10295 [1/1] (0.00ns) (grouped into LUT with out node sum_V_62)   --->   "%select_ln392_124 = select i1 %overflow_82, i16 32767, i16 32768"   --->   Operation 10295 'select' 'select_ln392_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10296 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_62 = select i1 %xor_ln348_40, i16 %select_ln392_124, i16 %sum_V_61"   --->   Operation 10296 'select' 'sum_V_62' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10297 [1/1] (0.00ns)   --->   "%sext_ln859_82 = sext i16 %sum_V_62"   --->   Operation 10297 'sext' 'sext_ln859_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10298 [1/1] (0.00ns)   --->   "%sext_ln859_83 = sext i16 %tp_V_128"   --->   Operation 10298 'sext' 'sext_ln859_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10299 [1/1] (0.85ns)   --->   "%ret_V_44 = add i17 %sext_ln859_83, i17 %sext_ln859_82"   --->   Operation 10299 'add' 'ret_V_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10300 [1/1] (0.00ns)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_44, i32 16"   --->   Operation 10300 'bitselect' 'p_Result_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10301 [1/1] (0.85ns)   --->   "%sum_V_63 = add i16 %tp_V_128, i16 %sum_V_62"   --->   Operation 10301 'add' 'sum_V_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10302 [1/1] (0.00ns)   --->   "%p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_63, i32 15"   --->   Operation 10302 'bitselect' 'p_Result_221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10303 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%xor_ln941_127 = xor i1 %p_Result_220, i1 1"   --->   Operation 10303 'xor' 'xor_ln941_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10304 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%overflow_84 = and i1 %p_Result_221, i1 %xor_ln941_127"   --->   Operation 10304 'and' 'overflow_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10305 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%xor_ln348_41 = xor i1 %p_Result_220, i1 %p_Result_221"   --->   Operation 10305 'xor' 'xor_ln348_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10306 [1/1] (0.00ns) (grouped into LUT with out node sum_V_64)   --->   "%select_ln392_127 = select i1 %overflow_84, i16 32767, i16 32768"   --->   Operation 10306 'select' 'select_ln392_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10307 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_64 = select i1 %xor_ln348_41, i16 %select_ln392_127, i16 %sum_V_63"   --->   Operation 10307 'select' 'sum_V_64' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10308 [1/1] (0.00ns)   --->   "%sext_ln859_84 = sext i16 %sum_V_64"   --->   Operation 10308 'sext' 'sext_ln859_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10309 [1/1] (0.00ns)   --->   "%sext_ln859_85 = sext i16 %tp_V_131"   --->   Operation 10309 'sext' 'sext_ln859_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10310 [1/1] (0.85ns)   --->   "%ret_V_45 = add i17 %sext_ln859_85, i17 %sext_ln859_84"   --->   Operation 10310 'add' 'ret_V_45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10311 [1/1] (0.00ns)   --->   "%p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_45, i32 16"   --->   Operation 10311 'bitselect' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10312 [1/1] (0.85ns)   --->   "%sum_V_65 = add i16 %tp_V_131, i16 %sum_V_64"   --->   Operation 10312 'add' 'sum_V_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10313 [1/1] (0.00ns)   --->   "%p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_65, i32 15"   --->   Operation 10313 'bitselect' 'p_Result_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10314 [1/1] (0.00ns)   --->   "%sext_ln859_88 = sext i16 %tp_V_134"   --->   Operation 10314 'sext' 'sext_ln859_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10315 [1/1] (0.00ns)   --->   "%sext_ln859_89 = sext i16 %tp_V_137"   --->   Operation 10315 'sext' 'sext_ln859_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10316 [1/1] (0.85ns)   --->   "%ret_V_47 = add i17 %sext_ln859_89, i17 %sext_ln859_88"   --->   Operation 10316 'add' 'ret_V_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10317 [1/1] (0.00ns)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_47, i32 16"   --->   Operation 10317 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10318 [1/1] (0.85ns)   --->   "%sum_V_67 = add i16 %tp_V_137, i16 %tp_V_134"   --->   Operation 10318 'add' 'sum_V_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10319 [1/1] (0.00ns)   --->   "%p_Result_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_67, i32 15"   --->   Operation 10319 'bitselect' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10320 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%xor_ln941_136 = xor i1 %p_Result_235, i1 1"   --->   Operation 10320 'xor' 'xor_ln941_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10321 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%overflow_90 = and i1 %p_Result_236, i1 %xor_ln941_136"   --->   Operation 10321 'and' 'overflow_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10322 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%xor_ln348_44 = xor i1 %p_Result_235, i1 %p_Result_236"   --->   Operation 10322 'xor' 'xor_ln348_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10323 [1/1] (0.00ns) (grouped into LUT with out node sum_V_68)   --->   "%select_ln392_136 = select i1 %overflow_90, i16 32767, i16 32768"   --->   Operation 10323 'select' 'select_ln392_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10324 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_68 = select i1 %xor_ln348_44, i16 %select_ln392_136, i16 %sum_V_67"   --->   Operation 10324 'select' 'sum_V_68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10325 [1/1] (0.00ns)   --->   "%sext_ln859_90 = sext i16 %sum_V_68"   --->   Operation 10325 'sext' 'sext_ln859_90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10326 [1/1] (0.00ns)   --->   "%sext_ln859_91 = sext i16 %tp_V_140"   --->   Operation 10326 'sext' 'sext_ln859_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10327 [1/1] (0.85ns)   --->   "%ret_V_48 = add i17 %sext_ln859_91, i17 %sext_ln859_90"   --->   Operation 10327 'add' 'ret_V_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10328 [1/1] (0.00ns)   --->   "%p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_48, i32 16"   --->   Operation 10328 'bitselect' 'p_Result_240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10329 [1/1] (0.85ns)   --->   "%sum_V_69 = add i16 %tp_V_140, i16 %sum_V_68"   --->   Operation 10329 'add' 'sum_V_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10330 [1/1] (0.00ns)   --->   "%p_Result_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_69, i32 15"   --->   Operation 10330 'bitselect' 'p_Result_241' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10331 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%xor_ln941_139 = xor i1 %p_Result_240, i1 1"   --->   Operation 10331 'xor' 'xor_ln941_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10332 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%overflow_92 = and i1 %p_Result_241, i1 %xor_ln941_139"   --->   Operation 10332 'and' 'overflow_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10333 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%xor_ln348_45 = xor i1 %p_Result_240, i1 %p_Result_241"   --->   Operation 10333 'xor' 'xor_ln348_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10334 [1/1] (0.00ns) (grouped into LUT with out node sum_V_70)   --->   "%select_ln392_139 = select i1 %overflow_92, i16 32767, i16 32768"   --->   Operation 10334 'select' 'select_ln392_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10335 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_70 = select i1 %xor_ln348_45, i16 %select_ln392_139, i16 %sum_V_69"   --->   Operation 10335 'select' 'sum_V_70' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10336 [1/1] (0.00ns)   --->   "%sext_ln859_92 = sext i16 %sum_V_70"   --->   Operation 10336 'sext' 'sext_ln859_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10337 [1/1] (0.00ns)   --->   "%sext_ln859_93 = sext i16 %tp_V_143"   --->   Operation 10337 'sext' 'sext_ln859_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10338 [1/1] (0.85ns)   --->   "%ret_V_49 = add i17 %sext_ln859_93, i17 %sext_ln859_92"   --->   Operation 10338 'add' 'ret_V_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10339 [1/1] (0.00ns)   --->   "%p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_49, i32 16"   --->   Operation 10339 'bitselect' 'p_Result_245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10340 [1/1] (0.85ns)   --->   "%sum_V_71 = add i16 %tp_V_143, i16 %sum_V_70"   --->   Operation 10340 'add' 'sum_V_71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10341 [1/1] (0.00ns)   --->   "%p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_71, i32 15"   --->   Operation 10341 'bitselect' 'p_Result_246' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10342 [1/1] (0.00ns)   --->   "%sext_ln859_96 = sext i16 %tp_V_146"   --->   Operation 10342 'sext' 'sext_ln859_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10343 [1/1] (0.00ns)   --->   "%sext_ln859_97 = sext i16 %tp_V_149"   --->   Operation 10343 'sext' 'sext_ln859_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10344 [1/1] (0.85ns)   --->   "%ret_V_51 = add i17 %sext_ln859_97, i17 %sext_ln859_96"   --->   Operation 10344 'add' 'ret_V_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10345 [1/1] (0.00ns)   --->   "%p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_51, i32 16"   --->   Operation 10345 'bitselect' 'p_Result_255' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10346 [1/1] (0.85ns)   --->   "%sum_V_73 = add i16 %tp_V_149, i16 %tp_V_146"   --->   Operation 10346 'add' 'sum_V_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10347 [1/1] (0.00ns)   --->   "%p_Result_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_73, i32 15"   --->   Operation 10347 'bitselect' 'p_Result_256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10348 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%xor_ln941_148 = xor i1 %p_Result_255, i1 1"   --->   Operation 10348 'xor' 'xor_ln941_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10349 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%overflow_98 = and i1 %p_Result_256, i1 %xor_ln941_148"   --->   Operation 10349 'and' 'overflow_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10350 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%xor_ln348_48 = xor i1 %p_Result_255, i1 %p_Result_256"   --->   Operation 10350 'xor' 'xor_ln348_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10351 [1/1] (0.00ns) (grouped into LUT with out node sum_V_74)   --->   "%select_ln392_148 = select i1 %overflow_98, i16 32767, i16 32768"   --->   Operation 10351 'select' 'select_ln392_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10352 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_74 = select i1 %xor_ln348_48, i16 %select_ln392_148, i16 %sum_V_73"   --->   Operation 10352 'select' 'sum_V_74' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10353 [1/1] (0.00ns)   --->   "%sext_ln859_98 = sext i16 %sum_V_74"   --->   Operation 10353 'sext' 'sext_ln859_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10354 [1/1] (0.00ns)   --->   "%sext_ln859_99 = sext i16 %tp_V_152"   --->   Operation 10354 'sext' 'sext_ln859_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10355 [1/1] (0.85ns)   --->   "%ret_V_52 = add i17 %sext_ln859_99, i17 %sext_ln859_98"   --->   Operation 10355 'add' 'ret_V_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10356 [1/1] (0.00ns)   --->   "%p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_52, i32 16"   --->   Operation 10356 'bitselect' 'p_Result_260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10357 [1/1] (0.85ns)   --->   "%sum_V_75 = add i16 %tp_V_152, i16 %sum_V_74"   --->   Operation 10357 'add' 'sum_V_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10358 [1/1] (0.00ns)   --->   "%p_Result_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_75, i32 15"   --->   Operation 10358 'bitselect' 'p_Result_261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10359 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%xor_ln941_151 = xor i1 %p_Result_260, i1 1"   --->   Operation 10359 'xor' 'xor_ln941_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10360 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%overflow_100 = and i1 %p_Result_261, i1 %xor_ln941_151"   --->   Operation 10360 'and' 'overflow_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10361 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%xor_ln348_49 = xor i1 %p_Result_260, i1 %p_Result_261"   --->   Operation 10361 'xor' 'xor_ln348_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10362 [1/1] (0.00ns) (grouped into LUT with out node sum_V_76)   --->   "%select_ln392_151 = select i1 %overflow_100, i16 32767, i16 32768"   --->   Operation 10362 'select' 'select_ln392_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10363 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_76 = select i1 %xor_ln348_49, i16 %select_ln392_151, i16 %sum_V_75"   --->   Operation 10363 'select' 'sum_V_76' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10364 [1/1] (0.00ns)   --->   "%sext_ln859_100 = sext i16 %sum_V_76"   --->   Operation 10364 'sext' 'sext_ln859_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10365 [1/1] (0.00ns)   --->   "%sext_ln859_101 = sext i16 %tp_V_155"   --->   Operation 10365 'sext' 'sext_ln859_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10366 [1/1] (0.85ns)   --->   "%ret_V_53 = add i17 %sext_ln859_101, i17 %sext_ln859_100"   --->   Operation 10366 'add' 'ret_V_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10367 [1/1] (0.00ns)   --->   "%p_Result_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_53, i32 16"   --->   Operation 10367 'bitselect' 'p_Result_265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10368 [1/1] (0.85ns)   --->   "%sum_V_77 = add i16 %tp_V_155, i16 %sum_V_76"   --->   Operation 10368 'add' 'sum_V_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10369 [1/1] (0.00ns)   --->   "%p_Result_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_77, i32 15"   --->   Operation 10369 'bitselect' 'p_Result_266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10370 [1/1] (0.00ns)   --->   "%sext_ln859_104 = sext i16 %tp_V_158"   --->   Operation 10370 'sext' 'sext_ln859_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10371 [1/1] (0.00ns)   --->   "%sext_ln859_105 = sext i16 %tp_V_161"   --->   Operation 10371 'sext' 'sext_ln859_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10372 [1/1] (0.85ns)   --->   "%ret_V_55 = add i17 %sext_ln859_105, i17 %sext_ln859_104"   --->   Operation 10372 'add' 'ret_V_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10373 [1/1] (0.00ns)   --->   "%p_Result_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_55, i32 16"   --->   Operation 10373 'bitselect' 'p_Result_275' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10374 [1/1] (0.85ns)   --->   "%sum_V_79 = add i16 %tp_V_161, i16 %tp_V_158"   --->   Operation 10374 'add' 'sum_V_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10375 [1/1] (0.00ns)   --->   "%p_Result_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_79, i32 15"   --->   Operation 10375 'bitselect' 'p_Result_276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10376 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%xor_ln941_160 = xor i1 %p_Result_275, i1 1"   --->   Operation 10376 'xor' 'xor_ln941_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10377 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%overflow_106 = and i1 %p_Result_276, i1 %xor_ln941_160"   --->   Operation 10377 'and' 'overflow_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10378 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%xor_ln348_52 = xor i1 %p_Result_275, i1 %p_Result_276"   --->   Operation 10378 'xor' 'xor_ln348_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10379 [1/1] (0.00ns) (grouped into LUT with out node sum_V_80)   --->   "%select_ln392_160 = select i1 %overflow_106, i16 32767, i16 32768"   --->   Operation 10379 'select' 'select_ln392_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10380 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_80 = select i1 %xor_ln348_52, i16 %select_ln392_160, i16 %sum_V_79"   --->   Operation 10380 'select' 'sum_V_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10381 [1/1] (0.00ns)   --->   "%sext_ln859_106 = sext i16 %sum_V_80"   --->   Operation 10381 'sext' 'sext_ln859_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10382 [1/1] (0.00ns)   --->   "%sext_ln859_107 = sext i16 %tp_V_164"   --->   Operation 10382 'sext' 'sext_ln859_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10383 [1/1] (0.85ns)   --->   "%ret_V_56 = add i17 %sext_ln859_107, i17 %sext_ln859_106"   --->   Operation 10383 'add' 'ret_V_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10384 [1/1] (0.00ns)   --->   "%p_Result_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_56, i32 16"   --->   Operation 10384 'bitselect' 'p_Result_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10385 [1/1] (0.85ns)   --->   "%sum_V_81 = add i16 %tp_V_164, i16 %sum_V_80"   --->   Operation 10385 'add' 'sum_V_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10386 [1/1] (0.00ns)   --->   "%p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_81, i32 15"   --->   Operation 10386 'bitselect' 'p_Result_281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10387 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%xor_ln941_163 = xor i1 %p_Result_280, i1 1"   --->   Operation 10387 'xor' 'xor_ln941_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10388 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%overflow_108 = and i1 %p_Result_281, i1 %xor_ln941_163"   --->   Operation 10388 'and' 'overflow_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10389 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%xor_ln348_53 = xor i1 %p_Result_280, i1 %p_Result_281"   --->   Operation 10389 'xor' 'xor_ln348_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10390 [1/1] (0.00ns) (grouped into LUT with out node sum_V_82)   --->   "%select_ln392_163 = select i1 %overflow_108, i16 32767, i16 32768"   --->   Operation 10390 'select' 'select_ln392_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10391 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_82 = select i1 %xor_ln348_53, i16 %select_ln392_163, i16 %sum_V_81"   --->   Operation 10391 'select' 'sum_V_82' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10392 [1/1] (0.00ns)   --->   "%sext_ln859_108 = sext i16 %sum_V_82"   --->   Operation 10392 'sext' 'sext_ln859_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10393 [1/1] (0.00ns)   --->   "%sext_ln859_109 = sext i16 %tp_V_167"   --->   Operation 10393 'sext' 'sext_ln859_109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10394 [1/1] (0.85ns)   --->   "%ret_V_57 = add i17 %sext_ln859_109, i17 %sext_ln859_108"   --->   Operation 10394 'add' 'ret_V_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10395 [1/1] (0.00ns)   --->   "%p_Result_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_57, i32 16"   --->   Operation 10395 'bitselect' 'p_Result_285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10396 [1/1] (0.85ns)   --->   "%sum_V_83 = add i16 %tp_V_167, i16 %sum_V_82"   --->   Operation 10396 'add' 'sum_V_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10397 [1/1] (0.00ns)   --->   "%p_Result_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_83, i32 15"   --->   Operation 10397 'bitselect' 'p_Result_286' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10398 [1/1] (0.00ns)   --->   "%sext_ln859_112 = sext i16 %tp_V_170"   --->   Operation 10398 'sext' 'sext_ln859_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10399 [1/1] (0.00ns)   --->   "%sext_ln859_113 = sext i16 %tp_V_173"   --->   Operation 10399 'sext' 'sext_ln859_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10400 [1/1] (0.85ns)   --->   "%ret_V_59 = add i17 %sext_ln859_113, i17 %sext_ln859_112"   --->   Operation 10400 'add' 'ret_V_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10401 [1/1] (0.00ns)   --->   "%p_Result_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_59, i32 16"   --->   Operation 10401 'bitselect' 'p_Result_295' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10402 [1/1] (0.85ns)   --->   "%sum_V_85 = add i16 %tp_V_173, i16 %tp_V_170"   --->   Operation 10402 'add' 'sum_V_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10403 [1/1] (0.00ns)   --->   "%p_Result_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_85, i32 15"   --->   Operation 10403 'bitselect' 'p_Result_296' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10404 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%xor_ln941_172 = xor i1 %p_Result_295, i1 1"   --->   Operation 10404 'xor' 'xor_ln941_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10405 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%overflow_114 = and i1 %p_Result_296, i1 %xor_ln941_172"   --->   Operation 10405 'and' 'overflow_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10406 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%xor_ln348_56 = xor i1 %p_Result_295, i1 %p_Result_296"   --->   Operation 10406 'xor' 'xor_ln348_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10407 [1/1] (0.00ns) (grouped into LUT with out node sum_V_86)   --->   "%select_ln392_172 = select i1 %overflow_114, i16 32767, i16 32768"   --->   Operation 10407 'select' 'select_ln392_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10408 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_86 = select i1 %xor_ln348_56, i16 %select_ln392_172, i16 %sum_V_85"   --->   Operation 10408 'select' 'sum_V_86' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10409 [1/1] (0.00ns)   --->   "%sext_ln859_114 = sext i16 %sum_V_86"   --->   Operation 10409 'sext' 'sext_ln859_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10410 [1/1] (0.00ns)   --->   "%sext_ln859_115 = sext i16 %tp_V_176"   --->   Operation 10410 'sext' 'sext_ln859_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10411 [1/1] (0.85ns)   --->   "%ret_V_60 = add i17 %sext_ln859_115, i17 %sext_ln859_114"   --->   Operation 10411 'add' 'ret_V_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10412 [1/1] (0.00ns)   --->   "%p_Result_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_60, i32 16"   --->   Operation 10412 'bitselect' 'p_Result_300' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10413 [1/1] (0.85ns)   --->   "%sum_V_87 = add i16 %tp_V_176, i16 %sum_V_86"   --->   Operation 10413 'add' 'sum_V_87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10414 [1/1] (0.00ns)   --->   "%p_Result_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_87, i32 15"   --->   Operation 10414 'bitselect' 'p_Result_301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10415 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%xor_ln941_175 = xor i1 %p_Result_300, i1 1"   --->   Operation 10415 'xor' 'xor_ln941_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10416 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%overflow_116 = and i1 %p_Result_301, i1 %xor_ln941_175"   --->   Operation 10416 'and' 'overflow_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10417 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%xor_ln348_57 = xor i1 %p_Result_300, i1 %p_Result_301"   --->   Operation 10417 'xor' 'xor_ln348_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10418 [1/1] (0.00ns) (grouped into LUT with out node sum_V_88)   --->   "%select_ln392_175 = select i1 %overflow_116, i16 32767, i16 32768"   --->   Operation 10418 'select' 'select_ln392_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10419 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_88 = select i1 %xor_ln348_57, i16 %select_ln392_175, i16 %sum_V_87"   --->   Operation 10419 'select' 'sum_V_88' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10420 [1/1] (0.00ns)   --->   "%sext_ln859_116 = sext i16 %sum_V_88"   --->   Operation 10420 'sext' 'sext_ln859_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10421 [1/1] (0.00ns)   --->   "%sext_ln859_117 = sext i16 %tp_V_179"   --->   Operation 10421 'sext' 'sext_ln859_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10422 [1/1] (0.85ns)   --->   "%ret_V_61 = add i17 %sext_ln859_117, i17 %sext_ln859_116"   --->   Operation 10422 'add' 'ret_V_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10423 [1/1] (0.00ns)   --->   "%p_Result_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_61, i32 16"   --->   Operation 10423 'bitselect' 'p_Result_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10424 [1/1] (0.85ns)   --->   "%sum_V_89 = add i16 %tp_V_179, i16 %sum_V_88"   --->   Operation 10424 'add' 'sum_V_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10425 [1/1] (0.00ns)   --->   "%p_Result_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_89, i32 15"   --->   Operation 10425 'bitselect' 'p_Result_306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10426 [1/1] (0.00ns)   --->   "%sext_ln859_120 = sext i16 %tp_V_182"   --->   Operation 10426 'sext' 'sext_ln859_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10427 [1/1] (0.00ns)   --->   "%sext_ln859_121 = sext i16 %tp_V_185"   --->   Operation 10427 'sext' 'sext_ln859_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10428 [1/1] (0.85ns)   --->   "%ret_V_63 = add i17 %sext_ln859_121, i17 %sext_ln859_120"   --->   Operation 10428 'add' 'ret_V_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10429 [1/1] (0.00ns)   --->   "%p_Result_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_63, i32 16"   --->   Operation 10429 'bitselect' 'p_Result_315' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10430 [1/1] (0.85ns)   --->   "%sum_V_91 = add i16 %tp_V_185, i16 %tp_V_182"   --->   Operation 10430 'add' 'sum_V_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10431 [1/1] (0.00ns)   --->   "%p_Result_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_91, i32 15"   --->   Operation 10431 'bitselect' 'p_Result_316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10432 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%xor_ln941_184 = xor i1 %p_Result_315, i1 1"   --->   Operation 10432 'xor' 'xor_ln941_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10433 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%overflow_122 = and i1 %p_Result_316, i1 %xor_ln941_184"   --->   Operation 10433 'and' 'overflow_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10434 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%xor_ln348_60 = xor i1 %p_Result_315, i1 %p_Result_316"   --->   Operation 10434 'xor' 'xor_ln348_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10435 [1/1] (0.00ns) (grouped into LUT with out node sum_V_92)   --->   "%select_ln392_184 = select i1 %overflow_122, i16 32767, i16 32768"   --->   Operation 10435 'select' 'select_ln392_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10436 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_92 = select i1 %xor_ln348_60, i16 %select_ln392_184, i16 %sum_V_91"   --->   Operation 10436 'select' 'sum_V_92' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10437 [1/1] (0.00ns)   --->   "%sext_ln859_122 = sext i16 %sum_V_92"   --->   Operation 10437 'sext' 'sext_ln859_122' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10438 [1/1] (0.00ns)   --->   "%sext_ln859_123 = sext i16 %tp_V_188"   --->   Operation 10438 'sext' 'sext_ln859_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10439 [1/1] (0.85ns)   --->   "%ret_V_64 = add i17 %sext_ln859_123, i17 %sext_ln859_122"   --->   Operation 10439 'add' 'ret_V_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10440 [1/1] (0.00ns)   --->   "%p_Result_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_64, i32 16"   --->   Operation 10440 'bitselect' 'p_Result_320' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10441 [1/1] (0.85ns)   --->   "%sum_V_93 = add i16 %tp_V_188, i16 %sum_V_92"   --->   Operation 10441 'add' 'sum_V_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10442 [1/1] (0.00ns)   --->   "%p_Result_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_93, i32 15"   --->   Operation 10442 'bitselect' 'p_Result_321' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10443 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%xor_ln941_187 = xor i1 %p_Result_320, i1 1"   --->   Operation 10443 'xor' 'xor_ln941_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10444 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%overflow_124 = and i1 %p_Result_321, i1 %xor_ln941_187"   --->   Operation 10444 'and' 'overflow_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10445 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%xor_ln348_61 = xor i1 %p_Result_320, i1 %p_Result_321"   --->   Operation 10445 'xor' 'xor_ln348_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10446 [1/1] (0.00ns) (grouped into LUT with out node sum_V_94)   --->   "%select_ln392_187 = select i1 %overflow_124, i16 32767, i16 32768"   --->   Operation 10446 'select' 'select_ln392_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10447 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_94 = select i1 %xor_ln348_61, i16 %select_ln392_187, i16 %sum_V_93"   --->   Operation 10447 'select' 'sum_V_94' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10448 [1/1] (0.00ns)   --->   "%sext_ln859_124 = sext i16 %sum_V_94"   --->   Operation 10448 'sext' 'sext_ln859_124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10449 [1/1] (0.00ns)   --->   "%sext_ln859_125 = sext i16 %tp_V_191"   --->   Operation 10449 'sext' 'sext_ln859_125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10450 [1/1] (0.85ns)   --->   "%ret_V_65 = add i17 %sext_ln859_125, i17 %sext_ln859_124"   --->   Operation 10450 'add' 'ret_V_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10451 [1/1] (0.00ns)   --->   "%p_Result_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_65, i32 16"   --->   Operation 10451 'bitselect' 'p_Result_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10452 [1/1] (0.85ns)   --->   "%sum_V_95 = add i16 %tp_V_191, i16 %sum_V_94"   --->   Operation 10452 'add' 'sum_V_95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10453 [1/1] (0.00ns)   --->   "%p_Result_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_95, i32 15"   --->   Operation 10453 'bitselect' 'p_Result_326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10454 [1/1] (0.00ns)   --->   "%sext_ln859_128 = sext i16 %tp_V_194"   --->   Operation 10454 'sext' 'sext_ln859_128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10455 [1/1] (0.00ns)   --->   "%sext_ln859_129 = sext i16 %tp_V_197"   --->   Operation 10455 'sext' 'sext_ln859_129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10456 [1/1] (0.85ns)   --->   "%ret_V_67 = add i17 %sext_ln859_129, i17 %sext_ln859_128"   --->   Operation 10456 'add' 'ret_V_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10457 [1/1] (0.00ns)   --->   "%p_Result_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_67, i32 16"   --->   Operation 10457 'bitselect' 'p_Result_335' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10458 [1/1] (0.85ns)   --->   "%sum_V_97 = add i16 %tp_V_197, i16 %tp_V_194"   --->   Operation 10458 'add' 'sum_V_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10459 [1/1] (0.00ns)   --->   "%p_Result_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_97, i32 15"   --->   Operation 10459 'bitselect' 'p_Result_336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10460 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%xor_ln941_196 = xor i1 %p_Result_335, i1 1"   --->   Operation 10460 'xor' 'xor_ln941_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10461 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%overflow_130 = and i1 %p_Result_336, i1 %xor_ln941_196"   --->   Operation 10461 'and' 'overflow_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10462 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%xor_ln348_64 = xor i1 %p_Result_335, i1 %p_Result_336"   --->   Operation 10462 'xor' 'xor_ln348_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10463 [1/1] (0.00ns) (grouped into LUT with out node sum_V_98)   --->   "%select_ln392_196 = select i1 %overflow_130, i16 32767, i16 32768"   --->   Operation 10463 'select' 'select_ln392_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10464 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_98 = select i1 %xor_ln348_64, i16 %select_ln392_196, i16 %sum_V_97"   --->   Operation 10464 'select' 'sum_V_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10465 [1/1] (0.00ns)   --->   "%sext_ln859_130 = sext i16 %sum_V_98"   --->   Operation 10465 'sext' 'sext_ln859_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10466 [1/1] (0.00ns)   --->   "%sext_ln859_131 = sext i16 %tp_V_200"   --->   Operation 10466 'sext' 'sext_ln859_131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10467 [1/1] (0.85ns)   --->   "%ret_V_68 = add i17 %sext_ln859_131, i17 %sext_ln859_130"   --->   Operation 10467 'add' 'ret_V_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10468 [1/1] (0.00ns)   --->   "%p_Result_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_68, i32 16"   --->   Operation 10468 'bitselect' 'p_Result_340' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10469 [1/1] (0.85ns)   --->   "%sum_V_99 = add i16 %tp_V_200, i16 %sum_V_98"   --->   Operation 10469 'add' 'sum_V_99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10470 [1/1] (0.00ns)   --->   "%p_Result_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_99, i32 15"   --->   Operation 10470 'bitselect' 'p_Result_341' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10471 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%xor_ln941_199 = xor i1 %p_Result_340, i1 1"   --->   Operation 10471 'xor' 'xor_ln941_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10472 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%overflow_132 = and i1 %p_Result_341, i1 %xor_ln941_199"   --->   Operation 10472 'and' 'overflow_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10473 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%xor_ln348_65 = xor i1 %p_Result_340, i1 %p_Result_341"   --->   Operation 10473 'xor' 'xor_ln348_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10474 [1/1] (0.00ns) (grouped into LUT with out node sum_V_100)   --->   "%select_ln392_199 = select i1 %overflow_132, i16 32767, i16 32768"   --->   Operation 10474 'select' 'select_ln392_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10475 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_100 = select i1 %xor_ln348_65, i16 %select_ln392_199, i16 %sum_V_99"   --->   Operation 10475 'select' 'sum_V_100' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10476 [1/1] (0.00ns)   --->   "%sext_ln859_132 = sext i16 %sum_V_100"   --->   Operation 10476 'sext' 'sext_ln859_132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10477 [1/1] (0.00ns)   --->   "%sext_ln859_133 = sext i16 %tp_V_203"   --->   Operation 10477 'sext' 'sext_ln859_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10478 [1/1] (0.85ns)   --->   "%ret_V_69 = add i17 %sext_ln859_133, i17 %sext_ln859_132"   --->   Operation 10478 'add' 'ret_V_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10479 [1/1] (0.00ns)   --->   "%p_Result_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_69, i32 16"   --->   Operation 10479 'bitselect' 'p_Result_345' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10480 [1/1] (0.85ns)   --->   "%sum_V_101 = add i16 %tp_V_203, i16 %sum_V_100"   --->   Operation 10480 'add' 'sum_V_101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10481 [1/1] (0.00ns)   --->   "%p_Result_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_101, i32 15"   --->   Operation 10481 'bitselect' 'p_Result_346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10482 [1/1] (0.00ns)   --->   "%sext_ln859_136 = sext i16 %tp_V_206"   --->   Operation 10482 'sext' 'sext_ln859_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10483 [1/1] (0.00ns)   --->   "%sext_ln859_137 = sext i16 %tp_V_209"   --->   Operation 10483 'sext' 'sext_ln859_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10484 [1/1] (0.85ns)   --->   "%ret_V_71 = add i17 %sext_ln859_137, i17 %sext_ln859_136"   --->   Operation 10484 'add' 'ret_V_71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10485 [1/1] (0.00ns)   --->   "%p_Result_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_71, i32 16"   --->   Operation 10485 'bitselect' 'p_Result_355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10486 [1/1] (0.85ns)   --->   "%sum_V_103 = add i16 %tp_V_209, i16 %tp_V_206"   --->   Operation 10486 'add' 'sum_V_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10487 [1/1] (0.00ns)   --->   "%p_Result_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_103, i32 15"   --->   Operation 10487 'bitselect' 'p_Result_356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10488 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%xor_ln941_208 = xor i1 %p_Result_355, i1 1"   --->   Operation 10488 'xor' 'xor_ln941_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10489 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%overflow_138 = and i1 %p_Result_356, i1 %xor_ln941_208"   --->   Operation 10489 'and' 'overflow_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10490 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%xor_ln348_68 = xor i1 %p_Result_355, i1 %p_Result_356"   --->   Operation 10490 'xor' 'xor_ln348_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10491 [1/1] (0.00ns) (grouped into LUT with out node sum_V_104)   --->   "%select_ln392_208 = select i1 %overflow_138, i16 32767, i16 32768"   --->   Operation 10491 'select' 'select_ln392_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10492 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_104 = select i1 %xor_ln348_68, i16 %select_ln392_208, i16 %sum_V_103"   --->   Operation 10492 'select' 'sum_V_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10493 [1/1] (0.00ns)   --->   "%sext_ln859_138 = sext i16 %sum_V_104"   --->   Operation 10493 'sext' 'sext_ln859_138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10494 [1/1] (0.00ns)   --->   "%sext_ln859_139 = sext i16 %tp_V_212"   --->   Operation 10494 'sext' 'sext_ln859_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10495 [1/1] (0.85ns)   --->   "%ret_V_72 = add i17 %sext_ln859_139, i17 %sext_ln859_138"   --->   Operation 10495 'add' 'ret_V_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10496 [1/1] (0.00ns)   --->   "%p_Result_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_72, i32 16"   --->   Operation 10496 'bitselect' 'p_Result_360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10497 [1/1] (0.85ns)   --->   "%sum_V_105 = add i16 %tp_V_212, i16 %sum_V_104"   --->   Operation 10497 'add' 'sum_V_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10498 [1/1] (0.00ns)   --->   "%p_Result_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_105, i32 15"   --->   Operation 10498 'bitselect' 'p_Result_361' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10499 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%xor_ln941_211 = xor i1 %p_Result_360, i1 1"   --->   Operation 10499 'xor' 'xor_ln941_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10500 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%overflow_140 = and i1 %p_Result_361, i1 %xor_ln941_211"   --->   Operation 10500 'and' 'overflow_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10501 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%xor_ln348_69 = xor i1 %p_Result_360, i1 %p_Result_361"   --->   Operation 10501 'xor' 'xor_ln348_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10502 [1/1] (0.00ns) (grouped into LUT with out node sum_V_106)   --->   "%select_ln392_211 = select i1 %overflow_140, i16 32767, i16 32768"   --->   Operation 10502 'select' 'select_ln392_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10503 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_106 = select i1 %xor_ln348_69, i16 %select_ln392_211, i16 %sum_V_105"   --->   Operation 10503 'select' 'sum_V_106' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10504 [1/1] (0.00ns)   --->   "%sext_ln859_140 = sext i16 %sum_V_106"   --->   Operation 10504 'sext' 'sext_ln859_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10505 [1/1] (0.00ns)   --->   "%sext_ln859_141 = sext i16 %tp_V_215"   --->   Operation 10505 'sext' 'sext_ln859_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10506 [1/1] (0.85ns)   --->   "%ret_V_73 = add i17 %sext_ln859_141, i17 %sext_ln859_140"   --->   Operation 10506 'add' 'ret_V_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10507 [1/1] (0.00ns)   --->   "%p_Result_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_73, i32 16"   --->   Operation 10507 'bitselect' 'p_Result_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10508 [1/1] (0.85ns)   --->   "%sum_V_107 = add i16 %tp_V_215, i16 %sum_V_106"   --->   Operation 10508 'add' 'sum_V_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10509 [1/1] (0.00ns)   --->   "%p_Result_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_107, i32 15"   --->   Operation 10509 'bitselect' 'p_Result_366' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10510 [1/1] (0.00ns)   --->   "%sext_ln859_144 = sext i16 %tp_V_218"   --->   Operation 10510 'sext' 'sext_ln859_144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10511 [1/1] (0.00ns)   --->   "%sext_ln859_145 = sext i16 %tp_V_221"   --->   Operation 10511 'sext' 'sext_ln859_145' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10512 [1/1] (0.85ns)   --->   "%ret_V_75 = add i17 %sext_ln859_145, i17 %sext_ln859_144"   --->   Operation 10512 'add' 'ret_V_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10513 [1/1] (0.00ns)   --->   "%p_Result_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_75, i32 16"   --->   Operation 10513 'bitselect' 'p_Result_375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10514 [1/1] (0.85ns)   --->   "%sum_V_109 = add i16 %tp_V_221, i16 %tp_V_218"   --->   Operation 10514 'add' 'sum_V_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10515 [1/1] (0.00ns)   --->   "%p_Result_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_109, i32 15"   --->   Operation 10515 'bitselect' 'p_Result_376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10516 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%xor_ln941_220 = xor i1 %p_Result_375, i1 1"   --->   Operation 10516 'xor' 'xor_ln941_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10517 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%overflow_146 = and i1 %p_Result_376, i1 %xor_ln941_220"   --->   Operation 10517 'and' 'overflow_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10518 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%xor_ln348_72 = xor i1 %p_Result_375, i1 %p_Result_376"   --->   Operation 10518 'xor' 'xor_ln348_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10519 [1/1] (0.00ns) (grouped into LUT with out node sum_V_110)   --->   "%select_ln392_220 = select i1 %overflow_146, i16 32767, i16 32768"   --->   Operation 10519 'select' 'select_ln392_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10520 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_110 = select i1 %xor_ln348_72, i16 %select_ln392_220, i16 %sum_V_109"   --->   Operation 10520 'select' 'sum_V_110' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10521 [1/1] (0.00ns)   --->   "%sext_ln859_146 = sext i16 %sum_V_110"   --->   Operation 10521 'sext' 'sext_ln859_146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10522 [1/1] (0.00ns)   --->   "%sext_ln859_147 = sext i16 %tp_V_224"   --->   Operation 10522 'sext' 'sext_ln859_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10523 [1/1] (0.85ns)   --->   "%ret_V_76 = add i17 %sext_ln859_147, i17 %sext_ln859_146"   --->   Operation 10523 'add' 'ret_V_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10524 [1/1] (0.00ns)   --->   "%p_Result_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_76, i32 16"   --->   Operation 10524 'bitselect' 'p_Result_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10525 [1/1] (0.85ns)   --->   "%sum_V_111 = add i16 %tp_V_224, i16 %sum_V_110"   --->   Operation 10525 'add' 'sum_V_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10526 [1/1] (0.00ns)   --->   "%p_Result_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_111, i32 15"   --->   Operation 10526 'bitselect' 'p_Result_381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10527 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%xor_ln941_223 = xor i1 %p_Result_380, i1 1"   --->   Operation 10527 'xor' 'xor_ln941_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10528 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%overflow_148 = and i1 %p_Result_381, i1 %xor_ln941_223"   --->   Operation 10528 'and' 'overflow_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10529 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%xor_ln348_73 = xor i1 %p_Result_380, i1 %p_Result_381"   --->   Operation 10529 'xor' 'xor_ln348_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10530 [1/1] (0.00ns) (grouped into LUT with out node sum_V_112)   --->   "%select_ln392_223 = select i1 %overflow_148, i16 32767, i16 32768"   --->   Operation 10530 'select' 'select_ln392_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10531 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_112 = select i1 %xor_ln348_73, i16 %select_ln392_223, i16 %sum_V_111"   --->   Operation 10531 'select' 'sum_V_112' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10532 [1/1] (0.00ns)   --->   "%sext_ln859_148 = sext i16 %sum_V_112"   --->   Operation 10532 'sext' 'sext_ln859_148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10533 [1/1] (0.00ns)   --->   "%sext_ln859_149 = sext i16 %tp_V_227"   --->   Operation 10533 'sext' 'sext_ln859_149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10534 [1/1] (0.85ns)   --->   "%ret_V_77 = add i17 %sext_ln859_149, i17 %sext_ln859_148"   --->   Operation 10534 'add' 'ret_V_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10535 [1/1] (0.00ns)   --->   "%p_Result_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_77, i32 16"   --->   Operation 10535 'bitselect' 'p_Result_385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10536 [1/1] (0.85ns)   --->   "%sum_V_113 = add i16 %tp_V_227, i16 %sum_V_112"   --->   Operation 10536 'add' 'sum_V_113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10537 [1/1] (0.00ns)   --->   "%p_Result_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_113, i32 15"   --->   Operation 10537 'bitselect' 'p_Result_386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10538 [1/1] (0.00ns)   --->   "%sext_ln859_152 = sext i16 %tp_V_230"   --->   Operation 10538 'sext' 'sext_ln859_152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10539 [1/1] (0.00ns)   --->   "%sext_ln859_153 = sext i16 %tp_V_233"   --->   Operation 10539 'sext' 'sext_ln859_153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10540 [1/1] (0.85ns)   --->   "%ret_V_79 = add i17 %sext_ln859_153, i17 %sext_ln859_152"   --->   Operation 10540 'add' 'ret_V_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10541 [1/1] (0.00ns)   --->   "%p_Result_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_79, i32 16"   --->   Operation 10541 'bitselect' 'p_Result_395' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10542 [1/1] (0.85ns)   --->   "%sum_V_115 = add i16 %tp_V_233, i16 %tp_V_230"   --->   Operation 10542 'add' 'sum_V_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10543 [1/1] (0.00ns)   --->   "%p_Result_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_115, i32 15"   --->   Operation 10543 'bitselect' 'p_Result_396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10544 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%xor_ln941_232 = xor i1 %p_Result_395, i1 1"   --->   Operation 10544 'xor' 'xor_ln941_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10545 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%overflow_154 = and i1 %p_Result_396, i1 %xor_ln941_232"   --->   Operation 10545 'and' 'overflow_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10546 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%xor_ln348_76 = xor i1 %p_Result_395, i1 %p_Result_396"   --->   Operation 10546 'xor' 'xor_ln348_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10547 [1/1] (0.00ns) (grouped into LUT with out node sum_V_116)   --->   "%select_ln392_232 = select i1 %overflow_154, i16 32767, i16 32768"   --->   Operation 10547 'select' 'select_ln392_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10548 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_116 = select i1 %xor_ln348_76, i16 %select_ln392_232, i16 %sum_V_115"   --->   Operation 10548 'select' 'sum_V_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10549 [1/1] (0.00ns)   --->   "%sext_ln859_154 = sext i16 %sum_V_116"   --->   Operation 10549 'sext' 'sext_ln859_154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10550 [1/1] (0.00ns)   --->   "%sext_ln859_155 = sext i16 %tp_V_236"   --->   Operation 10550 'sext' 'sext_ln859_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10551 [1/1] (0.85ns)   --->   "%ret_V_80 = add i17 %sext_ln859_155, i17 %sext_ln859_154"   --->   Operation 10551 'add' 'ret_V_80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10552 [1/1] (0.00ns)   --->   "%p_Result_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_80, i32 16"   --->   Operation 10552 'bitselect' 'p_Result_400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10553 [1/1] (0.85ns)   --->   "%sum_V_117 = add i16 %tp_V_236, i16 %sum_V_116"   --->   Operation 10553 'add' 'sum_V_117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10554 [1/1] (0.00ns)   --->   "%p_Result_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_117, i32 15"   --->   Operation 10554 'bitselect' 'p_Result_401' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10555 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%xor_ln941_235 = xor i1 %p_Result_400, i1 1"   --->   Operation 10555 'xor' 'xor_ln941_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10556 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%overflow_156 = and i1 %p_Result_401, i1 %xor_ln941_235"   --->   Operation 10556 'and' 'overflow_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10557 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%xor_ln348_77 = xor i1 %p_Result_400, i1 %p_Result_401"   --->   Operation 10557 'xor' 'xor_ln348_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10558 [1/1] (0.00ns) (grouped into LUT with out node sum_V_118)   --->   "%select_ln392_235 = select i1 %overflow_156, i16 32767, i16 32768"   --->   Operation 10558 'select' 'select_ln392_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10559 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_118 = select i1 %xor_ln348_77, i16 %select_ln392_235, i16 %sum_V_117"   --->   Operation 10559 'select' 'sum_V_118' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10560 [1/1] (0.00ns)   --->   "%sext_ln859_156 = sext i16 %sum_V_118"   --->   Operation 10560 'sext' 'sext_ln859_156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10561 [1/1] (0.00ns)   --->   "%sext_ln859_157 = sext i16 %tp_V_239"   --->   Operation 10561 'sext' 'sext_ln859_157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10562 [1/1] (0.85ns)   --->   "%ret_V_81 = add i17 %sext_ln859_157, i17 %sext_ln859_156"   --->   Operation 10562 'add' 'ret_V_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10563 [1/1] (0.00ns)   --->   "%p_Result_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_81, i32 16"   --->   Operation 10563 'bitselect' 'p_Result_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10564 [1/1] (0.85ns)   --->   "%sum_V_119 = add i16 %tp_V_239, i16 %sum_V_118"   --->   Operation 10564 'add' 'sum_V_119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10565 [1/1] (0.00ns)   --->   "%p_Result_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_119, i32 15"   --->   Operation 10565 'bitselect' 'p_Result_406' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10566 [1/1] (0.00ns)   --->   "%sext_ln859_160 = sext i16 %tp_V_242"   --->   Operation 10566 'sext' 'sext_ln859_160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10567 [1/1] (0.00ns)   --->   "%sext_ln859_161 = sext i16 %tp_V_245"   --->   Operation 10567 'sext' 'sext_ln859_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10568 [1/1] (0.85ns)   --->   "%ret_V_83 = add i17 %sext_ln859_161, i17 %sext_ln859_160"   --->   Operation 10568 'add' 'ret_V_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10569 [1/1] (0.00ns)   --->   "%p_Result_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_83, i32 16"   --->   Operation 10569 'bitselect' 'p_Result_415' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10570 [1/1] (0.85ns)   --->   "%sum_V_121 = add i16 %tp_V_245, i16 %tp_V_242"   --->   Operation 10570 'add' 'sum_V_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10571 [1/1] (0.00ns)   --->   "%p_Result_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_121, i32 15"   --->   Operation 10571 'bitselect' 'p_Result_416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10572 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%xor_ln941_244 = xor i1 %p_Result_415, i1 1"   --->   Operation 10572 'xor' 'xor_ln941_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10573 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%overflow_162 = and i1 %p_Result_416, i1 %xor_ln941_244"   --->   Operation 10573 'and' 'overflow_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10574 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%xor_ln348_80 = xor i1 %p_Result_415, i1 %p_Result_416"   --->   Operation 10574 'xor' 'xor_ln348_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10575 [1/1] (0.00ns) (grouped into LUT with out node sum_V_122)   --->   "%select_ln392_244 = select i1 %overflow_162, i16 32767, i16 32768"   --->   Operation 10575 'select' 'select_ln392_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10576 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_122 = select i1 %xor_ln348_80, i16 %select_ln392_244, i16 %sum_V_121"   --->   Operation 10576 'select' 'sum_V_122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10577 [1/1] (0.00ns)   --->   "%sext_ln859_162 = sext i16 %sum_V_122"   --->   Operation 10577 'sext' 'sext_ln859_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10578 [1/1] (0.00ns)   --->   "%sext_ln859_163 = sext i16 %tp_V_248"   --->   Operation 10578 'sext' 'sext_ln859_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10579 [1/1] (0.85ns)   --->   "%ret_V_84 = add i17 %sext_ln859_163, i17 %sext_ln859_162"   --->   Operation 10579 'add' 'ret_V_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10580 [1/1] (0.00ns)   --->   "%p_Result_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_84, i32 16"   --->   Operation 10580 'bitselect' 'p_Result_420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10581 [1/1] (0.85ns)   --->   "%sum_V_123 = add i16 %tp_V_248, i16 %sum_V_122"   --->   Operation 10581 'add' 'sum_V_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10582 [1/1] (0.00ns)   --->   "%p_Result_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_123, i32 15"   --->   Operation 10582 'bitselect' 'p_Result_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10583 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%xor_ln941_247 = xor i1 %p_Result_420, i1 1"   --->   Operation 10583 'xor' 'xor_ln941_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10584 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%overflow_164 = and i1 %p_Result_421, i1 %xor_ln941_247"   --->   Operation 10584 'and' 'overflow_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10585 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%xor_ln348_81 = xor i1 %p_Result_420, i1 %p_Result_421"   --->   Operation 10585 'xor' 'xor_ln348_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10586 [1/1] (0.00ns) (grouped into LUT with out node sum_V_124)   --->   "%select_ln392_247 = select i1 %overflow_164, i16 32767, i16 32768"   --->   Operation 10586 'select' 'select_ln392_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10587 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_124 = select i1 %xor_ln348_81, i16 %select_ln392_247, i16 %sum_V_123"   --->   Operation 10587 'select' 'sum_V_124' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10588 [1/1] (0.00ns)   --->   "%sext_ln859_164 = sext i16 %sum_V_124"   --->   Operation 10588 'sext' 'sext_ln859_164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10589 [1/1] (0.00ns)   --->   "%sext_ln859_165 = sext i16 %tp_V_251"   --->   Operation 10589 'sext' 'sext_ln859_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10590 [1/1] (0.85ns)   --->   "%ret_V_85 = add i17 %sext_ln859_165, i17 %sext_ln859_164"   --->   Operation 10590 'add' 'ret_V_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10591 [1/1] (0.00ns)   --->   "%p_Result_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_85, i32 16"   --->   Operation 10591 'bitselect' 'p_Result_425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10592 [1/1] (0.85ns)   --->   "%sum_V_125 = add i16 %tp_V_251, i16 %sum_V_124"   --->   Operation 10592 'add' 'sum_V_125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10593 [1/1] (0.00ns)   --->   "%p_Result_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_125, i32 15"   --->   Operation 10593 'bitselect' 'p_Result_426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10594 [1/1] (0.00ns)   --->   "%sext_ln859_168 = sext i16 %tp_V_254"   --->   Operation 10594 'sext' 'sext_ln859_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10595 [1/1] (0.00ns)   --->   "%sext_ln859_169 = sext i16 %tp_V_257"   --->   Operation 10595 'sext' 'sext_ln859_169' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10596 [1/1] (0.85ns)   --->   "%ret_V_87 = add i17 %sext_ln859_169, i17 %sext_ln859_168"   --->   Operation 10596 'add' 'ret_V_87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10597 [1/1] (0.00ns)   --->   "%p_Result_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_87, i32 16"   --->   Operation 10597 'bitselect' 'p_Result_435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10598 [1/1] (0.85ns)   --->   "%sum_V_127 = add i16 %tp_V_257, i16 %tp_V_254"   --->   Operation 10598 'add' 'sum_V_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10599 [1/1] (0.00ns)   --->   "%p_Result_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_127, i32 15"   --->   Operation 10599 'bitselect' 'p_Result_436' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10600 [1/1] (0.00ns) (grouped into LUT with out node sum_V_128)   --->   "%xor_ln941_256 = xor i1 %p_Result_435, i1 1"   --->   Operation 10600 'xor' 'xor_ln941_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10601 [1/1] (0.00ns) (grouped into LUT with out node sum_V_128)   --->   "%overflow_170 = and i1 %p_Result_436, i1 %xor_ln941_256"   --->   Operation 10601 'and' 'overflow_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10602 [1/1] (0.00ns) (grouped into LUT with out node sum_V_128)   --->   "%xor_ln348_84 = xor i1 %p_Result_435, i1 %p_Result_436"   --->   Operation 10602 'xor' 'xor_ln348_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10603 [1/1] (0.00ns) (grouped into LUT with out node sum_V_128)   --->   "%select_ln392_256 = select i1 %overflow_170, i16 32767, i16 32768"   --->   Operation 10603 'select' 'select_ln392_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10604 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_128 = select i1 %xor_ln348_84, i16 %select_ln392_256, i16 %sum_V_127"   --->   Operation 10604 'select' 'sum_V_128' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10605 [1/1] (0.00ns)   --->   "%sext_ln859_170 = sext i16 %sum_V_128"   --->   Operation 10605 'sext' 'sext_ln859_170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10606 [1/1] (0.00ns)   --->   "%sext_ln859_171 = sext i16 %tp_V_260"   --->   Operation 10606 'sext' 'sext_ln859_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10607 [1/1] (0.85ns)   --->   "%ret_V_88 = add i17 %sext_ln859_171, i17 %sext_ln859_170"   --->   Operation 10607 'add' 'ret_V_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10608 [1/1] (0.00ns)   --->   "%p_Result_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_88, i32 16"   --->   Operation 10608 'bitselect' 'p_Result_440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10609 [1/1] (0.85ns)   --->   "%sum_V_129 = add i16 %tp_V_260, i16 %sum_V_128"   --->   Operation 10609 'add' 'sum_V_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10610 [1/1] (0.00ns)   --->   "%p_Result_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_129, i32 15"   --->   Operation 10610 'bitselect' 'p_Result_441' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10611 [1/1] (0.00ns) (grouped into LUT with out node sum_V_130)   --->   "%xor_ln941_259 = xor i1 %p_Result_440, i1 1"   --->   Operation 10611 'xor' 'xor_ln941_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10612 [1/1] (0.00ns) (grouped into LUT with out node sum_V_130)   --->   "%overflow_172 = and i1 %p_Result_441, i1 %xor_ln941_259"   --->   Operation 10612 'and' 'overflow_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10613 [1/1] (0.00ns) (grouped into LUT with out node sum_V_130)   --->   "%xor_ln348_85 = xor i1 %p_Result_440, i1 %p_Result_441"   --->   Operation 10613 'xor' 'xor_ln348_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10614 [1/1] (0.00ns) (grouped into LUT with out node sum_V_130)   --->   "%select_ln392_259 = select i1 %overflow_172, i16 32767, i16 32768"   --->   Operation 10614 'select' 'select_ln392_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10615 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_130 = select i1 %xor_ln348_85, i16 %select_ln392_259, i16 %sum_V_129"   --->   Operation 10615 'select' 'sum_V_130' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10616 [1/1] (0.00ns)   --->   "%sext_ln859_172 = sext i16 %sum_V_130"   --->   Operation 10616 'sext' 'sext_ln859_172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10617 [1/1] (0.00ns)   --->   "%sext_ln859_173 = sext i16 %tp_V_263"   --->   Operation 10617 'sext' 'sext_ln859_173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10618 [1/1] (0.85ns)   --->   "%ret_V_89 = add i17 %sext_ln859_173, i17 %sext_ln859_172"   --->   Operation 10618 'add' 'ret_V_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10619 [1/1] (0.00ns)   --->   "%p_Result_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_89, i32 16"   --->   Operation 10619 'bitselect' 'p_Result_445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10620 [1/1] (0.85ns)   --->   "%sum_V_131 = add i16 %tp_V_263, i16 %sum_V_130"   --->   Operation 10620 'add' 'sum_V_131' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10621 [1/1] (0.00ns)   --->   "%p_Result_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_131, i32 15"   --->   Operation 10621 'bitselect' 'p_Result_446' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10622 [1/1] (0.00ns)   --->   "%sext_ln859_176 = sext i16 %tp_V_266"   --->   Operation 10622 'sext' 'sext_ln859_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10623 [1/1] (0.00ns)   --->   "%sext_ln859_177 = sext i16 %tp_V_269"   --->   Operation 10623 'sext' 'sext_ln859_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10624 [1/1] (0.85ns)   --->   "%ret_V_91 = add i17 %sext_ln859_177, i17 %sext_ln859_176"   --->   Operation 10624 'add' 'ret_V_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10625 [1/1] (0.00ns)   --->   "%p_Result_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_91, i32 16"   --->   Operation 10625 'bitselect' 'p_Result_455' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10626 [1/1] (0.85ns)   --->   "%sum_V_133 = add i16 %tp_V_269, i16 %tp_V_266"   --->   Operation 10626 'add' 'sum_V_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10627 [1/1] (0.00ns)   --->   "%p_Result_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_133, i32 15"   --->   Operation 10627 'bitselect' 'p_Result_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10628 [1/1] (0.00ns) (grouped into LUT with out node sum_V_134)   --->   "%xor_ln941_268 = xor i1 %p_Result_455, i1 1"   --->   Operation 10628 'xor' 'xor_ln941_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10629 [1/1] (0.00ns) (grouped into LUT with out node sum_V_134)   --->   "%overflow_178 = and i1 %p_Result_456, i1 %xor_ln941_268"   --->   Operation 10629 'and' 'overflow_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10630 [1/1] (0.00ns) (grouped into LUT with out node sum_V_134)   --->   "%xor_ln348_88 = xor i1 %p_Result_455, i1 %p_Result_456"   --->   Operation 10630 'xor' 'xor_ln348_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10631 [1/1] (0.00ns) (grouped into LUT with out node sum_V_134)   --->   "%select_ln392_268 = select i1 %overflow_178, i16 32767, i16 32768"   --->   Operation 10631 'select' 'select_ln392_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10632 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_134 = select i1 %xor_ln348_88, i16 %select_ln392_268, i16 %sum_V_133"   --->   Operation 10632 'select' 'sum_V_134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10633 [1/1] (0.00ns)   --->   "%sext_ln859_178 = sext i16 %sum_V_134"   --->   Operation 10633 'sext' 'sext_ln859_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10634 [1/1] (0.00ns)   --->   "%sext_ln859_179 = sext i16 %tp_V_272"   --->   Operation 10634 'sext' 'sext_ln859_179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10635 [1/1] (0.85ns)   --->   "%ret_V_92 = add i17 %sext_ln859_179, i17 %sext_ln859_178"   --->   Operation 10635 'add' 'ret_V_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10636 [1/1] (0.00ns)   --->   "%p_Result_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_92, i32 16"   --->   Operation 10636 'bitselect' 'p_Result_460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10637 [1/1] (0.85ns)   --->   "%sum_V_135 = add i16 %tp_V_272, i16 %sum_V_134"   --->   Operation 10637 'add' 'sum_V_135' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10638 [1/1] (0.00ns)   --->   "%p_Result_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_135, i32 15"   --->   Operation 10638 'bitselect' 'p_Result_461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10639 [1/1] (0.00ns) (grouped into LUT with out node sum_V_136)   --->   "%xor_ln941_271 = xor i1 %p_Result_460, i1 1"   --->   Operation 10639 'xor' 'xor_ln941_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10640 [1/1] (0.00ns) (grouped into LUT with out node sum_V_136)   --->   "%overflow_180 = and i1 %p_Result_461, i1 %xor_ln941_271"   --->   Operation 10640 'and' 'overflow_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10641 [1/1] (0.00ns) (grouped into LUT with out node sum_V_136)   --->   "%xor_ln348_89 = xor i1 %p_Result_460, i1 %p_Result_461"   --->   Operation 10641 'xor' 'xor_ln348_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10642 [1/1] (0.00ns) (grouped into LUT with out node sum_V_136)   --->   "%select_ln392_271 = select i1 %overflow_180, i16 32767, i16 32768"   --->   Operation 10642 'select' 'select_ln392_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10643 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_136 = select i1 %xor_ln348_89, i16 %select_ln392_271, i16 %sum_V_135"   --->   Operation 10643 'select' 'sum_V_136' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10644 [1/1] (0.00ns)   --->   "%sext_ln859_180 = sext i16 %sum_V_136"   --->   Operation 10644 'sext' 'sext_ln859_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10645 [1/1] (0.00ns)   --->   "%sext_ln859_181 = sext i16 %tp_V_275"   --->   Operation 10645 'sext' 'sext_ln859_181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10646 [1/1] (0.85ns)   --->   "%ret_V_93 = add i17 %sext_ln859_181, i17 %sext_ln859_180"   --->   Operation 10646 'add' 'ret_V_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10647 [1/1] (0.00ns)   --->   "%p_Result_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_93, i32 16"   --->   Operation 10647 'bitselect' 'p_Result_465' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10648 [1/1] (0.85ns)   --->   "%sum_V_137 = add i16 %tp_V_275, i16 %sum_V_136"   --->   Operation 10648 'add' 'sum_V_137' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10649 [1/1] (0.00ns)   --->   "%p_Result_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_137, i32 15"   --->   Operation 10649 'bitselect' 'p_Result_466' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10650 [1/1] (0.00ns)   --->   "%sext_ln859_184 = sext i16 %tp_V_278"   --->   Operation 10650 'sext' 'sext_ln859_184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10651 [1/1] (0.00ns)   --->   "%sext_ln859_185 = sext i16 %tp_V_281"   --->   Operation 10651 'sext' 'sext_ln859_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10652 [1/1] (0.85ns)   --->   "%ret_V_95 = add i17 %sext_ln859_185, i17 %sext_ln859_184"   --->   Operation 10652 'add' 'ret_V_95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10653 [1/1] (0.00ns)   --->   "%p_Result_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_95, i32 16"   --->   Operation 10653 'bitselect' 'p_Result_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10654 [1/1] (0.85ns)   --->   "%sum_V_139 = add i16 %tp_V_281, i16 %tp_V_278"   --->   Operation 10654 'add' 'sum_V_139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10655 [1/1] (0.00ns)   --->   "%p_Result_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_139, i32 15"   --->   Operation 10655 'bitselect' 'p_Result_476' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10656 [1/1] (0.00ns) (grouped into LUT with out node sum_V_140)   --->   "%xor_ln941_280 = xor i1 %p_Result_475, i1 1"   --->   Operation 10656 'xor' 'xor_ln941_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10657 [1/1] (0.00ns) (grouped into LUT with out node sum_V_140)   --->   "%overflow_186 = and i1 %p_Result_476, i1 %xor_ln941_280"   --->   Operation 10657 'and' 'overflow_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10658 [1/1] (0.00ns) (grouped into LUT with out node sum_V_140)   --->   "%xor_ln348_92 = xor i1 %p_Result_475, i1 %p_Result_476"   --->   Operation 10658 'xor' 'xor_ln348_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10659 [1/1] (0.00ns) (grouped into LUT with out node sum_V_140)   --->   "%select_ln392_280 = select i1 %overflow_186, i16 32767, i16 32768"   --->   Operation 10659 'select' 'select_ln392_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10660 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_140 = select i1 %xor_ln348_92, i16 %select_ln392_280, i16 %sum_V_139"   --->   Operation 10660 'select' 'sum_V_140' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10661 [1/1] (0.00ns)   --->   "%sext_ln859_186 = sext i16 %sum_V_140"   --->   Operation 10661 'sext' 'sext_ln859_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10662 [1/1] (0.00ns)   --->   "%sext_ln859_187 = sext i16 %tp_V_284"   --->   Operation 10662 'sext' 'sext_ln859_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10663 [1/1] (0.85ns)   --->   "%ret_V_96 = add i17 %sext_ln859_187, i17 %sext_ln859_186"   --->   Operation 10663 'add' 'ret_V_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10664 [1/1] (0.00ns)   --->   "%p_Result_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_96, i32 16"   --->   Operation 10664 'bitselect' 'p_Result_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10665 [1/1] (0.85ns)   --->   "%sum_V_141 = add i16 %tp_V_284, i16 %sum_V_140"   --->   Operation 10665 'add' 'sum_V_141' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10666 [1/1] (0.00ns)   --->   "%p_Result_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_141, i32 15"   --->   Operation 10666 'bitselect' 'p_Result_481' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10667 [1/1] (0.00ns) (grouped into LUT with out node sum_V_142)   --->   "%xor_ln941_283 = xor i1 %p_Result_480, i1 1"   --->   Operation 10667 'xor' 'xor_ln941_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10668 [1/1] (0.00ns) (grouped into LUT with out node sum_V_142)   --->   "%overflow_188 = and i1 %p_Result_481, i1 %xor_ln941_283"   --->   Operation 10668 'and' 'overflow_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10669 [1/1] (0.00ns) (grouped into LUT with out node sum_V_142)   --->   "%xor_ln348_93 = xor i1 %p_Result_480, i1 %p_Result_481"   --->   Operation 10669 'xor' 'xor_ln348_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10670 [1/1] (0.00ns) (grouped into LUT with out node sum_V_142)   --->   "%select_ln392_283 = select i1 %overflow_188, i16 32767, i16 32768"   --->   Operation 10670 'select' 'select_ln392_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10671 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_142 = select i1 %xor_ln348_93, i16 %select_ln392_283, i16 %sum_V_141"   --->   Operation 10671 'select' 'sum_V_142' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10672 [1/1] (0.00ns)   --->   "%sext_ln859_188 = sext i16 %sum_V_142"   --->   Operation 10672 'sext' 'sext_ln859_188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10673 [1/1] (0.00ns)   --->   "%sext_ln859_189 = sext i16 %tp_V_287"   --->   Operation 10673 'sext' 'sext_ln859_189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10674 [1/1] (0.85ns)   --->   "%ret_V_97 = add i17 %sext_ln859_189, i17 %sext_ln859_188"   --->   Operation 10674 'add' 'ret_V_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10675 [1/1] (0.00ns)   --->   "%p_Result_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_97, i32 16"   --->   Operation 10675 'bitselect' 'p_Result_485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10676 [1/1] (0.85ns)   --->   "%sum_V_143 = add i16 %tp_V_287, i16 %sum_V_142"   --->   Operation 10676 'add' 'sum_V_143' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10677 [1/1] (0.00ns)   --->   "%p_Result_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_143, i32 15"   --->   Operation 10677 'bitselect' 'p_Result_486' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10678 [1/1] (0.00ns)   --->   "%sext_ln859_192 = sext i16 %tp_V_290"   --->   Operation 10678 'sext' 'sext_ln859_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10679 [1/1] (0.00ns)   --->   "%sext_ln859_193 = sext i16 %tp_V_293"   --->   Operation 10679 'sext' 'sext_ln859_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10680 [1/1] (0.85ns)   --->   "%ret_V_99 = add i17 %sext_ln859_193, i17 %sext_ln859_192"   --->   Operation 10680 'add' 'ret_V_99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10681 [1/1] (0.00ns)   --->   "%p_Result_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_99, i32 16"   --->   Operation 10681 'bitselect' 'p_Result_495' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10682 [1/1] (0.85ns)   --->   "%sum_V_145 = add i16 %tp_V_293, i16 %tp_V_290"   --->   Operation 10682 'add' 'sum_V_145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10683 [1/1] (0.00ns)   --->   "%p_Result_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_145, i32 15"   --->   Operation 10683 'bitselect' 'p_Result_496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10684 [1/1] (0.00ns) (grouped into LUT with out node sum_V_146)   --->   "%xor_ln941_292 = xor i1 %p_Result_495, i1 1"   --->   Operation 10684 'xor' 'xor_ln941_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10685 [1/1] (0.00ns) (grouped into LUT with out node sum_V_146)   --->   "%overflow_194 = and i1 %p_Result_496, i1 %xor_ln941_292"   --->   Operation 10685 'and' 'overflow_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10686 [1/1] (0.00ns) (grouped into LUT with out node sum_V_146)   --->   "%xor_ln348_96 = xor i1 %p_Result_495, i1 %p_Result_496"   --->   Operation 10686 'xor' 'xor_ln348_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10687 [1/1] (0.00ns) (grouped into LUT with out node sum_V_146)   --->   "%select_ln392_292 = select i1 %overflow_194, i16 32767, i16 32768"   --->   Operation 10687 'select' 'select_ln392_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10688 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_146 = select i1 %xor_ln348_96, i16 %select_ln392_292, i16 %sum_V_145"   --->   Operation 10688 'select' 'sum_V_146' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10689 [1/1] (0.00ns)   --->   "%sext_ln859_194 = sext i16 %sum_V_146"   --->   Operation 10689 'sext' 'sext_ln859_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10690 [1/1] (0.00ns)   --->   "%sext_ln859_195 = sext i16 %tp_V_296"   --->   Operation 10690 'sext' 'sext_ln859_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10691 [1/1] (0.85ns)   --->   "%ret_V_100 = add i17 %sext_ln859_195, i17 %sext_ln859_194"   --->   Operation 10691 'add' 'ret_V_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10692 [1/1] (0.00ns)   --->   "%p_Result_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_100, i32 16"   --->   Operation 10692 'bitselect' 'p_Result_500' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10693 [1/1] (0.85ns)   --->   "%sum_V_147 = add i16 %tp_V_296, i16 %sum_V_146"   --->   Operation 10693 'add' 'sum_V_147' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10694 [1/1] (0.00ns)   --->   "%p_Result_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_147, i32 15"   --->   Operation 10694 'bitselect' 'p_Result_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10695 [1/1] (0.00ns) (grouped into LUT with out node sum_V_148)   --->   "%xor_ln941_295 = xor i1 %p_Result_500, i1 1"   --->   Operation 10695 'xor' 'xor_ln941_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10696 [1/1] (0.00ns) (grouped into LUT with out node sum_V_148)   --->   "%overflow_196 = and i1 %p_Result_501, i1 %xor_ln941_295"   --->   Operation 10696 'and' 'overflow_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10697 [1/1] (0.00ns) (grouped into LUT with out node sum_V_148)   --->   "%xor_ln348_97 = xor i1 %p_Result_500, i1 %p_Result_501"   --->   Operation 10697 'xor' 'xor_ln348_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10698 [1/1] (0.00ns) (grouped into LUT with out node sum_V_148)   --->   "%select_ln392_295 = select i1 %overflow_196, i16 32767, i16 32768"   --->   Operation 10698 'select' 'select_ln392_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10699 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_148 = select i1 %xor_ln348_97, i16 %select_ln392_295, i16 %sum_V_147"   --->   Operation 10699 'select' 'sum_V_148' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10700 [1/1] (0.00ns)   --->   "%sext_ln859_196 = sext i16 %sum_V_148"   --->   Operation 10700 'sext' 'sext_ln859_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10701 [1/1] (0.00ns)   --->   "%sext_ln859_197 = sext i16 %tp_V_299"   --->   Operation 10701 'sext' 'sext_ln859_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10702 [1/1] (0.85ns)   --->   "%ret_V_101 = add i17 %sext_ln859_197, i17 %sext_ln859_196"   --->   Operation 10702 'add' 'ret_V_101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10703 [1/1] (0.00ns)   --->   "%p_Result_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_101, i32 16"   --->   Operation 10703 'bitselect' 'p_Result_505' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10704 [1/1] (0.85ns)   --->   "%sum_V_149 = add i16 %tp_V_299, i16 %sum_V_148"   --->   Operation 10704 'add' 'sum_V_149' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10705 [1/1] (0.00ns)   --->   "%p_Result_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_149, i32 15"   --->   Operation 10705 'bitselect' 'p_Result_506' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10706 [1/1] (0.00ns)   --->   "%sext_ln859_200 = sext i16 %tp_V_302"   --->   Operation 10706 'sext' 'sext_ln859_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10707 [1/1] (0.00ns)   --->   "%sext_ln859_201 = sext i16 %tp_V_305"   --->   Operation 10707 'sext' 'sext_ln859_201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10708 [1/1] (0.85ns)   --->   "%ret_V_103 = add i17 %sext_ln859_201, i17 %sext_ln859_200"   --->   Operation 10708 'add' 'ret_V_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10709 [1/1] (0.00ns)   --->   "%p_Result_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_103, i32 16"   --->   Operation 10709 'bitselect' 'p_Result_515' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10710 [1/1] (0.85ns)   --->   "%sum_V_151 = add i16 %tp_V_305, i16 %tp_V_302"   --->   Operation 10710 'add' 'sum_V_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10711 [1/1] (0.00ns)   --->   "%p_Result_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_151, i32 15"   --->   Operation 10711 'bitselect' 'p_Result_516' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10712 [1/1] (0.00ns) (grouped into LUT with out node sum_V_152)   --->   "%xor_ln941_304 = xor i1 %p_Result_515, i1 1"   --->   Operation 10712 'xor' 'xor_ln941_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10713 [1/1] (0.00ns) (grouped into LUT with out node sum_V_152)   --->   "%overflow_202 = and i1 %p_Result_516, i1 %xor_ln941_304"   --->   Operation 10713 'and' 'overflow_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10714 [1/1] (0.00ns) (grouped into LUT with out node sum_V_152)   --->   "%xor_ln348_100 = xor i1 %p_Result_515, i1 %p_Result_516"   --->   Operation 10714 'xor' 'xor_ln348_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10715 [1/1] (0.00ns) (grouped into LUT with out node sum_V_152)   --->   "%select_ln392_304 = select i1 %overflow_202, i16 32767, i16 32768"   --->   Operation 10715 'select' 'select_ln392_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10716 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_152 = select i1 %xor_ln348_100, i16 %select_ln392_304, i16 %sum_V_151"   --->   Operation 10716 'select' 'sum_V_152' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10717 [1/1] (0.00ns)   --->   "%sext_ln859_202 = sext i16 %sum_V_152"   --->   Operation 10717 'sext' 'sext_ln859_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10718 [1/1] (0.00ns)   --->   "%sext_ln859_203 = sext i16 %tp_V_308"   --->   Operation 10718 'sext' 'sext_ln859_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10719 [1/1] (0.85ns)   --->   "%ret_V_104 = add i17 %sext_ln859_203, i17 %sext_ln859_202"   --->   Operation 10719 'add' 'ret_V_104' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10720 [1/1] (0.00ns)   --->   "%p_Result_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_104, i32 16"   --->   Operation 10720 'bitselect' 'p_Result_520' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10721 [1/1] (0.85ns)   --->   "%sum_V_153 = add i16 %tp_V_308, i16 %sum_V_152"   --->   Operation 10721 'add' 'sum_V_153' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10722 [1/1] (0.00ns)   --->   "%p_Result_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_153, i32 15"   --->   Operation 10722 'bitselect' 'p_Result_521' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10723 [1/1] (0.00ns) (grouped into LUT with out node sum_V_154)   --->   "%xor_ln941_307 = xor i1 %p_Result_520, i1 1"   --->   Operation 10723 'xor' 'xor_ln941_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10724 [1/1] (0.00ns) (grouped into LUT with out node sum_V_154)   --->   "%overflow_204 = and i1 %p_Result_521, i1 %xor_ln941_307"   --->   Operation 10724 'and' 'overflow_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10725 [1/1] (0.00ns) (grouped into LUT with out node sum_V_154)   --->   "%xor_ln348_101 = xor i1 %p_Result_520, i1 %p_Result_521"   --->   Operation 10725 'xor' 'xor_ln348_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10726 [1/1] (0.00ns) (grouped into LUT with out node sum_V_154)   --->   "%select_ln392_307 = select i1 %overflow_204, i16 32767, i16 32768"   --->   Operation 10726 'select' 'select_ln392_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10727 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_154 = select i1 %xor_ln348_101, i16 %select_ln392_307, i16 %sum_V_153"   --->   Operation 10727 'select' 'sum_V_154' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10728 [1/1] (0.00ns)   --->   "%sext_ln859_204 = sext i16 %sum_V_154"   --->   Operation 10728 'sext' 'sext_ln859_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10729 [1/1] (0.00ns)   --->   "%sext_ln859_205 = sext i16 %tp_V_311"   --->   Operation 10729 'sext' 'sext_ln859_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10730 [1/1] (0.85ns)   --->   "%ret_V_105 = add i17 %sext_ln859_205, i17 %sext_ln859_204"   --->   Operation 10730 'add' 'ret_V_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10731 [1/1] (0.00ns)   --->   "%p_Result_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_105, i32 16"   --->   Operation 10731 'bitselect' 'p_Result_525' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10732 [1/1] (0.85ns)   --->   "%sum_V_155 = add i16 %tp_V_311, i16 %sum_V_154"   --->   Operation 10732 'add' 'sum_V_155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10733 [1/1] (0.00ns)   --->   "%p_Result_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_155, i32 15"   --->   Operation 10733 'bitselect' 'p_Result_526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10734 [1/1] (0.00ns)   --->   "%sext_ln859_208 = sext i16 %tp_V_314"   --->   Operation 10734 'sext' 'sext_ln859_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10735 [1/1] (0.00ns)   --->   "%sext_ln859_209 = sext i16 %tp_V_317"   --->   Operation 10735 'sext' 'sext_ln859_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10736 [1/1] (0.85ns)   --->   "%ret_V_107 = add i17 %sext_ln859_209, i17 %sext_ln859_208"   --->   Operation 10736 'add' 'ret_V_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10737 [1/1] (0.00ns)   --->   "%p_Result_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_107, i32 16"   --->   Operation 10737 'bitselect' 'p_Result_535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10738 [1/1] (0.85ns)   --->   "%sum_V_157 = add i16 %tp_V_317, i16 %tp_V_314"   --->   Operation 10738 'add' 'sum_V_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10739 [1/1] (0.00ns)   --->   "%p_Result_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_157, i32 15"   --->   Operation 10739 'bitselect' 'p_Result_536' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10740 [1/1] (0.00ns) (grouped into LUT with out node sum_V_158)   --->   "%xor_ln941_316 = xor i1 %p_Result_535, i1 1"   --->   Operation 10740 'xor' 'xor_ln941_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10741 [1/1] (0.00ns) (grouped into LUT with out node sum_V_158)   --->   "%overflow_210 = and i1 %p_Result_536, i1 %xor_ln941_316"   --->   Operation 10741 'and' 'overflow_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10742 [1/1] (0.00ns) (grouped into LUT with out node sum_V_158)   --->   "%xor_ln348_104 = xor i1 %p_Result_535, i1 %p_Result_536"   --->   Operation 10742 'xor' 'xor_ln348_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10743 [1/1] (0.00ns) (grouped into LUT with out node sum_V_158)   --->   "%select_ln392_316 = select i1 %overflow_210, i16 32767, i16 32768"   --->   Operation 10743 'select' 'select_ln392_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10744 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_158 = select i1 %xor_ln348_104, i16 %select_ln392_316, i16 %sum_V_157"   --->   Operation 10744 'select' 'sum_V_158' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10745 [1/1] (0.00ns)   --->   "%sext_ln859_210 = sext i16 %sum_V_158"   --->   Operation 10745 'sext' 'sext_ln859_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10746 [1/1] (0.00ns)   --->   "%sext_ln859_211 = sext i16 %tp_V_320"   --->   Operation 10746 'sext' 'sext_ln859_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10747 [1/1] (0.85ns)   --->   "%ret_V_108 = add i17 %sext_ln859_211, i17 %sext_ln859_210"   --->   Operation 10747 'add' 'ret_V_108' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10748 [1/1] (0.00ns)   --->   "%p_Result_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_108, i32 16"   --->   Operation 10748 'bitselect' 'p_Result_540' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10749 [1/1] (0.85ns)   --->   "%sum_V_159 = add i16 %tp_V_320, i16 %sum_V_158"   --->   Operation 10749 'add' 'sum_V_159' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10750 [1/1] (0.00ns)   --->   "%p_Result_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_159, i32 15"   --->   Operation 10750 'bitselect' 'p_Result_541' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10751 [1/1] (0.00ns) (grouped into LUT with out node sum_V_160)   --->   "%xor_ln941_319 = xor i1 %p_Result_540, i1 1"   --->   Operation 10751 'xor' 'xor_ln941_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10752 [1/1] (0.00ns) (grouped into LUT with out node sum_V_160)   --->   "%overflow_212 = and i1 %p_Result_541, i1 %xor_ln941_319"   --->   Operation 10752 'and' 'overflow_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10753 [1/1] (0.00ns) (grouped into LUT with out node sum_V_160)   --->   "%xor_ln348_105 = xor i1 %p_Result_540, i1 %p_Result_541"   --->   Operation 10753 'xor' 'xor_ln348_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10754 [1/1] (0.00ns) (grouped into LUT with out node sum_V_160)   --->   "%select_ln392_319 = select i1 %overflow_212, i16 32767, i16 32768"   --->   Operation 10754 'select' 'select_ln392_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10755 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_160 = select i1 %xor_ln348_105, i16 %select_ln392_319, i16 %sum_V_159"   --->   Operation 10755 'select' 'sum_V_160' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10756 [1/1] (0.00ns)   --->   "%sext_ln859_212 = sext i16 %sum_V_160"   --->   Operation 10756 'sext' 'sext_ln859_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10757 [1/1] (0.00ns)   --->   "%sext_ln859_213 = sext i16 %tp_V_323"   --->   Operation 10757 'sext' 'sext_ln859_213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10758 [1/1] (0.85ns)   --->   "%ret_V_109 = add i17 %sext_ln859_213, i17 %sext_ln859_212"   --->   Operation 10758 'add' 'ret_V_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10759 [1/1] (0.00ns)   --->   "%p_Result_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_109, i32 16"   --->   Operation 10759 'bitselect' 'p_Result_545' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10760 [1/1] (0.85ns)   --->   "%sum_V_161 = add i16 %tp_V_323, i16 %sum_V_160"   --->   Operation 10760 'add' 'sum_V_161' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10761 [1/1] (0.00ns)   --->   "%p_Result_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_161, i32 15"   --->   Operation 10761 'bitselect' 'p_Result_546' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10762 [1/1] (0.00ns)   --->   "%sext_ln859_216 = sext i16 %tp_V_326"   --->   Operation 10762 'sext' 'sext_ln859_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10763 [1/1] (0.00ns)   --->   "%sext_ln859_217 = sext i16 %tp_V_329"   --->   Operation 10763 'sext' 'sext_ln859_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10764 [1/1] (0.85ns)   --->   "%ret_V_111 = add i17 %sext_ln859_217, i17 %sext_ln859_216"   --->   Operation 10764 'add' 'ret_V_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10765 [1/1] (0.00ns)   --->   "%p_Result_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_111, i32 16"   --->   Operation 10765 'bitselect' 'p_Result_555' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10766 [1/1] (0.85ns)   --->   "%sum_V_163 = add i16 %tp_V_329, i16 %tp_V_326"   --->   Operation 10766 'add' 'sum_V_163' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10767 [1/1] (0.00ns)   --->   "%p_Result_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_163, i32 15"   --->   Operation 10767 'bitselect' 'p_Result_556' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10768 [1/1] (0.00ns) (grouped into LUT with out node sum_V_164)   --->   "%xor_ln941_328 = xor i1 %p_Result_555, i1 1"   --->   Operation 10768 'xor' 'xor_ln941_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10769 [1/1] (0.00ns) (grouped into LUT with out node sum_V_164)   --->   "%overflow_218 = and i1 %p_Result_556, i1 %xor_ln941_328"   --->   Operation 10769 'and' 'overflow_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10770 [1/1] (0.00ns) (grouped into LUT with out node sum_V_164)   --->   "%xor_ln348_108 = xor i1 %p_Result_555, i1 %p_Result_556"   --->   Operation 10770 'xor' 'xor_ln348_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10771 [1/1] (0.00ns) (grouped into LUT with out node sum_V_164)   --->   "%select_ln392_328 = select i1 %overflow_218, i16 32767, i16 32768"   --->   Operation 10771 'select' 'select_ln392_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10772 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_164 = select i1 %xor_ln348_108, i16 %select_ln392_328, i16 %sum_V_163"   --->   Operation 10772 'select' 'sum_V_164' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10773 [1/1] (0.00ns)   --->   "%sext_ln859_218 = sext i16 %sum_V_164"   --->   Operation 10773 'sext' 'sext_ln859_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10774 [1/1] (0.00ns)   --->   "%sext_ln859_219 = sext i16 %tp_V_332"   --->   Operation 10774 'sext' 'sext_ln859_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10775 [1/1] (0.85ns)   --->   "%ret_V_112 = add i17 %sext_ln859_219, i17 %sext_ln859_218"   --->   Operation 10775 'add' 'ret_V_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10776 [1/1] (0.00ns)   --->   "%p_Result_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_112, i32 16"   --->   Operation 10776 'bitselect' 'p_Result_560' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10777 [1/1] (0.85ns)   --->   "%sum_V_165 = add i16 %tp_V_332, i16 %sum_V_164"   --->   Operation 10777 'add' 'sum_V_165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10778 [1/1] (0.00ns)   --->   "%p_Result_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_165, i32 15"   --->   Operation 10778 'bitselect' 'p_Result_561' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10779 [1/1] (0.00ns) (grouped into LUT with out node sum_V_166)   --->   "%xor_ln941_331 = xor i1 %p_Result_560, i1 1"   --->   Operation 10779 'xor' 'xor_ln941_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10780 [1/1] (0.00ns) (grouped into LUT with out node sum_V_166)   --->   "%overflow_220 = and i1 %p_Result_561, i1 %xor_ln941_331"   --->   Operation 10780 'and' 'overflow_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10781 [1/1] (0.00ns) (grouped into LUT with out node sum_V_166)   --->   "%xor_ln348_109 = xor i1 %p_Result_560, i1 %p_Result_561"   --->   Operation 10781 'xor' 'xor_ln348_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10782 [1/1] (0.00ns) (grouped into LUT with out node sum_V_166)   --->   "%select_ln392_331 = select i1 %overflow_220, i16 32767, i16 32768"   --->   Operation 10782 'select' 'select_ln392_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10783 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_166 = select i1 %xor_ln348_109, i16 %select_ln392_331, i16 %sum_V_165"   --->   Operation 10783 'select' 'sum_V_166' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10784 [1/1] (0.00ns)   --->   "%sext_ln859_220 = sext i16 %sum_V_166"   --->   Operation 10784 'sext' 'sext_ln859_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10785 [1/1] (0.00ns)   --->   "%sext_ln859_221 = sext i16 %tp_V_335"   --->   Operation 10785 'sext' 'sext_ln859_221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10786 [1/1] (0.85ns)   --->   "%ret_V_113 = add i17 %sext_ln859_221, i17 %sext_ln859_220"   --->   Operation 10786 'add' 'ret_V_113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10787 [1/1] (0.00ns)   --->   "%p_Result_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_113, i32 16"   --->   Operation 10787 'bitselect' 'p_Result_565' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10788 [1/1] (0.85ns)   --->   "%sum_V_167 = add i16 %tp_V_335, i16 %sum_V_166"   --->   Operation 10788 'add' 'sum_V_167' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10789 [1/1] (0.00ns)   --->   "%p_Result_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_167, i32 15"   --->   Operation 10789 'bitselect' 'p_Result_566' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10790 [1/1] (0.00ns)   --->   "%sext_ln859_224 = sext i16 %tp_V_338"   --->   Operation 10790 'sext' 'sext_ln859_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10791 [1/1] (0.00ns)   --->   "%sext_ln859_225 = sext i16 %tp_V_341"   --->   Operation 10791 'sext' 'sext_ln859_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10792 [1/1] (0.85ns)   --->   "%ret_V_115 = add i17 %sext_ln859_225, i17 %sext_ln859_224"   --->   Operation 10792 'add' 'ret_V_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10793 [1/1] (0.00ns)   --->   "%p_Result_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_115, i32 16"   --->   Operation 10793 'bitselect' 'p_Result_575' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10794 [1/1] (0.85ns)   --->   "%sum_V_169 = add i16 %tp_V_341, i16 %tp_V_338"   --->   Operation 10794 'add' 'sum_V_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10795 [1/1] (0.00ns)   --->   "%p_Result_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_169, i32 15"   --->   Operation 10795 'bitselect' 'p_Result_576' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10796 [1/1] (0.00ns) (grouped into LUT with out node sum_V_170)   --->   "%xor_ln941_340 = xor i1 %p_Result_575, i1 1"   --->   Operation 10796 'xor' 'xor_ln941_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10797 [1/1] (0.00ns) (grouped into LUT with out node sum_V_170)   --->   "%overflow_226 = and i1 %p_Result_576, i1 %xor_ln941_340"   --->   Operation 10797 'and' 'overflow_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10798 [1/1] (0.00ns) (grouped into LUT with out node sum_V_170)   --->   "%xor_ln348_112 = xor i1 %p_Result_575, i1 %p_Result_576"   --->   Operation 10798 'xor' 'xor_ln348_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10799 [1/1] (0.00ns) (grouped into LUT with out node sum_V_170)   --->   "%select_ln392_340 = select i1 %overflow_226, i16 32767, i16 32768"   --->   Operation 10799 'select' 'select_ln392_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10800 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_170 = select i1 %xor_ln348_112, i16 %select_ln392_340, i16 %sum_V_169"   --->   Operation 10800 'select' 'sum_V_170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10801 [1/1] (0.00ns)   --->   "%sext_ln859_226 = sext i16 %sum_V_170"   --->   Operation 10801 'sext' 'sext_ln859_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10802 [1/1] (0.00ns)   --->   "%sext_ln859_227 = sext i16 %tp_V_344"   --->   Operation 10802 'sext' 'sext_ln859_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10803 [1/1] (0.85ns)   --->   "%ret_V_116 = add i17 %sext_ln859_227, i17 %sext_ln859_226"   --->   Operation 10803 'add' 'ret_V_116' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10804 [1/1] (0.00ns)   --->   "%p_Result_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_116, i32 16"   --->   Operation 10804 'bitselect' 'p_Result_580' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10805 [1/1] (0.85ns)   --->   "%sum_V_171 = add i16 %tp_V_344, i16 %sum_V_170"   --->   Operation 10805 'add' 'sum_V_171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10806 [1/1] (0.00ns)   --->   "%p_Result_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_171, i32 15"   --->   Operation 10806 'bitselect' 'p_Result_581' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10807 [1/1] (0.00ns) (grouped into LUT with out node sum_V_172)   --->   "%xor_ln941_343 = xor i1 %p_Result_580, i1 1"   --->   Operation 10807 'xor' 'xor_ln941_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10808 [1/1] (0.00ns) (grouped into LUT with out node sum_V_172)   --->   "%overflow_228 = and i1 %p_Result_581, i1 %xor_ln941_343"   --->   Operation 10808 'and' 'overflow_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10809 [1/1] (0.00ns) (grouped into LUT with out node sum_V_172)   --->   "%xor_ln348_113 = xor i1 %p_Result_580, i1 %p_Result_581"   --->   Operation 10809 'xor' 'xor_ln348_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10810 [1/1] (0.00ns) (grouped into LUT with out node sum_V_172)   --->   "%select_ln392_343 = select i1 %overflow_228, i16 32767, i16 32768"   --->   Operation 10810 'select' 'select_ln392_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10811 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_172 = select i1 %xor_ln348_113, i16 %select_ln392_343, i16 %sum_V_171"   --->   Operation 10811 'select' 'sum_V_172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10812 [1/1] (0.00ns)   --->   "%sext_ln859_228 = sext i16 %sum_V_172"   --->   Operation 10812 'sext' 'sext_ln859_228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10813 [1/1] (0.00ns)   --->   "%sext_ln859_229 = sext i16 %tp_V_347"   --->   Operation 10813 'sext' 'sext_ln859_229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10814 [1/1] (0.85ns)   --->   "%ret_V_117 = add i17 %sext_ln859_229, i17 %sext_ln859_228"   --->   Operation 10814 'add' 'ret_V_117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10815 [1/1] (0.00ns)   --->   "%p_Result_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_117, i32 16"   --->   Operation 10815 'bitselect' 'p_Result_585' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10816 [1/1] (0.85ns)   --->   "%sum_V_173 = add i16 %tp_V_347, i16 %sum_V_172"   --->   Operation 10816 'add' 'sum_V_173' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10817 [1/1] (0.00ns)   --->   "%p_Result_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_173, i32 15"   --->   Operation 10817 'bitselect' 'p_Result_586' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10818 [1/1] (0.00ns)   --->   "%sext_ln859_232 = sext i16 %tp_V_350"   --->   Operation 10818 'sext' 'sext_ln859_232' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10819 [1/1] (0.00ns)   --->   "%sext_ln859_233 = sext i16 %tp_V_353"   --->   Operation 10819 'sext' 'sext_ln859_233' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10820 [1/1] (0.85ns)   --->   "%ret_V_119 = add i17 %sext_ln859_233, i17 %sext_ln859_232"   --->   Operation 10820 'add' 'ret_V_119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10821 [1/1] (0.00ns)   --->   "%p_Result_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_119, i32 16"   --->   Operation 10821 'bitselect' 'p_Result_595' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10822 [1/1] (0.85ns)   --->   "%sum_V_175 = add i16 %tp_V_353, i16 %tp_V_350"   --->   Operation 10822 'add' 'sum_V_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10823 [1/1] (0.00ns)   --->   "%p_Result_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_175, i32 15"   --->   Operation 10823 'bitselect' 'p_Result_596' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10824 [1/1] (0.00ns) (grouped into LUT with out node sum_V_176)   --->   "%xor_ln941_352 = xor i1 %p_Result_595, i1 1"   --->   Operation 10824 'xor' 'xor_ln941_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10825 [1/1] (0.00ns) (grouped into LUT with out node sum_V_176)   --->   "%overflow_234 = and i1 %p_Result_596, i1 %xor_ln941_352"   --->   Operation 10825 'and' 'overflow_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10826 [1/1] (0.00ns) (grouped into LUT with out node sum_V_176)   --->   "%xor_ln348_116 = xor i1 %p_Result_595, i1 %p_Result_596"   --->   Operation 10826 'xor' 'xor_ln348_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10827 [1/1] (0.00ns) (grouped into LUT with out node sum_V_176)   --->   "%select_ln392_352 = select i1 %overflow_234, i16 32767, i16 32768"   --->   Operation 10827 'select' 'select_ln392_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10828 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_176 = select i1 %xor_ln348_116, i16 %select_ln392_352, i16 %sum_V_175"   --->   Operation 10828 'select' 'sum_V_176' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10829 [1/1] (0.00ns)   --->   "%sext_ln859_234 = sext i16 %sum_V_176"   --->   Operation 10829 'sext' 'sext_ln859_234' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10830 [1/1] (0.00ns)   --->   "%sext_ln859_235 = sext i16 %tp_V_356"   --->   Operation 10830 'sext' 'sext_ln859_235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10831 [1/1] (0.85ns)   --->   "%ret_V_120 = add i17 %sext_ln859_235, i17 %sext_ln859_234"   --->   Operation 10831 'add' 'ret_V_120' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10832 [1/1] (0.00ns)   --->   "%p_Result_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_120, i32 16"   --->   Operation 10832 'bitselect' 'p_Result_600' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10833 [1/1] (0.85ns)   --->   "%sum_V_177 = add i16 %tp_V_356, i16 %sum_V_176"   --->   Operation 10833 'add' 'sum_V_177' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10834 [1/1] (0.00ns)   --->   "%p_Result_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_177, i32 15"   --->   Operation 10834 'bitselect' 'p_Result_601' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10835 [1/1] (0.00ns) (grouped into LUT with out node sum_V_178)   --->   "%xor_ln941_355 = xor i1 %p_Result_600, i1 1"   --->   Operation 10835 'xor' 'xor_ln941_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10836 [1/1] (0.00ns) (grouped into LUT with out node sum_V_178)   --->   "%overflow_236 = and i1 %p_Result_601, i1 %xor_ln941_355"   --->   Operation 10836 'and' 'overflow_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10837 [1/1] (0.00ns) (grouped into LUT with out node sum_V_178)   --->   "%xor_ln348_117 = xor i1 %p_Result_600, i1 %p_Result_601"   --->   Operation 10837 'xor' 'xor_ln348_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10838 [1/1] (0.00ns) (grouped into LUT with out node sum_V_178)   --->   "%select_ln392_355 = select i1 %overflow_236, i16 32767, i16 32768"   --->   Operation 10838 'select' 'select_ln392_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10839 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_178 = select i1 %xor_ln348_117, i16 %select_ln392_355, i16 %sum_V_177"   --->   Operation 10839 'select' 'sum_V_178' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10840 [1/1] (0.00ns)   --->   "%sext_ln859_236 = sext i16 %sum_V_178"   --->   Operation 10840 'sext' 'sext_ln859_236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10841 [1/1] (0.00ns)   --->   "%sext_ln859_237 = sext i16 %tp_V_359"   --->   Operation 10841 'sext' 'sext_ln859_237' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10842 [1/1] (0.85ns)   --->   "%ret_V_121 = add i17 %sext_ln859_237, i17 %sext_ln859_236"   --->   Operation 10842 'add' 'ret_V_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10843 [1/1] (0.00ns)   --->   "%p_Result_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_121, i32 16"   --->   Operation 10843 'bitselect' 'p_Result_605' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10844 [1/1] (0.85ns)   --->   "%sum_V_179 = add i16 %tp_V_359, i16 %sum_V_178"   --->   Operation 10844 'add' 'sum_V_179' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10845 [1/1] (0.00ns)   --->   "%p_Result_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_179, i32 15"   --->   Operation 10845 'bitselect' 'p_Result_606' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10846 [1/1] (0.00ns)   --->   "%sext_ln859_240 = sext i16 %tp_V_362"   --->   Operation 10846 'sext' 'sext_ln859_240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10847 [1/1] (0.00ns)   --->   "%sext_ln859_241 = sext i16 %tp_V_365"   --->   Operation 10847 'sext' 'sext_ln859_241' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10848 [1/1] (0.85ns)   --->   "%ret_V_123 = add i17 %sext_ln859_241, i17 %sext_ln859_240"   --->   Operation 10848 'add' 'ret_V_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10849 [1/1] (0.00ns)   --->   "%p_Result_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_123, i32 16"   --->   Operation 10849 'bitselect' 'p_Result_615' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10850 [1/1] (0.85ns)   --->   "%sum_V_181 = add i16 %tp_V_365, i16 %tp_V_362"   --->   Operation 10850 'add' 'sum_V_181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10851 [1/1] (0.00ns)   --->   "%p_Result_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_181, i32 15"   --->   Operation 10851 'bitselect' 'p_Result_616' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10852 [1/1] (0.00ns) (grouped into LUT with out node sum_V_182)   --->   "%xor_ln941_364 = xor i1 %p_Result_615, i1 1"   --->   Operation 10852 'xor' 'xor_ln941_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10853 [1/1] (0.00ns) (grouped into LUT with out node sum_V_182)   --->   "%overflow_242 = and i1 %p_Result_616, i1 %xor_ln941_364"   --->   Operation 10853 'and' 'overflow_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10854 [1/1] (0.00ns) (grouped into LUT with out node sum_V_182)   --->   "%xor_ln348_120 = xor i1 %p_Result_615, i1 %p_Result_616"   --->   Operation 10854 'xor' 'xor_ln348_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10855 [1/1] (0.00ns) (grouped into LUT with out node sum_V_182)   --->   "%select_ln392_364 = select i1 %overflow_242, i16 32767, i16 32768"   --->   Operation 10855 'select' 'select_ln392_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10856 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_182 = select i1 %xor_ln348_120, i16 %select_ln392_364, i16 %sum_V_181"   --->   Operation 10856 'select' 'sum_V_182' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10857 [1/1] (0.00ns)   --->   "%sext_ln859_242 = sext i16 %sum_V_182"   --->   Operation 10857 'sext' 'sext_ln859_242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10858 [1/1] (0.00ns)   --->   "%sext_ln859_243 = sext i16 %tp_V_368"   --->   Operation 10858 'sext' 'sext_ln859_243' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10859 [1/1] (0.85ns)   --->   "%ret_V_124 = add i17 %sext_ln859_243, i17 %sext_ln859_242"   --->   Operation 10859 'add' 'ret_V_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10860 [1/1] (0.00ns)   --->   "%p_Result_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_124, i32 16"   --->   Operation 10860 'bitselect' 'p_Result_620' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10861 [1/1] (0.85ns)   --->   "%sum_V_183 = add i16 %tp_V_368, i16 %sum_V_182"   --->   Operation 10861 'add' 'sum_V_183' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10862 [1/1] (0.00ns)   --->   "%p_Result_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_183, i32 15"   --->   Operation 10862 'bitselect' 'p_Result_621' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10863 [1/1] (0.00ns) (grouped into LUT with out node sum_V_184)   --->   "%xor_ln941_367 = xor i1 %p_Result_620, i1 1"   --->   Operation 10863 'xor' 'xor_ln941_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10864 [1/1] (0.00ns) (grouped into LUT with out node sum_V_184)   --->   "%overflow_244 = and i1 %p_Result_621, i1 %xor_ln941_367"   --->   Operation 10864 'and' 'overflow_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10865 [1/1] (0.00ns) (grouped into LUT with out node sum_V_184)   --->   "%xor_ln348_121 = xor i1 %p_Result_620, i1 %p_Result_621"   --->   Operation 10865 'xor' 'xor_ln348_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10866 [1/1] (0.00ns) (grouped into LUT with out node sum_V_184)   --->   "%select_ln392_367 = select i1 %overflow_244, i16 32767, i16 32768"   --->   Operation 10866 'select' 'select_ln392_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10867 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_184 = select i1 %xor_ln348_121, i16 %select_ln392_367, i16 %sum_V_183"   --->   Operation 10867 'select' 'sum_V_184' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10868 [1/1] (0.00ns)   --->   "%sext_ln859_244 = sext i16 %sum_V_184"   --->   Operation 10868 'sext' 'sext_ln859_244' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10869 [1/1] (0.00ns)   --->   "%sext_ln859_245 = sext i16 %tp_V_371"   --->   Operation 10869 'sext' 'sext_ln859_245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10870 [1/1] (0.85ns)   --->   "%ret_V_125 = add i17 %sext_ln859_245, i17 %sext_ln859_244"   --->   Operation 10870 'add' 'ret_V_125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10871 [1/1] (0.00ns)   --->   "%p_Result_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_125, i32 16"   --->   Operation 10871 'bitselect' 'p_Result_625' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10872 [1/1] (0.85ns)   --->   "%sum_V_185 = add i16 %tp_V_371, i16 %sum_V_184"   --->   Operation 10872 'add' 'sum_V_185' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10873 [1/1] (0.00ns)   --->   "%p_Result_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_185, i32 15"   --->   Operation 10873 'bitselect' 'p_Result_626' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10874 [1/1] (0.00ns)   --->   "%sext_ln859_248 = sext i16 %tp_V_374"   --->   Operation 10874 'sext' 'sext_ln859_248' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10875 [1/1] (0.00ns)   --->   "%sext_ln859_249 = sext i16 %tp_V_377"   --->   Operation 10875 'sext' 'sext_ln859_249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10876 [1/1] (0.85ns)   --->   "%ret_V_127 = add i17 %sext_ln859_249, i17 %sext_ln859_248"   --->   Operation 10876 'add' 'ret_V_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10877 [1/1] (0.00ns)   --->   "%p_Result_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_127, i32 16"   --->   Operation 10877 'bitselect' 'p_Result_635' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10878 [1/1] (0.85ns)   --->   "%sum_V_187 = add i16 %tp_V_377, i16 %tp_V_374"   --->   Operation 10878 'add' 'sum_V_187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10879 [1/1] (0.00ns)   --->   "%p_Result_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_187, i32 15"   --->   Operation 10879 'bitselect' 'p_Result_636' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10880 [1/1] (0.00ns) (grouped into LUT with out node sum_V_188)   --->   "%xor_ln941_376 = xor i1 %p_Result_635, i1 1"   --->   Operation 10880 'xor' 'xor_ln941_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10881 [1/1] (0.00ns) (grouped into LUT with out node sum_V_188)   --->   "%overflow_250 = and i1 %p_Result_636, i1 %xor_ln941_376"   --->   Operation 10881 'and' 'overflow_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10882 [1/1] (0.00ns) (grouped into LUT with out node sum_V_188)   --->   "%xor_ln348_124 = xor i1 %p_Result_635, i1 %p_Result_636"   --->   Operation 10882 'xor' 'xor_ln348_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10883 [1/1] (0.00ns) (grouped into LUT with out node sum_V_188)   --->   "%select_ln392_376 = select i1 %overflow_250, i16 32767, i16 32768"   --->   Operation 10883 'select' 'select_ln392_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10884 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_188 = select i1 %xor_ln348_124, i16 %select_ln392_376, i16 %sum_V_187"   --->   Operation 10884 'select' 'sum_V_188' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10885 [1/1] (0.00ns)   --->   "%sext_ln859_250 = sext i16 %sum_V_188"   --->   Operation 10885 'sext' 'sext_ln859_250' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10886 [1/1] (0.00ns)   --->   "%sext_ln859_251 = sext i16 %tp_V_380"   --->   Operation 10886 'sext' 'sext_ln859_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10887 [1/1] (0.85ns)   --->   "%ret_V_128 = add i17 %sext_ln859_251, i17 %sext_ln859_250"   --->   Operation 10887 'add' 'ret_V_128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10888 [1/1] (0.00ns)   --->   "%p_Result_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_128, i32 16"   --->   Operation 10888 'bitselect' 'p_Result_640' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10889 [1/1] (0.85ns)   --->   "%sum_V_189 = add i16 %tp_V_380, i16 %sum_V_188"   --->   Operation 10889 'add' 'sum_V_189' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10890 [1/1] (0.00ns)   --->   "%p_Result_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_189, i32 15"   --->   Operation 10890 'bitselect' 'p_Result_641' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10891 [1/1] (0.00ns) (grouped into LUT with out node sum_V_190)   --->   "%xor_ln941_379 = xor i1 %p_Result_640, i1 1"   --->   Operation 10891 'xor' 'xor_ln941_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10892 [1/1] (0.00ns) (grouped into LUT with out node sum_V_190)   --->   "%overflow_252 = and i1 %p_Result_641, i1 %xor_ln941_379"   --->   Operation 10892 'and' 'overflow_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10893 [1/1] (0.00ns) (grouped into LUT with out node sum_V_190)   --->   "%xor_ln348_125 = xor i1 %p_Result_640, i1 %p_Result_641"   --->   Operation 10893 'xor' 'xor_ln348_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10894 [1/1] (0.00ns) (grouped into LUT with out node sum_V_190)   --->   "%select_ln392_379 = select i1 %overflow_252, i16 32767, i16 32768"   --->   Operation 10894 'select' 'select_ln392_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10895 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_190 = select i1 %xor_ln348_125, i16 %select_ln392_379, i16 %sum_V_189"   --->   Operation 10895 'select' 'sum_V_190' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10896 [1/1] (0.00ns)   --->   "%sext_ln859_252 = sext i16 %sum_V_190"   --->   Operation 10896 'sext' 'sext_ln859_252' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10897 [1/1] (0.00ns)   --->   "%sext_ln859_253 = sext i16 %tp_V_383"   --->   Operation 10897 'sext' 'sext_ln859_253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10898 [1/1] (0.85ns)   --->   "%ret_V_129 = add i17 %sext_ln859_253, i17 %sext_ln859_252"   --->   Operation 10898 'add' 'ret_V_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10899 [1/1] (0.00ns)   --->   "%p_Result_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_129, i32 16"   --->   Operation 10899 'bitselect' 'p_Result_645' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10900 [1/1] (0.85ns)   --->   "%sum_V_191 = add i16 %tp_V_383, i16 %sum_V_190"   --->   Operation 10900 'add' 'sum_V_191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10901 [1/1] (0.00ns)   --->   "%p_Result_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_191, i32 15"   --->   Operation 10901 'bitselect' 'p_Result_646' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10902 [1/1] (0.00ns)   --->   "%sext_ln859_256 = sext i16 %tp_V_386"   --->   Operation 10902 'sext' 'sext_ln859_256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10903 [1/1] (0.00ns)   --->   "%sext_ln859_257 = sext i16 %tp_V_389"   --->   Operation 10903 'sext' 'sext_ln859_257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10904 [1/1] (0.85ns)   --->   "%ret_V_131 = add i17 %sext_ln859_257, i17 %sext_ln859_256"   --->   Operation 10904 'add' 'ret_V_131' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10905 [1/1] (0.00ns)   --->   "%p_Result_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_131, i32 16"   --->   Operation 10905 'bitselect' 'p_Result_655' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10906 [1/1] (0.85ns)   --->   "%sum_V_193 = add i16 %tp_V_389, i16 %tp_V_386"   --->   Operation 10906 'add' 'sum_V_193' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10907 [1/1] (0.00ns)   --->   "%p_Result_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_193, i32 15"   --->   Operation 10907 'bitselect' 'p_Result_656' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10908 [1/1] (0.00ns) (grouped into LUT with out node sum_V_194)   --->   "%xor_ln941_388 = xor i1 %p_Result_655, i1 1"   --->   Operation 10908 'xor' 'xor_ln941_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10909 [1/1] (0.00ns) (grouped into LUT with out node sum_V_194)   --->   "%overflow_258 = and i1 %p_Result_656, i1 %xor_ln941_388"   --->   Operation 10909 'and' 'overflow_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10910 [1/1] (0.00ns) (grouped into LUT with out node sum_V_194)   --->   "%xor_ln348_128 = xor i1 %p_Result_655, i1 %p_Result_656"   --->   Operation 10910 'xor' 'xor_ln348_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10911 [1/1] (0.00ns) (grouped into LUT with out node sum_V_194)   --->   "%select_ln392_388 = select i1 %overflow_258, i16 32767, i16 32768"   --->   Operation 10911 'select' 'select_ln392_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10912 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_194 = select i1 %xor_ln348_128, i16 %select_ln392_388, i16 %sum_V_193"   --->   Operation 10912 'select' 'sum_V_194' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10913 [1/1] (0.00ns)   --->   "%sext_ln859_258 = sext i16 %sum_V_194"   --->   Operation 10913 'sext' 'sext_ln859_258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10914 [1/1] (0.00ns)   --->   "%sext_ln859_259 = sext i16 %tp_V_392"   --->   Operation 10914 'sext' 'sext_ln859_259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10915 [1/1] (0.85ns)   --->   "%ret_V_132 = add i17 %sext_ln859_259, i17 %sext_ln859_258"   --->   Operation 10915 'add' 'ret_V_132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10916 [1/1] (0.00ns)   --->   "%p_Result_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_132, i32 16"   --->   Operation 10916 'bitselect' 'p_Result_660' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10917 [1/1] (0.85ns)   --->   "%sum_V_195 = add i16 %tp_V_392, i16 %sum_V_194"   --->   Operation 10917 'add' 'sum_V_195' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10918 [1/1] (0.00ns)   --->   "%p_Result_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_195, i32 15"   --->   Operation 10918 'bitselect' 'p_Result_661' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10919 [1/1] (0.00ns) (grouped into LUT with out node sum_V_196)   --->   "%xor_ln941_391 = xor i1 %p_Result_660, i1 1"   --->   Operation 10919 'xor' 'xor_ln941_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10920 [1/1] (0.00ns) (grouped into LUT with out node sum_V_196)   --->   "%overflow_260 = and i1 %p_Result_661, i1 %xor_ln941_391"   --->   Operation 10920 'and' 'overflow_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10921 [1/1] (0.00ns) (grouped into LUT with out node sum_V_196)   --->   "%xor_ln348_129 = xor i1 %p_Result_660, i1 %p_Result_661"   --->   Operation 10921 'xor' 'xor_ln348_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10922 [1/1] (0.00ns) (grouped into LUT with out node sum_V_196)   --->   "%select_ln392_391 = select i1 %overflow_260, i16 32767, i16 32768"   --->   Operation 10922 'select' 'select_ln392_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10923 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_196 = select i1 %xor_ln348_129, i16 %select_ln392_391, i16 %sum_V_195"   --->   Operation 10923 'select' 'sum_V_196' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10924 [1/1] (0.00ns)   --->   "%sext_ln859_260 = sext i16 %sum_V_196"   --->   Operation 10924 'sext' 'sext_ln859_260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10925 [1/1] (0.00ns)   --->   "%sext_ln859_261 = sext i16 %tp_V_395"   --->   Operation 10925 'sext' 'sext_ln859_261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10926 [1/1] (0.85ns)   --->   "%ret_V_133 = add i17 %sext_ln859_261, i17 %sext_ln859_260"   --->   Operation 10926 'add' 'ret_V_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10927 [1/1] (0.00ns)   --->   "%p_Result_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_133, i32 16"   --->   Operation 10927 'bitselect' 'p_Result_665' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10928 [1/1] (0.85ns)   --->   "%sum_V_197 = add i16 %tp_V_395, i16 %sum_V_196"   --->   Operation 10928 'add' 'sum_V_197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10929 [1/1] (0.00ns)   --->   "%p_Result_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_197, i32 15"   --->   Operation 10929 'bitselect' 'p_Result_666' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10930 [1/1] (0.00ns)   --->   "%sext_ln859_264 = sext i16 %tp_V_398"   --->   Operation 10930 'sext' 'sext_ln859_264' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10931 [1/1] (0.00ns)   --->   "%sext_ln859_265 = sext i16 %tp_V_401"   --->   Operation 10931 'sext' 'sext_ln859_265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10932 [1/1] (0.85ns)   --->   "%ret_V_135 = add i17 %sext_ln859_265, i17 %sext_ln859_264"   --->   Operation 10932 'add' 'ret_V_135' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10933 [1/1] (0.00ns)   --->   "%p_Result_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_135, i32 16"   --->   Operation 10933 'bitselect' 'p_Result_675' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10934 [1/1] (0.85ns)   --->   "%sum_V_199 = add i16 %tp_V_401, i16 %tp_V_398"   --->   Operation 10934 'add' 'sum_V_199' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10935 [1/1] (0.00ns)   --->   "%p_Result_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_199, i32 15"   --->   Operation 10935 'bitselect' 'p_Result_676' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10936 [1/1] (0.00ns) (grouped into LUT with out node sum_V_200)   --->   "%xor_ln941_400 = xor i1 %p_Result_675, i1 1"   --->   Operation 10936 'xor' 'xor_ln941_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10937 [1/1] (0.00ns) (grouped into LUT with out node sum_V_200)   --->   "%overflow_266 = and i1 %p_Result_676, i1 %xor_ln941_400"   --->   Operation 10937 'and' 'overflow_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10938 [1/1] (0.00ns) (grouped into LUT with out node sum_V_200)   --->   "%xor_ln348_132 = xor i1 %p_Result_675, i1 %p_Result_676"   --->   Operation 10938 'xor' 'xor_ln348_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10939 [1/1] (0.00ns) (grouped into LUT with out node sum_V_200)   --->   "%select_ln392_400 = select i1 %overflow_266, i16 32767, i16 32768"   --->   Operation 10939 'select' 'select_ln392_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10940 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_200 = select i1 %xor_ln348_132, i16 %select_ln392_400, i16 %sum_V_199"   --->   Operation 10940 'select' 'sum_V_200' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10941 [1/1] (0.00ns)   --->   "%sext_ln859_266 = sext i16 %sum_V_200"   --->   Operation 10941 'sext' 'sext_ln859_266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10942 [1/1] (0.00ns)   --->   "%sext_ln859_267 = sext i16 %tp_V_404"   --->   Operation 10942 'sext' 'sext_ln859_267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10943 [1/1] (0.85ns)   --->   "%ret_V_136 = add i17 %sext_ln859_267, i17 %sext_ln859_266"   --->   Operation 10943 'add' 'ret_V_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10944 [1/1] (0.00ns)   --->   "%p_Result_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_136, i32 16"   --->   Operation 10944 'bitselect' 'p_Result_680' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10945 [1/1] (0.85ns)   --->   "%sum_V_201 = add i16 %tp_V_404, i16 %sum_V_200"   --->   Operation 10945 'add' 'sum_V_201' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10946 [1/1] (0.00ns)   --->   "%p_Result_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_201, i32 15"   --->   Operation 10946 'bitselect' 'p_Result_681' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10947 [1/1] (0.00ns) (grouped into LUT with out node sum_V_202)   --->   "%xor_ln941_403 = xor i1 %p_Result_680, i1 1"   --->   Operation 10947 'xor' 'xor_ln941_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10948 [1/1] (0.00ns) (grouped into LUT with out node sum_V_202)   --->   "%overflow_268 = and i1 %p_Result_681, i1 %xor_ln941_403"   --->   Operation 10948 'and' 'overflow_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10949 [1/1] (0.00ns) (grouped into LUT with out node sum_V_202)   --->   "%xor_ln348_133 = xor i1 %p_Result_680, i1 %p_Result_681"   --->   Operation 10949 'xor' 'xor_ln348_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10950 [1/1] (0.00ns) (grouped into LUT with out node sum_V_202)   --->   "%select_ln392_403 = select i1 %overflow_268, i16 32767, i16 32768"   --->   Operation 10950 'select' 'select_ln392_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10951 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_202 = select i1 %xor_ln348_133, i16 %select_ln392_403, i16 %sum_V_201"   --->   Operation 10951 'select' 'sum_V_202' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10952 [1/1] (0.00ns)   --->   "%sext_ln859_268 = sext i16 %sum_V_202"   --->   Operation 10952 'sext' 'sext_ln859_268' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10953 [1/1] (0.00ns)   --->   "%sext_ln859_269 = sext i16 %tp_V_407"   --->   Operation 10953 'sext' 'sext_ln859_269' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10954 [1/1] (0.85ns)   --->   "%ret_V_137 = add i17 %sext_ln859_269, i17 %sext_ln859_268"   --->   Operation 10954 'add' 'ret_V_137' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10955 [1/1] (0.00ns)   --->   "%p_Result_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_137, i32 16"   --->   Operation 10955 'bitselect' 'p_Result_685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10956 [1/1] (0.85ns)   --->   "%sum_V_203 = add i16 %tp_V_407, i16 %sum_V_202"   --->   Operation 10956 'add' 'sum_V_203' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10957 [1/1] (0.00ns)   --->   "%p_Result_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_203, i32 15"   --->   Operation 10957 'bitselect' 'p_Result_686' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10958 [1/1] (0.00ns)   --->   "%sext_ln859_272 = sext i16 %tp_V_410"   --->   Operation 10958 'sext' 'sext_ln859_272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10959 [1/1] (0.00ns)   --->   "%sext_ln859_273 = sext i16 %tp_V_413"   --->   Operation 10959 'sext' 'sext_ln859_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10960 [1/1] (0.85ns)   --->   "%ret_V_139 = add i17 %sext_ln859_273, i17 %sext_ln859_272"   --->   Operation 10960 'add' 'ret_V_139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10961 [1/1] (0.00ns)   --->   "%p_Result_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_139, i32 16"   --->   Operation 10961 'bitselect' 'p_Result_695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10962 [1/1] (0.85ns)   --->   "%sum_V_205 = add i16 %tp_V_413, i16 %tp_V_410"   --->   Operation 10962 'add' 'sum_V_205' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10963 [1/1] (0.00ns)   --->   "%p_Result_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_205, i32 15"   --->   Operation 10963 'bitselect' 'p_Result_696' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10964 [1/1] (0.00ns) (grouped into LUT with out node sum_V_206)   --->   "%xor_ln941_412 = xor i1 %p_Result_695, i1 1"   --->   Operation 10964 'xor' 'xor_ln941_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10965 [1/1] (0.00ns) (grouped into LUT with out node sum_V_206)   --->   "%overflow_274 = and i1 %p_Result_696, i1 %xor_ln941_412"   --->   Operation 10965 'and' 'overflow_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10966 [1/1] (0.00ns) (grouped into LUT with out node sum_V_206)   --->   "%xor_ln348_136 = xor i1 %p_Result_695, i1 %p_Result_696"   --->   Operation 10966 'xor' 'xor_ln348_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10967 [1/1] (0.00ns) (grouped into LUT with out node sum_V_206)   --->   "%select_ln392_412 = select i1 %overflow_274, i16 32767, i16 32768"   --->   Operation 10967 'select' 'select_ln392_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10968 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_206 = select i1 %xor_ln348_136, i16 %select_ln392_412, i16 %sum_V_205"   --->   Operation 10968 'select' 'sum_V_206' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10969 [1/1] (0.00ns)   --->   "%sext_ln859_274 = sext i16 %sum_V_206"   --->   Operation 10969 'sext' 'sext_ln859_274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10970 [1/1] (0.00ns)   --->   "%sext_ln859_275 = sext i16 %tp_V_416"   --->   Operation 10970 'sext' 'sext_ln859_275' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10971 [1/1] (0.85ns)   --->   "%ret_V_140 = add i17 %sext_ln859_275, i17 %sext_ln859_274"   --->   Operation 10971 'add' 'ret_V_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10972 [1/1] (0.00ns)   --->   "%p_Result_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_140, i32 16"   --->   Operation 10972 'bitselect' 'p_Result_700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10973 [1/1] (0.85ns)   --->   "%sum_V_207 = add i16 %tp_V_416, i16 %sum_V_206"   --->   Operation 10973 'add' 'sum_V_207' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10974 [1/1] (0.00ns)   --->   "%p_Result_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_207, i32 15"   --->   Operation 10974 'bitselect' 'p_Result_701' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10975 [1/1] (0.00ns) (grouped into LUT with out node sum_V_208)   --->   "%xor_ln941_415 = xor i1 %p_Result_700, i1 1"   --->   Operation 10975 'xor' 'xor_ln941_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10976 [1/1] (0.00ns) (grouped into LUT with out node sum_V_208)   --->   "%overflow_276 = and i1 %p_Result_701, i1 %xor_ln941_415"   --->   Operation 10976 'and' 'overflow_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10977 [1/1] (0.00ns) (grouped into LUT with out node sum_V_208)   --->   "%xor_ln348_137 = xor i1 %p_Result_700, i1 %p_Result_701"   --->   Operation 10977 'xor' 'xor_ln348_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10978 [1/1] (0.00ns) (grouped into LUT with out node sum_V_208)   --->   "%select_ln392_415 = select i1 %overflow_276, i16 32767, i16 32768"   --->   Operation 10978 'select' 'select_ln392_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10979 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_208 = select i1 %xor_ln348_137, i16 %select_ln392_415, i16 %sum_V_207"   --->   Operation 10979 'select' 'sum_V_208' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10980 [1/1] (0.00ns)   --->   "%sext_ln859_276 = sext i16 %sum_V_208"   --->   Operation 10980 'sext' 'sext_ln859_276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10981 [1/1] (0.00ns)   --->   "%sext_ln859_277 = sext i16 %tp_V_419"   --->   Operation 10981 'sext' 'sext_ln859_277' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10982 [1/1] (0.85ns)   --->   "%ret_V_141 = add i17 %sext_ln859_277, i17 %sext_ln859_276"   --->   Operation 10982 'add' 'ret_V_141' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10983 [1/1] (0.00ns)   --->   "%p_Result_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_141, i32 16"   --->   Operation 10983 'bitselect' 'p_Result_705' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10984 [1/1] (0.85ns)   --->   "%sum_V_209 = add i16 %tp_V_419, i16 %sum_V_208"   --->   Operation 10984 'add' 'sum_V_209' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10985 [1/1] (0.00ns)   --->   "%p_Result_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_209, i32 15"   --->   Operation 10985 'bitselect' 'p_Result_706' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10986 [1/1] (0.00ns)   --->   "%sext_ln859_280 = sext i16 %tp_V_422"   --->   Operation 10986 'sext' 'sext_ln859_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10987 [1/1] (0.00ns)   --->   "%sext_ln859_281 = sext i16 %tp_V_425"   --->   Operation 10987 'sext' 'sext_ln859_281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10988 [1/1] (0.85ns)   --->   "%ret_V_143 = add i17 %sext_ln859_281, i17 %sext_ln859_280"   --->   Operation 10988 'add' 'ret_V_143' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10989 [1/1] (0.00ns)   --->   "%p_Result_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_143, i32 16"   --->   Operation 10989 'bitselect' 'p_Result_715' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10990 [1/1] (0.85ns)   --->   "%sum_V_211 = add i16 %tp_V_425, i16 %tp_V_422"   --->   Operation 10990 'add' 'sum_V_211' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10991 [1/1] (0.00ns)   --->   "%p_Result_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_211, i32 15"   --->   Operation 10991 'bitselect' 'p_Result_716' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10992 [1/1] (0.00ns) (grouped into LUT with out node sum_V_212)   --->   "%xor_ln941_424 = xor i1 %p_Result_715, i1 1"   --->   Operation 10992 'xor' 'xor_ln941_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10993 [1/1] (0.00ns) (grouped into LUT with out node sum_V_212)   --->   "%overflow_282 = and i1 %p_Result_716, i1 %xor_ln941_424"   --->   Operation 10993 'and' 'overflow_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10994 [1/1] (0.00ns) (grouped into LUT with out node sum_V_212)   --->   "%xor_ln348_140 = xor i1 %p_Result_715, i1 %p_Result_716"   --->   Operation 10994 'xor' 'xor_ln348_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 10995 [1/1] (0.00ns) (grouped into LUT with out node sum_V_212)   --->   "%select_ln392_424 = select i1 %overflow_282, i16 32767, i16 32768"   --->   Operation 10995 'select' 'select_ln392_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10996 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_212 = select i1 %xor_ln348_140, i16 %select_ln392_424, i16 %sum_V_211"   --->   Operation 10996 'select' 'sum_V_212' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 10997 [1/1] (0.00ns)   --->   "%sext_ln859_282 = sext i16 %sum_V_212"   --->   Operation 10997 'sext' 'sext_ln859_282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10998 [1/1] (0.00ns)   --->   "%sext_ln859_283 = sext i16 %tp_V_428"   --->   Operation 10998 'sext' 'sext_ln859_283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 10999 [1/1] (0.85ns)   --->   "%ret_V_144 = add i17 %sext_ln859_283, i17 %sext_ln859_282"   --->   Operation 10999 'add' 'ret_V_144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11000 [1/1] (0.00ns)   --->   "%p_Result_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_144, i32 16"   --->   Operation 11000 'bitselect' 'p_Result_720' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11001 [1/1] (0.85ns)   --->   "%sum_V_213 = add i16 %tp_V_428, i16 %sum_V_212"   --->   Operation 11001 'add' 'sum_V_213' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11002 [1/1] (0.00ns)   --->   "%p_Result_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_213, i32 15"   --->   Operation 11002 'bitselect' 'p_Result_721' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11003 [1/1] (0.00ns) (grouped into LUT with out node sum_V_214)   --->   "%xor_ln941_427 = xor i1 %p_Result_720, i1 1"   --->   Operation 11003 'xor' 'xor_ln941_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11004 [1/1] (0.00ns) (grouped into LUT with out node sum_V_214)   --->   "%overflow_284 = and i1 %p_Result_721, i1 %xor_ln941_427"   --->   Operation 11004 'and' 'overflow_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11005 [1/1] (0.00ns) (grouped into LUT with out node sum_V_214)   --->   "%xor_ln348_141 = xor i1 %p_Result_720, i1 %p_Result_721"   --->   Operation 11005 'xor' 'xor_ln348_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11006 [1/1] (0.00ns) (grouped into LUT with out node sum_V_214)   --->   "%select_ln392_427 = select i1 %overflow_284, i16 32767, i16 32768"   --->   Operation 11006 'select' 'select_ln392_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11007 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_214 = select i1 %xor_ln348_141, i16 %select_ln392_427, i16 %sum_V_213"   --->   Operation 11007 'select' 'sum_V_214' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11008 [1/1] (0.00ns)   --->   "%sext_ln859_284 = sext i16 %sum_V_214"   --->   Operation 11008 'sext' 'sext_ln859_284' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11009 [1/1] (0.00ns)   --->   "%sext_ln859_285 = sext i16 %tp_V_431"   --->   Operation 11009 'sext' 'sext_ln859_285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11010 [1/1] (0.85ns)   --->   "%ret_V_145 = add i17 %sext_ln859_285, i17 %sext_ln859_284"   --->   Operation 11010 'add' 'ret_V_145' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11011 [1/1] (0.00ns)   --->   "%p_Result_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_145, i32 16"   --->   Operation 11011 'bitselect' 'p_Result_725' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11012 [1/1] (0.85ns)   --->   "%sum_V_215 = add i16 %tp_V_431, i16 %sum_V_214"   --->   Operation 11012 'add' 'sum_V_215' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11013 [1/1] (0.00ns)   --->   "%p_Result_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_215, i32 15"   --->   Operation 11013 'bitselect' 'p_Result_726' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11014 [1/1] (0.00ns)   --->   "%sext_ln859_288 = sext i16 %tp_V_434"   --->   Operation 11014 'sext' 'sext_ln859_288' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11015 [1/1] (0.00ns)   --->   "%sext_ln859_289 = sext i16 %tp_V_437"   --->   Operation 11015 'sext' 'sext_ln859_289' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11016 [1/1] (0.85ns)   --->   "%ret_V_147 = add i17 %sext_ln859_289, i17 %sext_ln859_288"   --->   Operation 11016 'add' 'ret_V_147' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11017 [1/1] (0.00ns)   --->   "%p_Result_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_147, i32 16"   --->   Operation 11017 'bitselect' 'p_Result_735' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11018 [1/1] (0.85ns)   --->   "%sum_V_217 = add i16 %tp_V_437, i16 %tp_V_434"   --->   Operation 11018 'add' 'sum_V_217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11019 [1/1] (0.00ns)   --->   "%p_Result_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_217, i32 15"   --->   Operation 11019 'bitselect' 'p_Result_736' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11020 [1/1] (0.00ns) (grouped into LUT with out node sum_V_218)   --->   "%xor_ln941_436 = xor i1 %p_Result_735, i1 1"   --->   Operation 11020 'xor' 'xor_ln941_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11021 [1/1] (0.00ns) (grouped into LUT with out node sum_V_218)   --->   "%overflow_290 = and i1 %p_Result_736, i1 %xor_ln941_436"   --->   Operation 11021 'and' 'overflow_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11022 [1/1] (0.00ns) (grouped into LUT with out node sum_V_218)   --->   "%xor_ln348_144 = xor i1 %p_Result_735, i1 %p_Result_736"   --->   Operation 11022 'xor' 'xor_ln348_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11023 [1/1] (0.00ns) (grouped into LUT with out node sum_V_218)   --->   "%select_ln392_436 = select i1 %overflow_290, i16 32767, i16 32768"   --->   Operation 11023 'select' 'select_ln392_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11024 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_218 = select i1 %xor_ln348_144, i16 %select_ln392_436, i16 %sum_V_217"   --->   Operation 11024 'select' 'sum_V_218' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11025 [1/1] (0.00ns)   --->   "%sext_ln859_290 = sext i16 %sum_V_218"   --->   Operation 11025 'sext' 'sext_ln859_290' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11026 [1/1] (0.00ns)   --->   "%sext_ln859_291 = sext i16 %tp_V_440"   --->   Operation 11026 'sext' 'sext_ln859_291' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11027 [1/1] (0.85ns)   --->   "%ret_V_148 = add i17 %sext_ln859_291, i17 %sext_ln859_290"   --->   Operation 11027 'add' 'ret_V_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11028 [1/1] (0.00ns)   --->   "%p_Result_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_148, i32 16"   --->   Operation 11028 'bitselect' 'p_Result_740' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11029 [1/1] (0.85ns)   --->   "%sum_V_219 = add i16 %tp_V_440, i16 %sum_V_218"   --->   Operation 11029 'add' 'sum_V_219' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11030 [1/1] (0.00ns)   --->   "%p_Result_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_219, i32 15"   --->   Operation 11030 'bitselect' 'p_Result_741' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11031 [1/1] (0.00ns) (grouped into LUT with out node sum_V_220)   --->   "%xor_ln941_439 = xor i1 %p_Result_740, i1 1"   --->   Operation 11031 'xor' 'xor_ln941_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11032 [1/1] (0.00ns) (grouped into LUT with out node sum_V_220)   --->   "%overflow_292 = and i1 %p_Result_741, i1 %xor_ln941_439"   --->   Operation 11032 'and' 'overflow_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11033 [1/1] (0.00ns) (grouped into LUT with out node sum_V_220)   --->   "%xor_ln348_145 = xor i1 %p_Result_740, i1 %p_Result_741"   --->   Operation 11033 'xor' 'xor_ln348_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11034 [1/1] (0.00ns) (grouped into LUT with out node sum_V_220)   --->   "%select_ln392_439 = select i1 %overflow_292, i16 32767, i16 32768"   --->   Operation 11034 'select' 'select_ln392_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11035 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_220 = select i1 %xor_ln348_145, i16 %select_ln392_439, i16 %sum_V_219"   --->   Operation 11035 'select' 'sum_V_220' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11036 [1/1] (0.00ns)   --->   "%sext_ln859_292 = sext i16 %sum_V_220"   --->   Operation 11036 'sext' 'sext_ln859_292' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11037 [1/1] (0.00ns)   --->   "%sext_ln859_293 = sext i16 %tp_V_443"   --->   Operation 11037 'sext' 'sext_ln859_293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11038 [1/1] (0.85ns)   --->   "%ret_V_149 = add i17 %sext_ln859_293, i17 %sext_ln859_292"   --->   Operation 11038 'add' 'ret_V_149' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11039 [1/1] (0.00ns)   --->   "%p_Result_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_149, i32 16"   --->   Operation 11039 'bitselect' 'p_Result_745' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11040 [1/1] (0.85ns)   --->   "%sum_V_221 = add i16 %tp_V_443, i16 %sum_V_220"   --->   Operation 11040 'add' 'sum_V_221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11041 [1/1] (0.00ns)   --->   "%p_Result_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_221, i32 15"   --->   Operation 11041 'bitselect' 'p_Result_746' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11042 [1/1] (0.00ns)   --->   "%sext_ln859_296 = sext i16 %tp_V_446"   --->   Operation 11042 'sext' 'sext_ln859_296' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11043 [1/1] (0.00ns)   --->   "%sext_ln859_297 = sext i16 %tp_V_449"   --->   Operation 11043 'sext' 'sext_ln859_297' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11044 [1/1] (0.85ns)   --->   "%ret_V_151 = add i17 %sext_ln859_297, i17 %sext_ln859_296"   --->   Operation 11044 'add' 'ret_V_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11045 [1/1] (0.00ns)   --->   "%p_Result_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_151, i32 16"   --->   Operation 11045 'bitselect' 'p_Result_755' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11046 [1/1] (0.85ns)   --->   "%sum_V_223 = add i16 %tp_V_449, i16 %tp_V_446"   --->   Operation 11046 'add' 'sum_V_223' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11047 [1/1] (0.00ns)   --->   "%p_Result_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_223, i32 15"   --->   Operation 11047 'bitselect' 'p_Result_756' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11048 [1/1] (0.00ns) (grouped into LUT with out node sum_V_224)   --->   "%xor_ln941_448 = xor i1 %p_Result_755, i1 1"   --->   Operation 11048 'xor' 'xor_ln941_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11049 [1/1] (0.00ns) (grouped into LUT with out node sum_V_224)   --->   "%overflow_298 = and i1 %p_Result_756, i1 %xor_ln941_448"   --->   Operation 11049 'and' 'overflow_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11050 [1/1] (0.00ns) (grouped into LUT with out node sum_V_224)   --->   "%xor_ln348_148 = xor i1 %p_Result_755, i1 %p_Result_756"   --->   Operation 11050 'xor' 'xor_ln348_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11051 [1/1] (0.00ns) (grouped into LUT with out node sum_V_224)   --->   "%select_ln392_448 = select i1 %overflow_298, i16 32767, i16 32768"   --->   Operation 11051 'select' 'select_ln392_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11052 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_224 = select i1 %xor_ln348_148, i16 %select_ln392_448, i16 %sum_V_223"   --->   Operation 11052 'select' 'sum_V_224' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11053 [1/1] (0.00ns)   --->   "%sext_ln859_298 = sext i16 %sum_V_224"   --->   Operation 11053 'sext' 'sext_ln859_298' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11054 [1/1] (0.00ns)   --->   "%sext_ln859_299 = sext i16 %tp_V_452"   --->   Operation 11054 'sext' 'sext_ln859_299' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11055 [1/1] (0.85ns)   --->   "%ret_V_152 = add i17 %sext_ln859_299, i17 %sext_ln859_298"   --->   Operation 11055 'add' 'ret_V_152' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11056 [1/1] (0.00ns)   --->   "%p_Result_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_152, i32 16"   --->   Operation 11056 'bitselect' 'p_Result_760' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11057 [1/1] (0.85ns)   --->   "%sum_V_225 = add i16 %tp_V_452, i16 %sum_V_224"   --->   Operation 11057 'add' 'sum_V_225' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11058 [1/1] (0.00ns)   --->   "%p_Result_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_225, i32 15"   --->   Operation 11058 'bitselect' 'p_Result_761' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11059 [1/1] (0.00ns) (grouped into LUT with out node sum_V_226)   --->   "%xor_ln941_451 = xor i1 %p_Result_760, i1 1"   --->   Operation 11059 'xor' 'xor_ln941_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11060 [1/1] (0.00ns) (grouped into LUT with out node sum_V_226)   --->   "%overflow_300 = and i1 %p_Result_761, i1 %xor_ln941_451"   --->   Operation 11060 'and' 'overflow_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11061 [1/1] (0.00ns) (grouped into LUT with out node sum_V_226)   --->   "%xor_ln348_149 = xor i1 %p_Result_760, i1 %p_Result_761"   --->   Operation 11061 'xor' 'xor_ln348_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11062 [1/1] (0.00ns) (grouped into LUT with out node sum_V_226)   --->   "%select_ln392_451 = select i1 %overflow_300, i16 32767, i16 32768"   --->   Operation 11062 'select' 'select_ln392_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11063 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_226 = select i1 %xor_ln348_149, i16 %select_ln392_451, i16 %sum_V_225"   --->   Operation 11063 'select' 'sum_V_226' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11064 [1/1] (0.00ns)   --->   "%sext_ln859_300 = sext i16 %sum_V_226"   --->   Operation 11064 'sext' 'sext_ln859_300' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11065 [1/1] (0.00ns)   --->   "%sext_ln859_301 = sext i16 %tp_V_455"   --->   Operation 11065 'sext' 'sext_ln859_301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11066 [1/1] (0.85ns)   --->   "%ret_V_153 = add i17 %sext_ln859_301, i17 %sext_ln859_300"   --->   Operation 11066 'add' 'ret_V_153' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11067 [1/1] (0.00ns)   --->   "%p_Result_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_153, i32 16"   --->   Operation 11067 'bitselect' 'p_Result_765' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11068 [1/1] (0.85ns)   --->   "%sum_V_227 = add i16 %tp_V_455, i16 %sum_V_226"   --->   Operation 11068 'add' 'sum_V_227' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11069 [1/1] (0.00ns)   --->   "%p_Result_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_227, i32 15"   --->   Operation 11069 'bitselect' 'p_Result_766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11070 [1/1] (0.00ns)   --->   "%sext_ln859_304 = sext i16 %tp_V_458"   --->   Operation 11070 'sext' 'sext_ln859_304' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11071 [1/1] (0.00ns)   --->   "%sext_ln859_305 = sext i16 %tp_V_461"   --->   Operation 11071 'sext' 'sext_ln859_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11072 [1/1] (0.85ns)   --->   "%ret_V_155 = add i17 %sext_ln859_305, i17 %sext_ln859_304"   --->   Operation 11072 'add' 'ret_V_155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11073 [1/1] (0.00ns)   --->   "%p_Result_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_155, i32 16"   --->   Operation 11073 'bitselect' 'p_Result_775' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11074 [1/1] (0.85ns)   --->   "%sum_V_229 = add i16 %tp_V_461, i16 %tp_V_458"   --->   Operation 11074 'add' 'sum_V_229' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11075 [1/1] (0.00ns)   --->   "%p_Result_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_229, i32 15"   --->   Operation 11075 'bitselect' 'p_Result_776' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11076 [1/1] (0.00ns) (grouped into LUT with out node sum_V_230)   --->   "%xor_ln941_460 = xor i1 %p_Result_775, i1 1"   --->   Operation 11076 'xor' 'xor_ln941_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11077 [1/1] (0.00ns) (grouped into LUT with out node sum_V_230)   --->   "%overflow_306 = and i1 %p_Result_776, i1 %xor_ln941_460"   --->   Operation 11077 'and' 'overflow_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11078 [1/1] (0.00ns) (grouped into LUT with out node sum_V_230)   --->   "%xor_ln348_152 = xor i1 %p_Result_775, i1 %p_Result_776"   --->   Operation 11078 'xor' 'xor_ln348_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11079 [1/1] (0.00ns) (grouped into LUT with out node sum_V_230)   --->   "%select_ln392_460 = select i1 %overflow_306, i16 32767, i16 32768"   --->   Operation 11079 'select' 'select_ln392_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11080 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_230 = select i1 %xor_ln348_152, i16 %select_ln392_460, i16 %sum_V_229"   --->   Operation 11080 'select' 'sum_V_230' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11081 [1/1] (0.00ns)   --->   "%sext_ln859_306 = sext i16 %sum_V_230"   --->   Operation 11081 'sext' 'sext_ln859_306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11082 [1/1] (0.00ns)   --->   "%sext_ln859_307 = sext i16 %tp_V_464"   --->   Operation 11082 'sext' 'sext_ln859_307' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11083 [1/1] (0.85ns)   --->   "%ret_V_156 = add i17 %sext_ln859_307, i17 %sext_ln859_306"   --->   Operation 11083 'add' 'ret_V_156' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11084 [1/1] (0.00ns)   --->   "%p_Result_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_156, i32 16"   --->   Operation 11084 'bitselect' 'p_Result_780' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11085 [1/1] (0.85ns)   --->   "%sum_V_231 = add i16 %tp_V_464, i16 %sum_V_230"   --->   Operation 11085 'add' 'sum_V_231' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11086 [1/1] (0.00ns)   --->   "%p_Result_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_231, i32 15"   --->   Operation 11086 'bitselect' 'p_Result_781' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11087 [1/1] (0.00ns) (grouped into LUT with out node sum_V_232)   --->   "%xor_ln941_463 = xor i1 %p_Result_780, i1 1"   --->   Operation 11087 'xor' 'xor_ln941_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11088 [1/1] (0.00ns) (grouped into LUT with out node sum_V_232)   --->   "%overflow_308 = and i1 %p_Result_781, i1 %xor_ln941_463"   --->   Operation 11088 'and' 'overflow_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11089 [1/1] (0.00ns) (grouped into LUT with out node sum_V_232)   --->   "%xor_ln348_153 = xor i1 %p_Result_780, i1 %p_Result_781"   --->   Operation 11089 'xor' 'xor_ln348_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11090 [1/1] (0.00ns) (grouped into LUT with out node sum_V_232)   --->   "%select_ln392_463 = select i1 %overflow_308, i16 32767, i16 32768"   --->   Operation 11090 'select' 'select_ln392_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11091 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_232 = select i1 %xor_ln348_153, i16 %select_ln392_463, i16 %sum_V_231"   --->   Operation 11091 'select' 'sum_V_232' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11092 [1/1] (0.00ns)   --->   "%sext_ln859_308 = sext i16 %sum_V_232"   --->   Operation 11092 'sext' 'sext_ln859_308' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11093 [1/1] (0.00ns)   --->   "%sext_ln859_309 = sext i16 %tp_V_467"   --->   Operation 11093 'sext' 'sext_ln859_309' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11094 [1/1] (0.85ns)   --->   "%ret_V_157 = add i17 %sext_ln859_309, i17 %sext_ln859_308"   --->   Operation 11094 'add' 'ret_V_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11095 [1/1] (0.00ns)   --->   "%p_Result_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_157, i32 16"   --->   Operation 11095 'bitselect' 'p_Result_785' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11096 [1/1] (0.85ns)   --->   "%sum_V_233 = add i16 %tp_V_467, i16 %sum_V_232"   --->   Operation 11096 'add' 'sum_V_233' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11097 [1/1] (0.00ns)   --->   "%p_Result_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_233, i32 15"   --->   Operation 11097 'bitselect' 'p_Result_786' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11098 [1/1] (0.00ns)   --->   "%sext_ln859_312 = sext i16 %tp_V_470"   --->   Operation 11098 'sext' 'sext_ln859_312' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11099 [1/1] (0.00ns)   --->   "%sext_ln859_313 = sext i16 %tp_V_473"   --->   Operation 11099 'sext' 'sext_ln859_313' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11100 [1/1] (0.85ns)   --->   "%ret_V_159 = add i17 %sext_ln859_313, i17 %sext_ln859_312"   --->   Operation 11100 'add' 'ret_V_159' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11101 [1/1] (0.00ns)   --->   "%p_Result_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_159, i32 16"   --->   Operation 11101 'bitselect' 'p_Result_795' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11102 [1/1] (0.85ns)   --->   "%sum_V_235 = add i16 %tp_V_473, i16 %tp_V_470"   --->   Operation 11102 'add' 'sum_V_235' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11103 [1/1] (0.00ns)   --->   "%p_Result_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_235, i32 15"   --->   Operation 11103 'bitselect' 'p_Result_796' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11104 [1/1] (0.00ns) (grouped into LUT with out node sum_V_236)   --->   "%xor_ln941_472 = xor i1 %p_Result_795, i1 1"   --->   Operation 11104 'xor' 'xor_ln941_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11105 [1/1] (0.00ns) (grouped into LUT with out node sum_V_236)   --->   "%overflow_314 = and i1 %p_Result_796, i1 %xor_ln941_472"   --->   Operation 11105 'and' 'overflow_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11106 [1/1] (0.00ns) (grouped into LUT with out node sum_V_236)   --->   "%xor_ln348_156 = xor i1 %p_Result_795, i1 %p_Result_796"   --->   Operation 11106 'xor' 'xor_ln348_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11107 [1/1] (0.00ns) (grouped into LUT with out node sum_V_236)   --->   "%select_ln392_472 = select i1 %overflow_314, i16 32767, i16 32768"   --->   Operation 11107 'select' 'select_ln392_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11108 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_236 = select i1 %xor_ln348_156, i16 %select_ln392_472, i16 %sum_V_235"   --->   Operation 11108 'select' 'sum_V_236' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11109 [1/1] (0.00ns)   --->   "%sext_ln859_314 = sext i16 %sum_V_236"   --->   Operation 11109 'sext' 'sext_ln859_314' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11110 [1/1] (0.00ns)   --->   "%sext_ln859_315 = sext i16 %tp_V_476"   --->   Operation 11110 'sext' 'sext_ln859_315' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11111 [1/1] (0.85ns)   --->   "%ret_V_160 = add i17 %sext_ln859_315, i17 %sext_ln859_314"   --->   Operation 11111 'add' 'ret_V_160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11112 [1/1] (0.00ns)   --->   "%p_Result_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_160, i32 16"   --->   Operation 11112 'bitselect' 'p_Result_800' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11113 [1/1] (0.85ns)   --->   "%sum_V_237 = add i16 %tp_V_476, i16 %sum_V_236"   --->   Operation 11113 'add' 'sum_V_237' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11114 [1/1] (0.00ns)   --->   "%p_Result_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_237, i32 15"   --->   Operation 11114 'bitselect' 'p_Result_801' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11115 [1/1] (0.00ns) (grouped into LUT with out node sum_V_238)   --->   "%xor_ln941_475 = xor i1 %p_Result_800, i1 1"   --->   Operation 11115 'xor' 'xor_ln941_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11116 [1/1] (0.00ns) (grouped into LUT with out node sum_V_238)   --->   "%overflow_316 = and i1 %p_Result_801, i1 %xor_ln941_475"   --->   Operation 11116 'and' 'overflow_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11117 [1/1] (0.00ns) (grouped into LUT with out node sum_V_238)   --->   "%xor_ln348_157 = xor i1 %p_Result_800, i1 %p_Result_801"   --->   Operation 11117 'xor' 'xor_ln348_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11118 [1/1] (0.00ns) (grouped into LUT with out node sum_V_238)   --->   "%select_ln392_475 = select i1 %overflow_316, i16 32767, i16 32768"   --->   Operation 11118 'select' 'select_ln392_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11119 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_238 = select i1 %xor_ln348_157, i16 %select_ln392_475, i16 %sum_V_237"   --->   Operation 11119 'select' 'sum_V_238' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11120 [1/1] (0.00ns)   --->   "%sext_ln859_316 = sext i16 %sum_V_238"   --->   Operation 11120 'sext' 'sext_ln859_316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11121 [1/1] (0.00ns)   --->   "%sext_ln859_317 = sext i16 %tp_V_479"   --->   Operation 11121 'sext' 'sext_ln859_317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11122 [1/1] (0.85ns)   --->   "%ret_V_161 = add i17 %sext_ln859_317, i17 %sext_ln859_316"   --->   Operation 11122 'add' 'ret_V_161' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11123 [1/1] (0.00ns)   --->   "%p_Result_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_161, i32 16"   --->   Operation 11123 'bitselect' 'p_Result_805' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11124 [1/1] (0.85ns)   --->   "%sum_V_239 = add i16 %tp_V_479, i16 %sum_V_238"   --->   Operation 11124 'add' 'sum_V_239' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11125 [1/1] (0.00ns)   --->   "%p_Result_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_239, i32 15"   --->   Operation 11125 'bitselect' 'p_Result_806' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11126 [1/1] (0.00ns)   --->   "%sext_ln859_320 = sext i16 %tp_V_482"   --->   Operation 11126 'sext' 'sext_ln859_320' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11127 [1/1] (0.00ns)   --->   "%sext_ln859_321 = sext i16 %tp_V_485"   --->   Operation 11127 'sext' 'sext_ln859_321' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11128 [1/1] (0.85ns)   --->   "%ret_V_163 = add i17 %sext_ln859_321, i17 %sext_ln859_320"   --->   Operation 11128 'add' 'ret_V_163' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11129 [1/1] (0.00ns)   --->   "%p_Result_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_163, i32 16"   --->   Operation 11129 'bitselect' 'p_Result_815' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11130 [1/1] (0.85ns)   --->   "%sum_V_241 = add i16 %tp_V_485, i16 %tp_V_482"   --->   Operation 11130 'add' 'sum_V_241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11131 [1/1] (0.00ns)   --->   "%p_Result_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_241, i32 15"   --->   Operation 11131 'bitselect' 'p_Result_816' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11132 [1/1] (0.00ns) (grouped into LUT with out node sum_V_242)   --->   "%xor_ln941_484 = xor i1 %p_Result_815, i1 1"   --->   Operation 11132 'xor' 'xor_ln941_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11133 [1/1] (0.00ns) (grouped into LUT with out node sum_V_242)   --->   "%overflow_322 = and i1 %p_Result_816, i1 %xor_ln941_484"   --->   Operation 11133 'and' 'overflow_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11134 [1/1] (0.00ns) (grouped into LUT with out node sum_V_242)   --->   "%xor_ln348_160 = xor i1 %p_Result_815, i1 %p_Result_816"   --->   Operation 11134 'xor' 'xor_ln348_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11135 [1/1] (0.00ns) (grouped into LUT with out node sum_V_242)   --->   "%select_ln392_484 = select i1 %overflow_322, i16 32767, i16 32768"   --->   Operation 11135 'select' 'select_ln392_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11136 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_242 = select i1 %xor_ln348_160, i16 %select_ln392_484, i16 %sum_V_241"   --->   Operation 11136 'select' 'sum_V_242' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11137 [1/1] (0.00ns)   --->   "%sext_ln859_322 = sext i16 %sum_V_242"   --->   Operation 11137 'sext' 'sext_ln859_322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11138 [1/1] (0.00ns)   --->   "%sext_ln859_323 = sext i16 %tp_V_488"   --->   Operation 11138 'sext' 'sext_ln859_323' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11139 [1/1] (0.85ns)   --->   "%ret_V_164 = add i17 %sext_ln859_323, i17 %sext_ln859_322"   --->   Operation 11139 'add' 'ret_V_164' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11140 [1/1] (0.00ns)   --->   "%p_Result_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_164, i32 16"   --->   Operation 11140 'bitselect' 'p_Result_820' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11141 [1/1] (0.85ns)   --->   "%sum_V_243 = add i16 %tp_V_488, i16 %sum_V_242"   --->   Operation 11141 'add' 'sum_V_243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11142 [1/1] (0.00ns)   --->   "%p_Result_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_243, i32 15"   --->   Operation 11142 'bitselect' 'p_Result_821' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11143 [1/1] (0.00ns) (grouped into LUT with out node sum_V_244)   --->   "%xor_ln941_487 = xor i1 %p_Result_820, i1 1"   --->   Operation 11143 'xor' 'xor_ln941_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11144 [1/1] (0.00ns) (grouped into LUT with out node sum_V_244)   --->   "%overflow_324 = and i1 %p_Result_821, i1 %xor_ln941_487"   --->   Operation 11144 'and' 'overflow_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11145 [1/1] (0.00ns) (grouped into LUT with out node sum_V_244)   --->   "%xor_ln348_161 = xor i1 %p_Result_820, i1 %p_Result_821"   --->   Operation 11145 'xor' 'xor_ln348_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11146 [1/1] (0.00ns) (grouped into LUT with out node sum_V_244)   --->   "%select_ln392_487 = select i1 %overflow_324, i16 32767, i16 32768"   --->   Operation 11146 'select' 'select_ln392_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11147 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_244 = select i1 %xor_ln348_161, i16 %select_ln392_487, i16 %sum_V_243"   --->   Operation 11147 'select' 'sum_V_244' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11148 [1/1] (0.00ns)   --->   "%sext_ln859_324 = sext i16 %sum_V_244"   --->   Operation 11148 'sext' 'sext_ln859_324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11149 [1/1] (0.00ns)   --->   "%sext_ln859_325 = sext i16 %tp_V_491"   --->   Operation 11149 'sext' 'sext_ln859_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11150 [1/1] (0.85ns)   --->   "%ret_V_165 = add i17 %sext_ln859_325, i17 %sext_ln859_324"   --->   Operation 11150 'add' 'ret_V_165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11151 [1/1] (0.00ns)   --->   "%p_Result_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_165, i32 16"   --->   Operation 11151 'bitselect' 'p_Result_825' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11152 [1/1] (0.85ns)   --->   "%sum_V_245 = add i16 %tp_V_491, i16 %sum_V_244"   --->   Operation 11152 'add' 'sum_V_245' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11153 [1/1] (0.00ns)   --->   "%p_Result_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_245, i32 15"   --->   Operation 11153 'bitselect' 'p_Result_826' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11154 [1/1] (0.00ns)   --->   "%sext_ln859_328 = sext i16 %tp_V_494"   --->   Operation 11154 'sext' 'sext_ln859_328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11155 [1/1] (0.00ns)   --->   "%sext_ln859_329 = sext i16 %tp_V_497"   --->   Operation 11155 'sext' 'sext_ln859_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11156 [1/1] (0.85ns)   --->   "%ret_V_167 = add i17 %sext_ln859_329, i17 %sext_ln859_328"   --->   Operation 11156 'add' 'ret_V_167' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11157 [1/1] (0.00ns)   --->   "%p_Result_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_167, i32 16"   --->   Operation 11157 'bitselect' 'p_Result_835' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11158 [1/1] (0.85ns)   --->   "%sum_V_247 = add i16 %tp_V_497, i16 %tp_V_494"   --->   Operation 11158 'add' 'sum_V_247' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11159 [1/1] (0.00ns)   --->   "%p_Result_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_247, i32 15"   --->   Operation 11159 'bitselect' 'p_Result_836' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11160 [1/1] (0.00ns) (grouped into LUT with out node sum_V_248)   --->   "%xor_ln941_496 = xor i1 %p_Result_835, i1 1"   --->   Operation 11160 'xor' 'xor_ln941_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11161 [1/1] (0.00ns) (grouped into LUT with out node sum_V_248)   --->   "%overflow_330 = and i1 %p_Result_836, i1 %xor_ln941_496"   --->   Operation 11161 'and' 'overflow_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11162 [1/1] (0.00ns) (grouped into LUT with out node sum_V_248)   --->   "%xor_ln348_164 = xor i1 %p_Result_835, i1 %p_Result_836"   --->   Operation 11162 'xor' 'xor_ln348_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11163 [1/1] (0.00ns) (grouped into LUT with out node sum_V_248)   --->   "%select_ln392_496 = select i1 %overflow_330, i16 32767, i16 32768"   --->   Operation 11163 'select' 'select_ln392_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11164 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_248 = select i1 %xor_ln348_164, i16 %select_ln392_496, i16 %sum_V_247"   --->   Operation 11164 'select' 'sum_V_248' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11165 [1/1] (0.00ns)   --->   "%sext_ln859_330 = sext i16 %sum_V_248"   --->   Operation 11165 'sext' 'sext_ln859_330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11166 [1/1] (0.00ns)   --->   "%sext_ln859_331 = sext i16 %tp_V_500"   --->   Operation 11166 'sext' 'sext_ln859_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11167 [1/1] (0.85ns)   --->   "%ret_V_168 = add i17 %sext_ln859_331, i17 %sext_ln859_330"   --->   Operation 11167 'add' 'ret_V_168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11168 [1/1] (0.00ns)   --->   "%p_Result_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_168, i32 16"   --->   Operation 11168 'bitselect' 'p_Result_840' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11169 [1/1] (0.85ns)   --->   "%sum_V_249 = add i16 %tp_V_500, i16 %sum_V_248"   --->   Operation 11169 'add' 'sum_V_249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11170 [1/1] (0.00ns)   --->   "%p_Result_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_249, i32 15"   --->   Operation 11170 'bitselect' 'p_Result_841' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11171 [1/1] (0.00ns) (grouped into LUT with out node sum_V_250)   --->   "%xor_ln941_499 = xor i1 %p_Result_840, i1 1"   --->   Operation 11171 'xor' 'xor_ln941_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11172 [1/1] (0.00ns) (grouped into LUT with out node sum_V_250)   --->   "%overflow_332 = and i1 %p_Result_841, i1 %xor_ln941_499"   --->   Operation 11172 'and' 'overflow_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11173 [1/1] (0.00ns) (grouped into LUT with out node sum_V_250)   --->   "%xor_ln348_165 = xor i1 %p_Result_840, i1 %p_Result_841"   --->   Operation 11173 'xor' 'xor_ln348_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11174 [1/1] (0.00ns) (grouped into LUT with out node sum_V_250)   --->   "%select_ln392_499 = select i1 %overflow_332, i16 32767, i16 32768"   --->   Operation 11174 'select' 'select_ln392_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11175 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_250 = select i1 %xor_ln348_165, i16 %select_ln392_499, i16 %sum_V_249"   --->   Operation 11175 'select' 'sum_V_250' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11176 [1/1] (0.00ns)   --->   "%sext_ln859_332 = sext i16 %sum_V_250"   --->   Operation 11176 'sext' 'sext_ln859_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11177 [1/1] (0.00ns)   --->   "%sext_ln859_333 = sext i16 %tp_V_503"   --->   Operation 11177 'sext' 'sext_ln859_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11178 [1/1] (0.85ns)   --->   "%ret_V_169 = add i17 %sext_ln859_333, i17 %sext_ln859_332"   --->   Operation 11178 'add' 'ret_V_169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11179 [1/1] (0.00ns)   --->   "%p_Result_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_169, i32 16"   --->   Operation 11179 'bitselect' 'p_Result_845' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11180 [1/1] (0.85ns)   --->   "%sum_V_251 = add i16 %tp_V_503, i16 %sum_V_250"   --->   Operation 11180 'add' 'sum_V_251' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11181 [1/1] (0.00ns)   --->   "%p_Result_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_251, i32 15"   --->   Operation 11181 'bitselect' 'p_Result_846' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11182 [1/1] (0.00ns)   --->   "%sext_ln859_336 = sext i16 %tp_V_506"   --->   Operation 11182 'sext' 'sext_ln859_336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11183 [1/1] (0.00ns)   --->   "%sext_ln859_337 = sext i16 %tp_V_509"   --->   Operation 11183 'sext' 'sext_ln859_337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11184 [1/1] (0.85ns)   --->   "%ret_V_171 = add i17 %sext_ln859_337, i17 %sext_ln859_336"   --->   Operation 11184 'add' 'ret_V_171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11185 [1/1] (0.00ns)   --->   "%p_Result_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_171, i32 16"   --->   Operation 11185 'bitselect' 'p_Result_855' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11186 [1/1] (0.85ns)   --->   "%sum_V_253 = add i16 %tp_V_509, i16 %tp_V_506"   --->   Operation 11186 'add' 'sum_V_253' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11187 [1/1] (0.00ns)   --->   "%p_Result_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_253, i32 15"   --->   Operation 11187 'bitselect' 'p_Result_856' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11188 [1/1] (0.00ns) (grouped into LUT with out node sum_V_254)   --->   "%xor_ln941_508 = xor i1 %p_Result_855, i1 1"   --->   Operation 11188 'xor' 'xor_ln941_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11189 [1/1] (0.00ns) (grouped into LUT with out node sum_V_254)   --->   "%overflow_338 = and i1 %p_Result_856, i1 %xor_ln941_508"   --->   Operation 11189 'and' 'overflow_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11190 [1/1] (0.00ns) (grouped into LUT with out node sum_V_254)   --->   "%xor_ln348_168 = xor i1 %p_Result_855, i1 %p_Result_856"   --->   Operation 11190 'xor' 'xor_ln348_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11191 [1/1] (0.00ns) (grouped into LUT with out node sum_V_254)   --->   "%select_ln392_508 = select i1 %overflow_338, i16 32767, i16 32768"   --->   Operation 11191 'select' 'select_ln392_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11192 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_254 = select i1 %xor_ln348_168, i16 %select_ln392_508, i16 %sum_V_253"   --->   Operation 11192 'select' 'sum_V_254' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11193 [1/1] (0.00ns)   --->   "%sext_ln859_338 = sext i16 %sum_V_254"   --->   Operation 11193 'sext' 'sext_ln859_338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11194 [1/1] (0.00ns)   --->   "%sext_ln859_339 = sext i16 %tp_V_512"   --->   Operation 11194 'sext' 'sext_ln859_339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11195 [1/1] (0.85ns)   --->   "%ret_V_172 = add i17 %sext_ln859_339, i17 %sext_ln859_338"   --->   Operation 11195 'add' 'ret_V_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11196 [1/1] (0.00ns)   --->   "%p_Result_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_172, i32 16"   --->   Operation 11196 'bitselect' 'p_Result_860' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11197 [1/1] (0.85ns)   --->   "%sum_V_255 = add i16 %tp_V_512, i16 %sum_V_254"   --->   Operation 11197 'add' 'sum_V_255' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11198 [1/1] (0.00ns)   --->   "%p_Result_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_255, i32 15"   --->   Operation 11198 'bitselect' 'p_Result_861' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11199 [1/1] (0.00ns) (grouped into LUT with out node sum_V_256)   --->   "%xor_ln941_511 = xor i1 %p_Result_860, i1 1"   --->   Operation 11199 'xor' 'xor_ln941_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11200 [1/1] (0.00ns) (grouped into LUT with out node sum_V_256)   --->   "%overflow_340 = and i1 %p_Result_861, i1 %xor_ln941_511"   --->   Operation 11200 'and' 'overflow_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11201 [1/1] (0.00ns) (grouped into LUT with out node sum_V_256)   --->   "%xor_ln348_169 = xor i1 %p_Result_860, i1 %p_Result_861"   --->   Operation 11201 'xor' 'xor_ln348_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11202 [1/1] (0.00ns) (grouped into LUT with out node sum_V_256)   --->   "%select_ln392_511 = select i1 %overflow_340, i16 32767, i16 32768"   --->   Operation 11202 'select' 'select_ln392_511' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11203 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_256 = select i1 %xor_ln348_169, i16 %select_ln392_511, i16 %sum_V_255"   --->   Operation 11203 'select' 'sum_V_256' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11204 [1/1] (0.00ns)   --->   "%sext_ln859_340 = sext i16 %sum_V_256"   --->   Operation 11204 'sext' 'sext_ln859_340' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11205 [1/1] (0.00ns)   --->   "%sext_ln859_341 = sext i16 %tp_V_515"   --->   Operation 11205 'sext' 'sext_ln859_341' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11206 [1/1] (0.85ns)   --->   "%ret_V_173 = add i17 %sext_ln859_341, i17 %sext_ln859_340"   --->   Operation 11206 'add' 'ret_V_173' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11207 [1/1] (0.00ns)   --->   "%p_Result_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_173, i32 16"   --->   Operation 11207 'bitselect' 'p_Result_865' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11208 [1/1] (0.85ns)   --->   "%sum_V_257 = add i16 %tp_V_515, i16 %sum_V_256"   --->   Operation 11208 'add' 'sum_V_257' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11209 [1/1] (0.00ns)   --->   "%p_Result_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_257, i32 15"   --->   Operation 11209 'bitselect' 'p_Result_866' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11210 [1/1] (0.00ns)   --->   "%sext_ln859_344 = sext i16 %tp_V_518"   --->   Operation 11210 'sext' 'sext_ln859_344' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11211 [1/1] (0.00ns)   --->   "%sext_ln859_345 = sext i16 %tp_V_521"   --->   Operation 11211 'sext' 'sext_ln859_345' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11212 [1/1] (0.85ns)   --->   "%ret_V_175 = add i17 %sext_ln859_345, i17 %sext_ln859_344"   --->   Operation 11212 'add' 'ret_V_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11213 [1/1] (0.00ns)   --->   "%p_Result_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_175, i32 16"   --->   Operation 11213 'bitselect' 'p_Result_875' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11214 [1/1] (0.85ns)   --->   "%sum_V_259 = add i16 %tp_V_521, i16 %tp_V_518"   --->   Operation 11214 'add' 'sum_V_259' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11215 [1/1] (0.00ns)   --->   "%p_Result_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_259, i32 15"   --->   Operation 11215 'bitselect' 'p_Result_876' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11216 [1/1] (0.00ns) (grouped into LUT with out node sum_V_260)   --->   "%xor_ln941_520 = xor i1 %p_Result_875, i1 1"   --->   Operation 11216 'xor' 'xor_ln941_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11217 [1/1] (0.00ns) (grouped into LUT with out node sum_V_260)   --->   "%overflow_346 = and i1 %p_Result_876, i1 %xor_ln941_520"   --->   Operation 11217 'and' 'overflow_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11218 [1/1] (0.00ns) (grouped into LUT with out node sum_V_260)   --->   "%xor_ln348_172 = xor i1 %p_Result_875, i1 %p_Result_876"   --->   Operation 11218 'xor' 'xor_ln348_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11219 [1/1] (0.00ns) (grouped into LUT with out node sum_V_260)   --->   "%select_ln392_520 = select i1 %overflow_346, i16 32767, i16 32768"   --->   Operation 11219 'select' 'select_ln392_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11220 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_260 = select i1 %xor_ln348_172, i16 %select_ln392_520, i16 %sum_V_259"   --->   Operation 11220 'select' 'sum_V_260' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11221 [1/1] (0.00ns)   --->   "%sext_ln859_346 = sext i16 %sum_V_260"   --->   Operation 11221 'sext' 'sext_ln859_346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11222 [1/1] (0.00ns)   --->   "%sext_ln859_347 = sext i16 %tp_V_524"   --->   Operation 11222 'sext' 'sext_ln859_347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11223 [1/1] (0.85ns)   --->   "%ret_V_176 = add i17 %sext_ln859_347, i17 %sext_ln859_346"   --->   Operation 11223 'add' 'ret_V_176' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11224 [1/1] (0.00ns)   --->   "%p_Result_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_176, i32 16"   --->   Operation 11224 'bitselect' 'p_Result_880' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11225 [1/1] (0.85ns)   --->   "%sum_V_261 = add i16 %tp_V_524, i16 %sum_V_260"   --->   Operation 11225 'add' 'sum_V_261' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11226 [1/1] (0.00ns)   --->   "%p_Result_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_261, i32 15"   --->   Operation 11226 'bitselect' 'p_Result_881' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11227 [1/1] (0.00ns) (grouped into LUT with out node sum_V_262)   --->   "%xor_ln941_523 = xor i1 %p_Result_880, i1 1"   --->   Operation 11227 'xor' 'xor_ln941_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11228 [1/1] (0.00ns) (grouped into LUT with out node sum_V_262)   --->   "%overflow_348 = and i1 %p_Result_881, i1 %xor_ln941_523"   --->   Operation 11228 'and' 'overflow_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11229 [1/1] (0.00ns) (grouped into LUT with out node sum_V_262)   --->   "%xor_ln348_173 = xor i1 %p_Result_880, i1 %p_Result_881"   --->   Operation 11229 'xor' 'xor_ln348_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11230 [1/1] (0.00ns) (grouped into LUT with out node sum_V_262)   --->   "%select_ln392_523 = select i1 %overflow_348, i16 32767, i16 32768"   --->   Operation 11230 'select' 'select_ln392_523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11231 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_262 = select i1 %xor_ln348_173, i16 %select_ln392_523, i16 %sum_V_261"   --->   Operation 11231 'select' 'sum_V_262' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11232 [1/1] (0.00ns)   --->   "%sext_ln859_348 = sext i16 %sum_V_262"   --->   Operation 11232 'sext' 'sext_ln859_348' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11233 [1/1] (0.00ns)   --->   "%sext_ln859_349 = sext i16 %tp_V_527"   --->   Operation 11233 'sext' 'sext_ln859_349' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11234 [1/1] (0.85ns)   --->   "%ret_V_177 = add i17 %sext_ln859_349, i17 %sext_ln859_348"   --->   Operation 11234 'add' 'ret_V_177' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11235 [1/1] (0.00ns)   --->   "%p_Result_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_177, i32 16"   --->   Operation 11235 'bitselect' 'p_Result_885' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11236 [1/1] (0.85ns)   --->   "%sum_V_263 = add i16 %tp_V_527, i16 %sum_V_262"   --->   Operation 11236 'add' 'sum_V_263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11237 [1/1] (0.00ns)   --->   "%p_Result_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_263, i32 15"   --->   Operation 11237 'bitselect' 'p_Result_886' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11238 [1/1] (0.00ns)   --->   "%sext_ln859_352 = sext i16 %tp_V_530"   --->   Operation 11238 'sext' 'sext_ln859_352' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11239 [1/1] (0.00ns)   --->   "%sext_ln859_353 = sext i16 %tp_V_533"   --->   Operation 11239 'sext' 'sext_ln859_353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11240 [1/1] (0.85ns)   --->   "%ret_V_179 = add i17 %sext_ln859_353, i17 %sext_ln859_352"   --->   Operation 11240 'add' 'ret_V_179' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11241 [1/1] (0.00ns)   --->   "%p_Result_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_179, i32 16"   --->   Operation 11241 'bitselect' 'p_Result_895' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11242 [1/1] (0.85ns)   --->   "%sum_V_265 = add i16 %tp_V_533, i16 %tp_V_530"   --->   Operation 11242 'add' 'sum_V_265' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11243 [1/1] (0.00ns)   --->   "%p_Result_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_265, i32 15"   --->   Operation 11243 'bitselect' 'p_Result_896' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11244 [1/1] (0.00ns) (grouped into LUT with out node sum_V_266)   --->   "%xor_ln941_532 = xor i1 %p_Result_895, i1 1"   --->   Operation 11244 'xor' 'xor_ln941_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11245 [1/1] (0.00ns) (grouped into LUT with out node sum_V_266)   --->   "%overflow_354 = and i1 %p_Result_896, i1 %xor_ln941_532"   --->   Operation 11245 'and' 'overflow_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11246 [1/1] (0.00ns) (grouped into LUT with out node sum_V_266)   --->   "%xor_ln348_176 = xor i1 %p_Result_895, i1 %p_Result_896"   --->   Operation 11246 'xor' 'xor_ln348_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11247 [1/1] (0.00ns) (grouped into LUT with out node sum_V_266)   --->   "%select_ln392_532 = select i1 %overflow_354, i16 32767, i16 32768"   --->   Operation 11247 'select' 'select_ln392_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11248 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_266 = select i1 %xor_ln348_176, i16 %select_ln392_532, i16 %sum_V_265"   --->   Operation 11248 'select' 'sum_V_266' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11249 [1/1] (0.00ns)   --->   "%sext_ln859_354 = sext i16 %sum_V_266"   --->   Operation 11249 'sext' 'sext_ln859_354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11250 [1/1] (0.00ns)   --->   "%sext_ln859_355 = sext i16 %tp_V_536"   --->   Operation 11250 'sext' 'sext_ln859_355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11251 [1/1] (0.85ns)   --->   "%ret_V_180 = add i17 %sext_ln859_355, i17 %sext_ln859_354"   --->   Operation 11251 'add' 'ret_V_180' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11252 [1/1] (0.00ns)   --->   "%p_Result_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_180, i32 16"   --->   Operation 11252 'bitselect' 'p_Result_900' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11253 [1/1] (0.85ns)   --->   "%sum_V_267 = add i16 %tp_V_536, i16 %sum_V_266"   --->   Operation 11253 'add' 'sum_V_267' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11254 [1/1] (0.00ns)   --->   "%p_Result_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_267, i32 15"   --->   Operation 11254 'bitselect' 'p_Result_901' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11255 [1/1] (0.00ns) (grouped into LUT with out node sum_V_268)   --->   "%xor_ln941_535 = xor i1 %p_Result_900, i1 1"   --->   Operation 11255 'xor' 'xor_ln941_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11256 [1/1] (0.00ns) (grouped into LUT with out node sum_V_268)   --->   "%overflow_356 = and i1 %p_Result_901, i1 %xor_ln941_535"   --->   Operation 11256 'and' 'overflow_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11257 [1/1] (0.00ns) (grouped into LUT with out node sum_V_268)   --->   "%xor_ln348_177 = xor i1 %p_Result_900, i1 %p_Result_901"   --->   Operation 11257 'xor' 'xor_ln348_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11258 [1/1] (0.00ns) (grouped into LUT with out node sum_V_268)   --->   "%select_ln392_535 = select i1 %overflow_356, i16 32767, i16 32768"   --->   Operation 11258 'select' 'select_ln392_535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11259 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_268 = select i1 %xor_ln348_177, i16 %select_ln392_535, i16 %sum_V_267"   --->   Operation 11259 'select' 'sum_V_268' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11260 [1/1] (0.00ns)   --->   "%sext_ln859_356 = sext i16 %sum_V_268"   --->   Operation 11260 'sext' 'sext_ln859_356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11261 [1/1] (0.00ns)   --->   "%sext_ln859_357 = sext i16 %tp_V_539"   --->   Operation 11261 'sext' 'sext_ln859_357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11262 [1/1] (0.85ns)   --->   "%ret_V_181 = add i17 %sext_ln859_357, i17 %sext_ln859_356"   --->   Operation 11262 'add' 'ret_V_181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11263 [1/1] (0.00ns)   --->   "%p_Result_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_181, i32 16"   --->   Operation 11263 'bitselect' 'p_Result_905' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11264 [1/1] (0.85ns)   --->   "%sum_V_269 = add i16 %tp_V_539, i16 %sum_V_268"   --->   Operation 11264 'add' 'sum_V_269' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11265 [1/1] (0.00ns)   --->   "%p_Result_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_269, i32 15"   --->   Operation 11265 'bitselect' 'p_Result_906' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11266 [1/1] (0.00ns)   --->   "%sext_ln859_360 = sext i16 %tp_V_542"   --->   Operation 11266 'sext' 'sext_ln859_360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11267 [1/1] (0.00ns)   --->   "%sext_ln859_361 = sext i16 %tp_V_545"   --->   Operation 11267 'sext' 'sext_ln859_361' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11268 [1/1] (0.85ns)   --->   "%ret_V_183 = add i17 %sext_ln859_361, i17 %sext_ln859_360"   --->   Operation 11268 'add' 'ret_V_183' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11269 [1/1] (0.00ns)   --->   "%p_Result_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_183, i32 16"   --->   Operation 11269 'bitselect' 'p_Result_915' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11270 [1/1] (0.85ns)   --->   "%sum_V_271 = add i16 %tp_V_545, i16 %tp_V_542"   --->   Operation 11270 'add' 'sum_V_271' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11271 [1/1] (0.00ns)   --->   "%p_Result_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_271, i32 15"   --->   Operation 11271 'bitselect' 'p_Result_916' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11272 [1/1] (0.00ns) (grouped into LUT with out node sum_V_272)   --->   "%xor_ln941_544 = xor i1 %p_Result_915, i1 1"   --->   Operation 11272 'xor' 'xor_ln941_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11273 [1/1] (0.00ns) (grouped into LUT with out node sum_V_272)   --->   "%overflow_362 = and i1 %p_Result_916, i1 %xor_ln941_544"   --->   Operation 11273 'and' 'overflow_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11274 [1/1] (0.00ns) (grouped into LUT with out node sum_V_272)   --->   "%xor_ln348_180 = xor i1 %p_Result_915, i1 %p_Result_916"   --->   Operation 11274 'xor' 'xor_ln348_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11275 [1/1] (0.00ns) (grouped into LUT with out node sum_V_272)   --->   "%select_ln392_544 = select i1 %overflow_362, i16 32767, i16 32768"   --->   Operation 11275 'select' 'select_ln392_544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11276 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_272 = select i1 %xor_ln348_180, i16 %select_ln392_544, i16 %sum_V_271"   --->   Operation 11276 'select' 'sum_V_272' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11277 [1/1] (0.00ns)   --->   "%sext_ln859_362 = sext i16 %sum_V_272"   --->   Operation 11277 'sext' 'sext_ln859_362' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11278 [1/1] (0.00ns)   --->   "%sext_ln859_363 = sext i16 %tp_V_548"   --->   Operation 11278 'sext' 'sext_ln859_363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11279 [1/1] (0.85ns)   --->   "%ret_V_184 = add i17 %sext_ln859_363, i17 %sext_ln859_362"   --->   Operation 11279 'add' 'ret_V_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11280 [1/1] (0.00ns)   --->   "%p_Result_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_184, i32 16"   --->   Operation 11280 'bitselect' 'p_Result_920' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11281 [1/1] (0.85ns)   --->   "%sum_V_273 = add i16 %tp_V_548, i16 %sum_V_272"   --->   Operation 11281 'add' 'sum_V_273' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11282 [1/1] (0.00ns)   --->   "%p_Result_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_273, i32 15"   --->   Operation 11282 'bitselect' 'p_Result_921' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11283 [1/1] (0.00ns) (grouped into LUT with out node sum_V_274)   --->   "%xor_ln941_547 = xor i1 %p_Result_920, i1 1"   --->   Operation 11283 'xor' 'xor_ln941_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11284 [1/1] (0.00ns) (grouped into LUT with out node sum_V_274)   --->   "%overflow_364 = and i1 %p_Result_921, i1 %xor_ln941_547"   --->   Operation 11284 'and' 'overflow_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11285 [1/1] (0.00ns) (grouped into LUT with out node sum_V_274)   --->   "%xor_ln348_181 = xor i1 %p_Result_920, i1 %p_Result_921"   --->   Operation 11285 'xor' 'xor_ln348_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11286 [1/1] (0.00ns) (grouped into LUT with out node sum_V_274)   --->   "%select_ln392_547 = select i1 %overflow_364, i16 32767, i16 32768"   --->   Operation 11286 'select' 'select_ln392_547' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11287 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_274 = select i1 %xor_ln348_181, i16 %select_ln392_547, i16 %sum_V_273"   --->   Operation 11287 'select' 'sum_V_274' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11288 [1/1] (0.00ns)   --->   "%sext_ln859_364 = sext i16 %sum_V_274"   --->   Operation 11288 'sext' 'sext_ln859_364' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11289 [1/1] (0.00ns)   --->   "%sext_ln859_365 = sext i16 %tp_V_551"   --->   Operation 11289 'sext' 'sext_ln859_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11290 [1/1] (0.85ns)   --->   "%ret_V_185 = add i17 %sext_ln859_365, i17 %sext_ln859_364"   --->   Operation 11290 'add' 'ret_V_185' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11291 [1/1] (0.00ns)   --->   "%p_Result_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_185, i32 16"   --->   Operation 11291 'bitselect' 'p_Result_925' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11292 [1/1] (0.85ns)   --->   "%sum_V_275 = add i16 %tp_V_551, i16 %sum_V_274"   --->   Operation 11292 'add' 'sum_V_275' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11293 [1/1] (0.00ns)   --->   "%p_Result_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_275, i32 15"   --->   Operation 11293 'bitselect' 'p_Result_926' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11294 [1/1] (0.00ns)   --->   "%sext_ln859_368 = sext i16 %tp_V_554"   --->   Operation 11294 'sext' 'sext_ln859_368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11295 [1/1] (0.00ns)   --->   "%sext_ln859_369 = sext i16 %tp_V_557"   --->   Operation 11295 'sext' 'sext_ln859_369' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11296 [1/1] (0.85ns)   --->   "%ret_V_187 = add i17 %sext_ln859_369, i17 %sext_ln859_368"   --->   Operation 11296 'add' 'ret_V_187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11297 [1/1] (0.00ns)   --->   "%p_Result_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_187, i32 16"   --->   Operation 11297 'bitselect' 'p_Result_935' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11298 [1/1] (0.85ns)   --->   "%sum_V_277 = add i16 %tp_V_557, i16 %tp_V_554"   --->   Operation 11298 'add' 'sum_V_277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11299 [1/1] (0.00ns)   --->   "%p_Result_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_277, i32 15"   --->   Operation 11299 'bitselect' 'p_Result_936' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11300 [1/1] (0.00ns) (grouped into LUT with out node sum_V_278)   --->   "%xor_ln941_556 = xor i1 %p_Result_935, i1 1"   --->   Operation 11300 'xor' 'xor_ln941_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11301 [1/1] (0.00ns) (grouped into LUT with out node sum_V_278)   --->   "%overflow_370 = and i1 %p_Result_936, i1 %xor_ln941_556"   --->   Operation 11301 'and' 'overflow_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11302 [1/1] (0.00ns) (grouped into LUT with out node sum_V_278)   --->   "%xor_ln348_184 = xor i1 %p_Result_935, i1 %p_Result_936"   --->   Operation 11302 'xor' 'xor_ln348_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11303 [1/1] (0.00ns) (grouped into LUT with out node sum_V_278)   --->   "%select_ln392_556 = select i1 %overflow_370, i16 32767, i16 32768"   --->   Operation 11303 'select' 'select_ln392_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11304 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_278 = select i1 %xor_ln348_184, i16 %select_ln392_556, i16 %sum_V_277"   --->   Operation 11304 'select' 'sum_V_278' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11305 [1/1] (0.00ns)   --->   "%sext_ln859_370 = sext i16 %sum_V_278"   --->   Operation 11305 'sext' 'sext_ln859_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11306 [1/1] (0.00ns)   --->   "%sext_ln859_371 = sext i16 %tp_V_560"   --->   Operation 11306 'sext' 'sext_ln859_371' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11307 [1/1] (0.85ns)   --->   "%ret_V_188 = add i17 %sext_ln859_371, i17 %sext_ln859_370"   --->   Operation 11307 'add' 'ret_V_188' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11308 [1/1] (0.00ns)   --->   "%p_Result_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_188, i32 16"   --->   Operation 11308 'bitselect' 'p_Result_940' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11309 [1/1] (0.85ns)   --->   "%sum_V_279 = add i16 %tp_V_560, i16 %sum_V_278"   --->   Operation 11309 'add' 'sum_V_279' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11310 [1/1] (0.00ns)   --->   "%p_Result_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_279, i32 15"   --->   Operation 11310 'bitselect' 'p_Result_941' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11311 [1/1] (0.00ns) (grouped into LUT with out node sum_V_280)   --->   "%xor_ln941_559 = xor i1 %p_Result_940, i1 1"   --->   Operation 11311 'xor' 'xor_ln941_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11312 [1/1] (0.00ns) (grouped into LUT with out node sum_V_280)   --->   "%overflow_372 = and i1 %p_Result_941, i1 %xor_ln941_559"   --->   Operation 11312 'and' 'overflow_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11313 [1/1] (0.00ns) (grouped into LUT with out node sum_V_280)   --->   "%xor_ln348_185 = xor i1 %p_Result_940, i1 %p_Result_941"   --->   Operation 11313 'xor' 'xor_ln348_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11314 [1/1] (0.00ns) (grouped into LUT with out node sum_V_280)   --->   "%select_ln392_559 = select i1 %overflow_372, i16 32767, i16 32768"   --->   Operation 11314 'select' 'select_ln392_559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11315 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_280 = select i1 %xor_ln348_185, i16 %select_ln392_559, i16 %sum_V_279"   --->   Operation 11315 'select' 'sum_V_280' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11316 [1/1] (0.00ns)   --->   "%sext_ln859_372 = sext i16 %sum_V_280"   --->   Operation 11316 'sext' 'sext_ln859_372' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11317 [1/1] (0.00ns)   --->   "%sext_ln859_373 = sext i16 %tp_V_563"   --->   Operation 11317 'sext' 'sext_ln859_373' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11318 [1/1] (0.85ns)   --->   "%ret_V_189 = add i17 %sext_ln859_373, i17 %sext_ln859_372"   --->   Operation 11318 'add' 'ret_V_189' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11319 [1/1] (0.00ns)   --->   "%p_Result_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_189, i32 16"   --->   Operation 11319 'bitselect' 'p_Result_945' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11320 [1/1] (0.85ns)   --->   "%sum_V_281 = add i16 %tp_V_563, i16 %sum_V_280"   --->   Operation 11320 'add' 'sum_V_281' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11321 [1/1] (0.00ns)   --->   "%p_Result_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_281, i32 15"   --->   Operation 11321 'bitselect' 'p_Result_946' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11322 [1/1] (0.00ns)   --->   "%sext_ln859_376 = sext i16 %tp_V_566"   --->   Operation 11322 'sext' 'sext_ln859_376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11323 [1/1] (0.00ns)   --->   "%sext_ln859_377 = sext i16 %tp_V_569"   --->   Operation 11323 'sext' 'sext_ln859_377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11324 [1/1] (0.85ns)   --->   "%ret_V_191 = add i17 %sext_ln859_377, i17 %sext_ln859_376"   --->   Operation 11324 'add' 'ret_V_191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11325 [1/1] (0.00ns)   --->   "%p_Result_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_191, i32 16"   --->   Operation 11325 'bitselect' 'p_Result_955' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11326 [1/1] (0.85ns)   --->   "%sum_V_283 = add i16 %tp_V_569, i16 %tp_V_566"   --->   Operation 11326 'add' 'sum_V_283' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11327 [1/1] (0.00ns)   --->   "%p_Result_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_283, i32 15"   --->   Operation 11327 'bitselect' 'p_Result_956' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11328 [1/1] (0.00ns) (grouped into LUT with out node sum_V_284)   --->   "%xor_ln941_568 = xor i1 %p_Result_955, i1 1"   --->   Operation 11328 'xor' 'xor_ln941_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11329 [1/1] (0.00ns) (grouped into LUT with out node sum_V_284)   --->   "%overflow_378 = and i1 %p_Result_956, i1 %xor_ln941_568"   --->   Operation 11329 'and' 'overflow_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11330 [1/1] (0.00ns) (grouped into LUT with out node sum_V_284)   --->   "%xor_ln348_188 = xor i1 %p_Result_955, i1 %p_Result_956"   --->   Operation 11330 'xor' 'xor_ln348_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11331 [1/1] (0.00ns) (grouped into LUT with out node sum_V_284)   --->   "%select_ln392_568 = select i1 %overflow_378, i16 32767, i16 32768"   --->   Operation 11331 'select' 'select_ln392_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11332 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_284 = select i1 %xor_ln348_188, i16 %select_ln392_568, i16 %sum_V_283"   --->   Operation 11332 'select' 'sum_V_284' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11333 [1/1] (0.00ns)   --->   "%sext_ln859_378 = sext i16 %sum_V_284"   --->   Operation 11333 'sext' 'sext_ln859_378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11334 [1/1] (0.00ns)   --->   "%sext_ln859_379 = sext i16 %tp_V_572"   --->   Operation 11334 'sext' 'sext_ln859_379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11335 [1/1] (0.85ns)   --->   "%ret_V_192 = add i17 %sext_ln859_379, i17 %sext_ln859_378"   --->   Operation 11335 'add' 'ret_V_192' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11336 [1/1] (0.00ns)   --->   "%p_Result_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_192, i32 16"   --->   Operation 11336 'bitselect' 'p_Result_960' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11337 [1/1] (0.85ns)   --->   "%sum_V_285 = add i16 %tp_V_572, i16 %sum_V_284"   --->   Operation 11337 'add' 'sum_V_285' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11338 [1/1] (0.00ns)   --->   "%p_Result_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_285, i32 15"   --->   Operation 11338 'bitselect' 'p_Result_961' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11339 [1/1] (0.00ns) (grouped into LUT with out node sum_V_286)   --->   "%xor_ln941_571 = xor i1 %p_Result_960, i1 1"   --->   Operation 11339 'xor' 'xor_ln941_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11340 [1/1] (0.00ns) (grouped into LUT with out node sum_V_286)   --->   "%overflow_380 = and i1 %p_Result_961, i1 %xor_ln941_571"   --->   Operation 11340 'and' 'overflow_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11341 [1/1] (0.00ns) (grouped into LUT with out node sum_V_286)   --->   "%xor_ln348_189 = xor i1 %p_Result_960, i1 %p_Result_961"   --->   Operation 11341 'xor' 'xor_ln348_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11342 [1/1] (0.00ns) (grouped into LUT with out node sum_V_286)   --->   "%select_ln392_571 = select i1 %overflow_380, i16 32767, i16 32768"   --->   Operation 11342 'select' 'select_ln392_571' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11343 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_286 = select i1 %xor_ln348_189, i16 %select_ln392_571, i16 %sum_V_285"   --->   Operation 11343 'select' 'sum_V_286' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11344 [1/1] (0.00ns)   --->   "%sext_ln859_380 = sext i16 %sum_V_286"   --->   Operation 11344 'sext' 'sext_ln859_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11345 [1/1] (0.00ns)   --->   "%sext_ln859_381 = sext i16 %tp_V_575"   --->   Operation 11345 'sext' 'sext_ln859_381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11346 [1/1] (0.85ns)   --->   "%ret_V_193 = add i17 %sext_ln859_381, i17 %sext_ln859_380"   --->   Operation 11346 'add' 'ret_V_193' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11347 [1/1] (0.00ns)   --->   "%p_Result_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_193, i32 16"   --->   Operation 11347 'bitselect' 'p_Result_965' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11348 [1/1] (0.85ns)   --->   "%sum_V_287 = add i16 %tp_V_575, i16 %sum_V_286"   --->   Operation 11348 'add' 'sum_V_287' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11349 [1/1] (0.00ns)   --->   "%p_Result_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_287, i32 15"   --->   Operation 11349 'bitselect' 'p_Result_966' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11350 [1/1] (0.00ns)   --->   "%sext_ln859_384 = sext i16 %tp_V_578"   --->   Operation 11350 'sext' 'sext_ln859_384' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11351 [1/1] (0.00ns)   --->   "%sext_ln859_385 = sext i16 %tp_V_581"   --->   Operation 11351 'sext' 'sext_ln859_385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11352 [1/1] (0.85ns)   --->   "%ret_V_195 = add i17 %sext_ln859_385, i17 %sext_ln859_384"   --->   Operation 11352 'add' 'ret_V_195' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11353 [1/1] (0.00ns)   --->   "%p_Result_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_195, i32 16"   --->   Operation 11353 'bitselect' 'p_Result_975' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11354 [1/1] (0.85ns)   --->   "%sum_V_289 = add i16 %tp_V_581, i16 %tp_V_578"   --->   Operation 11354 'add' 'sum_V_289' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11355 [1/1] (0.00ns)   --->   "%p_Result_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_289, i32 15"   --->   Operation 11355 'bitselect' 'p_Result_976' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11356 [1/1] (0.00ns) (grouped into LUT with out node sum_V_290)   --->   "%xor_ln941_580 = xor i1 %p_Result_975, i1 1"   --->   Operation 11356 'xor' 'xor_ln941_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11357 [1/1] (0.00ns) (grouped into LUT with out node sum_V_290)   --->   "%overflow_386 = and i1 %p_Result_976, i1 %xor_ln941_580"   --->   Operation 11357 'and' 'overflow_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11358 [1/1] (0.00ns) (grouped into LUT with out node sum_V_290)   --->   "%xor_ln348_192 = xor i1 %p_Result_975, i1 %p_Result_976"   --->   Operation 11358 'xor' 'xor_ln348_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11359 [1/1] (0.00ns) (grouped into LUT with out node sum_V_290)   --->   "%select_ln392_580 = select i1 %overflow_386, i16 32767, i16 32768"   --->   Operation 11359 'select' 'select_ln392_580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11360 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_290 = select i1 %xor_ln348_192, i16 %select_ln392_580, i16 %sum_V_289"   --->   Operation 11360 'select' 'sum_V_290' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11361 [1/1] (0.00ns)   --->   "%sext_ln859_386 = sext i16 %sum_V_290"   --->   Operation 11361 'sext' 'sext_ln859_386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11362 [1/1] (0.00ns)   --->   "%sext_ln859_387 = sext i16 %tp_V_584"   --->   Operation 11362 'sext' 'sext_ln859_387' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11363 [1/1] (0.85ns)   --->   "%ret_V_196 = add i17 %sext_ln859_387, i17 %sext_ln859_386"   --->   Operation 11363 'add' 'ret_V_196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11364 [1/1] (0.00ns)   --->   "%p_Result_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_196, i32 16"   --->   Operation 11364 'bitselect' 'p_Result_980' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11365 [1/1] (0.85ns)   --->   "%sum_V_291 = add i16 %tp_V_584, i16 %sum_V_290"   --->   Operation 11365 'add' 'sum_V_291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11366 [1/1] (0.00ns)   --->   "%p_Result_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_291, i32 15"   --->   Operation 11366 'bitselect' 'p_Result_981' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11367 [1/1] (0.00ns) (grouped into LUT with out node sum_V_292)   --->   "%xor_ln941_583 = xor i1 %p_Result_980, i1 1"   --->   Operation 11367 'xor' 'xor_ln941_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11368 [1/1] (0.00ns) (grouped into LUT with out node sum_V_292)   --->   "%overflow_388 = and i1 %p_Result_981, i1 %xor_ln941_583"   --->   Operation 11368 'and' 'overflow_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11369 [1/1] (0.00ns) (grouped into LUT with out node sum_V_292)   --->   "%xor_ln348_193 = xor i1 %p_Result_980, i1 %p_Result_981"   --->   Operation 11369 'xor' 'xor_ln348_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11370 [1/1] (0.00ns) (grouped into LUT with out node sum_V_292)   --->   "%select_ln392_583 = select i1 %overflow_388, i16 32767, i16 32768"   --->   Operation 11370 'select' 'select_ln392_583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11371 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_292 = select i1 %xor_ln348_193, i16 %select_ln392_583, i16 %sum_V_291"   --->   Operation 11371 'select' 'sum_V_292' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11372 [1/1] (0.00ns)   --->   "%sext_ln859_388 = sext i16 %sum_V_292"   --->   Operation 11372 'sext' 'sext_ln859_388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11373 [1/1] (0.00ns)   --->   "%sext_ln859_389 = sext i16 %tp_V_587"   --->   Operation 11373 'sext' 'sext_ln859_389' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11374 [1/1] (0.85ns)   --->   "%ret_V_197 = add i17 %sext_ln859_389, i17 %sext_ln859_388"   --->   Operation 11374 'add' 'ret_V_197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11375 [1/1] (0.00ns)   --->   "%p_Result_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_197, i32 16"   --->   Operation 11375 'bitselect' 'p_Result_985' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11376 [1/1] (0.85ns)   --->   "%sum_V_293 = add i16 %tp_V_587, i16 %sum_V_292"   --->   Operation 11376 'add' 'sum_V_293' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11377 [1/1] (0.00ns)   --->   "%p_Result_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_293, i32 15"   --->   Operation 11377 'bitselect' 'p_Result_986' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11378 [1/1] (0.00ns)   --->   "%sext_ln859_392 = sext i16 %tp_V_590"   --->   Operation 11378 'sext' 'sext_ln859_392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11379 [1/1] (0.00ns)   --->   "%sext_ln859_393 = sext i16 %tp_V_593"   --->   Operation 11379 'sext' 'sext_ln859_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11380 [1/1] (0.85ns)   --->   "%ret_V_199 = add i17 %sext_ln859_393, i17 %sext_ln859_392"   --->   Operation 11380 'add' 'ret_V_199' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11381 [1/1] (0.00ns)   --->   "%p_Result_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_199, i32 16"   --->   Operation 11381 'bitselect' 'p_Result_995' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11382 [1/1] (0.85ns)   --->   "%sum_V_295 = add i16 %tp_V_593, i16 %tp_V_590"   --->   Operation 11382 'add' 'sum_V_295' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11383 [1/1] (0.00ns)   --->   "%p_Result_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_295, i32 15"   --->   Operation 11383 'bitselect' 'p_Result_996' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11384 [1/1] (0.00ns) (grouped into LUT with out node sum_V_296)   --->   "%xor_ln941_592 = xor i1 %p_Result_995, i1 1"   --->   Operation 11384 'xor' 'xor_ln941_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11385 [1/1] (0.00ns) (grouped into LUT with out node sum_V_296)   --->   "%overflow_394 = and i1 %p_Result_996, i1 %xor_ln941_592"   --->   Operation 11385 'and' 'overflow_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11386 [1/1] (0.00ns) (grouped into LUT with out node sum_V_296)   --->   "%xor_ln348_196 = xor i1 %p_Result_995, i1 %p_Result_996"   --->   Operation 11386 'xor' 'xor_ln348_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11387 [1/1] (0.00ns) (grouped into LUT with out node sum_V_296)   --->   "%select_ln392_592 = select i1 %overflow_394, i16 32767, i16 32768"   --->   Operation 11387 'select' 'select_ln392_592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11388 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_296 = select i1 %xor_ln348_196, i16 %select_ln392_592, i16 %sum_V_295"   --->   Operation 11388 'select' 'sum_V_296' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11389 [1/1] (0.00ns)   --->   "%sext_ln859_394 = sext i16 %sum_V_296"   --->   Operation 11389 'sext' 'sext_ln859_394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11390 [1/1] (0.00ns)   --->   "%sext_ln859_395 = sext i16 %tp_V_596"   --->   Operation 11390 'sext' 'sext_ln859_395' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11391 [1/1] (0.85ns)   --->   "%ret_V_200 = add i17 %sext_ln859_395, i17 %sext_ln859_394"   --->   Operation 11391 'add' 'ret_V_200' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11392 [1/1] (0.00ns)   --->   "%p_Result_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_200, i32 16"   --->   Operation 11392 'bitselect' 'p_Result_1000' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11393 [1/1] (0.85ns)   --->   "%sum_V_297 = add i16 %tp_V_596, i16 %sum_V_296"   --->   Operation 11393 'add' 'sum_V_297' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11394 [1/1] (0.00ns)   --->   "%p_Result_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_297, i32 15"   --->   Operation 11394 'bitselect' 'p_Result_1001' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11395 [1/1] (0.00ns) (grouped into LUT with out node sum_V_298)   --->   "%xor_ln941_595 = xor i1 %p_Result_1000, i1 1"   --->   Operation 11395 'xor' 'xor_ln941_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11396 [1/1] (0.00ns) (grouped into LUT with out node sum_V_298)   --->   "%overflow_396 = and i1 %p_Result_1001, i1 %xor_ln941_595"   --->   Operation 11396 'and' 'overflow_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11397 [1/1] (0.00ns) (grouped into LUT with out node sum_V_298)   --->   "%xor_ln348_197 = xor i1 %p_Result_1000, i1 %p_Result_1001"   --->   Operation 11397 'xor' 'xor_ln348_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11398 [1/1] (0.00ns) (grouped into LUT with out node sum_V_298)   --->   "%select_ln392_595 = select i1 %overflow_396, i16 32767, i16 32768"   --->   Operation 11398 'select' 'select_ln392_595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11399 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_298 = select i1 %xor_ln348_197, i16 %select_ln392_595, i16 %sum_V_297"   --->   Operation 11399 'select' 'sum_V_298' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11400 [1/1] (0.00ns)   --->   "%sext_ln859_396 = sext i16 %sum_V_298"   --->   Operation 11400 'sext' 'sext_ln859_396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11401 [1/1] (0.00ns)   --->   "%sext_ln859_397 = sext i16 %tp_V_599"   --->   Operation 11401 'sext' 'sext_ln859_397' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11402 [1/1] (0.85ns)   --->   "%ret_V_201 = add i17 %sext_ln859_397, i17 %sext_ln859_396"   --->   Operation 11402 'add' 'ret_V_201' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11403 [1/1] (0.00ns)   --->   "%p_Result_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_201, i32 16"   --->   Operation 11403 'bitselect' 'p_Result_1005' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11404 [1/1] (0.85ns)   --->   "%sum_V_299 = add i16 %tp_V_599, i16 %sum_V_298"   --->   Operation 11404 'add' 'sum_V_299' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11405 [1/1] (0.00ns)   --->   "%p_Result_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_299, i32 15"   --->   Operation 11405 'bitselect' 'p_Result_1006' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11406 [1/1] (0.00ns)   --->   "%sext_ln859_400 = sext i16 %tp_V_602"   --->   Operation 11406 'sext' 'sext_ln859_400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11407 [1/1] (0.00ns)   --->   "%sext_ln859_401 = sext i16 %tp_V_605"   --->   Operation 11407 'sext' 'sext_ln859_401' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11408 [1/1] (0.85ns)   --->   "%ret_V_203 = add i17 %sext_ln859_401, i17 %sext_ln859_400"   --->   Operation 11408 'add' 'ret_V_203' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11409 [1/1] (0.00ns)   --->   "%p_Result_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_203, i32 16"   --->   Operation 11409 'bitselect' 'p_Result_1015' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11410 [1/1] (0.85ns)   --->   "%sum_V_301 = add i16 %tp_V_605, i16 %tp_V_602"   --->   Operation 11410 'add' 'sum_V_301' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11411 [1/1] (0.00ns)   --->   "%p_Result_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_301, i32 15"   --->   Operation 11411 'bitselect' 'p_Result_1016' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11412 [1/1] (0.00ns) (grouped into LUT with out node sum_V_302)   --->   "%xor_ln941_604 = xor i1 %p_Result_1015, i1 1"   --->   Operation 11412 'xor' 'xor_ln941_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11413 [1/1] (0.00ns) (grouped into LUT with out node sum_V_302)   --->   "%overflow_402 = and i1 %p_Result_1016, i1 %xor_ln941_604"   --->   Operation 11413 'and' 'overflow_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11414 [1/1] (0.00ns) (grouped into LUT with out node sum_V_302)   --->   "%xor_ln348_200 = xor i1 %p_Result_1015, i1 %p_Result_1016"   --->   Operation 11414 'xor' 'xor_ln348_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11415 [1/1] (0.00ns) (grouped into LUT with out node sum_V_302)   --->   "%select_ln392_604 = select i1 %overflow_402, i16 32767, i16 32768"   --->   Operation 11415 'select' 'select_ln392_604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11416 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_302 = select i1 %xor_ln348_200, i16 %select_ln392_604, i16 %sum_V_301"   --->   Operation 11416 'select' 'sum_V_302' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11417 [1/1] (0.00ns)   --->   "%sext_ln859_402 = sext i16 %sum_V_302"   --->   Operation 11417 'sext' 'sext_ln859_402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11418 [1/1] (0.00ns)   --->   "%sext_ln859_403 = sext i16 %tp_V_608"   --->   Operation 11418 'sext' 'sext_ln859_403' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11419 [1/1] (0.85ns)   --->   "%ret_V_204 = add i17 %sext_ln859_403, i17 %sext_ln859_402"   --->   Operation 11419 'add' 'ret_V_204' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11420 [1/1] (0.00ns)   --->   "%p_Result_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_204, i32 16"   --->   Operation 11420 'bitselect' 'p_Result_1020' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11421 [1/1] (0.85ns)   --->   "%sum_V_303 = add i16 %tp_V_608, i16 %sum_V_302"   --->   Operation 11421 'add' 'sum_V_303' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11422 [1/1] (0.00ns)   --->   "%p_Result_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_303, i32 15"   --->   Operation 11422 'bitselect' 'p_Result_1021' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11423 [1/1] (0.00ns) (grouped into LUT with out node sum_V_304)   --->   "%xor_ln941_607 = xor i1 %p_Result_1020, i1 1"   --->   Operation 11423 'xor' 'xor_ln941_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11424 [1/1] (0.00ns) (grouped into LUT with out node sum_V_304)   --->   "%overflow_404 = and i1 %p_Result_1021, i1 %xor_ln941_607"   --->   Operation 11424 'and' 'overflow_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11425 [1/1] (0.00ns) (grouped into LUT with out node sum_V_304)   --->   "%xor_ln348_201 = xor i1 %p_Result_1020, i1 %p_Result_1021"   --->   Operation 11425 'xor' 'xor_ln348_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11426 [1/1] (0.00ns) (grouped into LUT with out node sum_V_304)   --->   "%select_ln392_607 = select i1 %overflow_404, i16 32767, i16 32768"   --->   Operation 11426 'select' 'select_ln392_607' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11427 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_304 = select i1 %xor_ln348_201, i16 %select_ln392_607, i16 %sum_V_303"   --->   Operation 11427 'select' 'sum_V_304' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11428 [1/1] (0.00ns)   --->   "%sext_ln859_404 = sext i16 %sum_V_304"   --->   Operation 11428 'sext' 'sext_ln859_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11429 [1/1] (0.00ns)   --->   "%sext_ln859_405 = sext i16 %tp_V_611"   --->   Operation 11429 'sext' 'sext_ln859_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11430 [1/1] (0.85ns)   --->   "%ret_V_205 = add i17 %sext_ln859_405, i17 %sext_ln859_404"   --->   Operation 11430 'add' 'ret_V_205' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11431 [1/1] (0.00ns)   --->   "%p_Result_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_205, i32 16"   --->   Operation 11431 'bitselect' 'p_Result_1025' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11432 [1/1] (0.85ns)   --->   "%sum_V_305 = add i16 %tp_V_611, i16 %sum_V_304"   --->   Operation 11432 'add' 'sum_V_305' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11433 [1/1] (0.00ns)   --->   "%p_Result_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_305, i32 15"   --->   Operation 11433 'bitselect' 'p_Result_1026' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11434 [1/1] (0.00ns)   --->   "%sext_ln859_408 = sext i16 %tp_V_614"   --->   Operation 11434 'sext' 'sext_ln859_408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11435 [1/1] (0.00ns)   --->   "%sext_ln859_409 = sext i16 %tp_V_617"   --->   Operation 11435 'sext' 'sext_ln859_409' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11436 [1/1] (0.85ns)   --->   "%ret_V_207 = add i17 %sext_ln859_409, i17 %sext_ln859_408"   --->   Operation 11436 'add' 'ret_V_207' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11437 [1/1] (0.00ns)   --->   "%p_Result_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_207, i32 16"   --->   Operation 11437 'bitselect' 'p_Result_1035' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11438 [1/1] (0.85ns)   --->   "%sum_V_307 = add i16 %tp_V_617, i16 %tp_V_614"   --->   Operation 11438 'add' 'sum_V_307' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11439 [1/1] (0.00ns)   --->   "%p_Result_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_307, i32 15"   --->   Operation 11439 'bitselect' 'p_Result_1036' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11440 [1/1] (0.00ns) (grouped into LUT with out node sum_V_308)   --->   "%xor_ln941_616 = xor i1 %p_Result_1035, i1 1"   --->   Operation 11440 'xor' 'xor_ln941_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11441 [1/1] (0.00ns) (grouped into LUT with out node sum_V_308)   --->   "%overflow_410 = and i1 %p_Result_1036, i1 %xor_ln941_616"   --->   Operation 11441 'and' 'overflow_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11442 [1/1] (0.00ns) (grouped into LUT with out node sum_V_308)   --->   "%xor_ln348_204 = xor i1 %p_Result_1035, i1 %p_Result_1036"   --->   Operation 11442 'xor' 'xor_ln348_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11443 [1/1] (0.00ns) (grouped into LUT with out node sum_V_308)   --->   "%select_ln392_616 = select i1 %overflow_410, i16 32767, i16 32768"   --->   Operation 11443 'select' 'select_ln392_616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11444 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_308 = select i1 %xor_ln348_204, i16 %select_ln392_616, i16 %sum_V_307"   --->   Operation 11444 'select' 'sum_V_308' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11445 [1/1] (0.00ns)   --->   "%sext_ln859_410 = sext i16 %sum_V_308"   --->   Operation 11445 'sext' 'sext_ln859_410' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11446 [1/1] (0.00ns)   --->   "%sext_ln859_411 = sext i16 %tp_V_620"   --->   Operation 11446 'sext' 'sext_ln859_411' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11447 [1/1] (0.85ns)   --->   "%ret_V_208 = add i17 %sext_ln859_411, i17 %sext_ln859_410"   --->   Operation 11447 'add' 'ret_V_208' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11448 [1/1] (0.00ns)   --->   "%p_Result_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_208, i32 16"   --->   Operation 11448 'bitselect' 'p_Result_1040' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11449 [1/1] (0.85ns)   --->   "%sum_V_309 = add i16 %tp_V_620, i16 %sum_V_308"   --->   Operation 11449 'add' 'sum_V_309' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11450 [1/1] (0.00ns)   --->   "%p_Result_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_309, i32 15"   --->   Operation 11450 'bitselect' 'p_Result_1041' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11451 [1/1] (0.00ns) (grouped into LUT with out node sum_V_310)   --->   "%xor_ln941_619 = xor i1 %p_Result_1040, i1 1"   --->   Operation 11451 'xor' 'xor_ln941_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11452 [1/1] (0.00ns) (grouped into LUT with out node sum_V_310)   --->   "%overflow_412 = and i1 %p_Result_1041, i1 %xor_ln941_619"   --->   Operation 11452 'and' 'overflow_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11453 [1/1] (0.00ns) (grouped into LUT with out node sum_V_310)   --->   "%xor_ln348_205 = xor i1 %p_Result_1040, i1 %p_Result_1041"   --->   Operation 11453 'xor' 'xor_ln348_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11454 [1/1] (0.00ns) (grouped into LUT with out node sum_V_310)   --->   "%select_ln392_619 = select i1 %overflow_412, i16 32767, i16 32768"   --->   Operation 11454 'select' 'select_ln392_619' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11455 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_310 = select i1 %xor_ln348_205, i16 %select_ln392_619, i16 %sum_V_309"   --->   Operation 11455 'select' 'sum_V_310' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11456 [1/1] (0.00ns)   --->   "%sext_ln859_412 = sext i16 %sum_V_310"   --->   Operation 11456 'sext' 'sext_ln859_412' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11457 [1/1] (0.00ns)   --->   "%sext_ln859_413 = sext i16 %tp_V_623"   --->   Operation 11457 'sext' 'sext_ln859_413' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11458 [1/1] (0.85ns)   --->   "%ret_V_209 = add i17 %sext_ln859_413, i17 %sext_ln859_412"   --->   Operation 11458 'add' 'ret_V_209' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11459 [1/1] (0.00ns)   --->   "%p_Result_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_209, i32 16"   --->   Operation 11459 'bitselect' 'p_Result_1045' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11460 [1/1] (0.85ns)   --->   "%sum_V_311 = add i16 %tp_V_623, i16 %sum_V_310"   --->   Operation 11460 'add' 'sum_V_311' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11461 [1/1] (0.00ns)   --->   "%p_Result_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_311, i32 15"   --->   Operation 11461 'bitselect' 'p_Result_1046' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11462 [1/1] (0.00ns)   --->   "%sext_ln859_416 = sext i16 %tp_V_626"   --->   Operation 11462 'sext' 'sext_ln859_416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11463 [1/1] (0.00ns)   --->   "%sext_ln859_417 = sext i16 %tp_V_629"   --->   Operation 11463 'sext' 'sext_ln859_417' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11464 [1/1] (0.85ns)   --->   "%ret_V_211 = add i17 %sext_ln859_417, i17 %sext_ln859_416"   --->   Operation 11464 'add' 'ret_V_211' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11465 [1/1] (0.00ns)   --->   "%p_Result_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_211, i32 16"   --->   Operation 11465 'bitselect' 'p_Result_1055' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11466 [1/1] (0.85ns)   --->   "%sum_V_313 = add i16 %tp_V_629, i16 %tp_V_626"   --->   Operation 11466 'add' 'sum_V_313' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11467 [1/1] (0.00ns)   --->   "%p_Result_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_313, i32 15"   --->   Operation 11467 'bitselect' 'p_Result_1056' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11468 [1/1] (0.00ns) (grouped into LUT with out node sum_V_314)   --->   "%xor_ln941_628 = xor i1 %p_Result_1055, i1 1"   --->   Operation 11468 'xor' 'xor_ln941_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11469 [1/1] (0.00ns) (grouped into LUT with out node sum_V_314)   --->   "%overflow_418 = and i1 %p_Result_1056, i1 %xor_ln941_628"   --->   Operation 11469 'and' 'overflow_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11470 [1/1] (0.00ns) (grouped into LUT with out node sum_V_314)   --->   "%xor_ln348_208 = xor i1 %p_Result_1055, i1 %p_Result_1056"   --->   Operation 11470 'xor' 'xor_ln348_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11471 [1/1] (0.00ns) (grouped into LUT with out node sum_V_314)   --->   "%select_ln392_628 = select i1 %overflow_418, i16 32767, i16 32768"   --->   Operation 11471 'select' 'select_ln392_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11472 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_314 = select i1 %xor_ln348_208, i16 %select_ln392_628, i16 %sum_V_313"   --->   Operation 11472 'select' 'sum_V_314' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11473 [1/1] (0.00ns)   --->   "%sext_ln859_418 = sext i16 %sum_V_314"   --->   Operation 11473 'sext' 'sext_ln859_418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11474 [1/1] (0.00ns)   --->   "%sext_ln859_419 = sext i16 %tp_V_632"   --->   Operation 11474 'sext' 'sext_ln859_419' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11475 [1/1] (0.85ns)   --->   "%ret_V_212 = add i17 %sext_ln859_419, i17 %sext_ln859_418"   --->   Operation 11475 'add' 'ret_V_212' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11476 [1/1] (0.00ns)   --->   "%p_Result_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_212, i32 16"   --->   Operation 11476 'bitselect' 'p_Result_1060' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11477 [1/1] (0.85ns)   --->   "%sum_V_315 = add i16 %tp_V_632, i16 %sum_V_314"   --->   Operation 11477 'add' 'sum_V_315' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11478 [1/1] (0.00ns)   --->   "%p_Result_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_315, i32 15"   --->   Operation 11478 'bitselect' 'p_Result_1061' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11479 [1/1] (0.00ns) (grouped into LUT with out node sum_V_316)   --->   "%xor_ln941_631 = xor i1 %p_Result_1060, i1 1"   --->   Operation 11479 'xor' 'xor_ln941_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11480 [1/1] (0.00ns) (grouped into LUT with out node sum_V_316)   --->   "%overflow_420 = and i1 %p_Result_1061, i1 %xor_ln941_631"   --->   Operation 11480 'and' 'overflow_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11481 [1/1] (0.00ns) (grouped into LUT with out node sum_V_316)   --->   "%xor_ln348_209 = xor i1 %p_Result_1060, i1 %p_Result_1061"   --->   Operation 11481 'xor' 'xor_ln348_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11482 [1/1] (0.00ns) (grouped into LUT with out node sum_V_316)   --->   "%select_ln392_631 = select i1 %overflow_420, i16 32767, i16 32768"   --->   Operation 11482 'select' 'select_ln392_631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11483 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_316 = select i1 %xor_ln348_209, i16 %select_ln392_631, i16 %sum_V_315"   --->   Operation 11483 'select' 'sum_V_316' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11484 [1/1] (0.00ns)   --->   "%sext_ln859_420 = sext i16 %sum_V_316"   --->   Operation 11484 'sext' 'sext_ln859_420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11485 [1/1] (0.00ns)   --->   "%sext_ln859_421 = sext i16 %tp_V_635"   --->   Operation 11485 'sext' 'sext_ln859_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11486 [1/1] (0.85ns)   --->   "%ret_V_213 = add i17 %sext_ln859_421, i17 %sext_ln859_420"   --->   Operation 11486 'add' 'ret_V_213' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11487 [1/1] (0.00ns)   --->   "%p_Result_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_213, i32 16"   --->   Operation 11487 'bitselect' 'p_Result_1065' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11488 [1/1] (0.85ns)   --->   "%sum_V_317 = add i16 %tp_V_635, i16 %sum_V_316"   --->   Operation 11488 'add' 'sum_V_317' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11489 [1/1] (0.00ns)   --->   "%p_Result_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_317, i32 15"   --->   Operation 11489 'bitselect' 'p_Result_1066' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11490 [1/1] (0.00ns)   --->   "%sext_ln859_424 = sext i16 %tp_V_638"   --->   Operation 11490 'sext' 'sext_ln859_424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11491 [1/1] (0.00ns)   --->   "%sext_ln859_425 = sext i16 %tp_V_641"   --->   Operation 11491 'sext' 'sext_ln859_425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11492 [1/1] (0.85ns)   --->   "%ret_V_215 = add i17 %sext_ln859_425, i17 %sext_ln859_424"   --->   Operation 11492 'add' 'ret_V_215' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11493 [1/1] (0.00ns)   --->   "%p_Result_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_215, i32 16"   --->   Operation 11493 'bitselect' 'p_Result_1075' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11494 [1/1] (0.85ns)   --->   "%sum_V_319 = add i16 %tp_V_641, i16 %tp_V_638"   --->   Operation 11494 'add' 'sum_V_319' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11495 [1/1] (0.00ns)   --->   "%p_Result_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_319, i32 15"   --->   Operation 11495 'bitselect' 'p_Result_1076' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11496 [1/1] (0.00ns) (grouped into LUT with out node sum_V_320)   --->   "%xor_ln941_640 = xor i1 %p_Result_1075, i1 1"   --->   Operation 11496 'xor' 'xor_ln941_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11497 [1/1] (0.00ns) (grouped into LUT with out node sum_V_320)   --->   "%overflow_426 = and i1 %p_Result_1076, i1 %xor_ln941_640"   --->   Operation 11497 'and' 'overflow_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11498 [1/1] (0.00ns) (grouped into LUT with out node sum_V_320)   --->   "%xor_ln348_212 = xor i1 %p_Result_1075, i1 %p_Result_1076"   --->   Operation 11498 'xor' 'xor_ln348_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11499 [1/1] (0.00ns) (grouped into LUT with out node sum_V_320)   --->   "%select_ln392_640 = select i1 %overflow_426, i16 32767, i16 32768"   --->   Operation 11499 'select' 'select_ln392_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11500 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_320 = select i1 %xor_ln348_212, i16 %select_ln392_640, i16 %sum_V_319"   --->   Operation 11500 'select' 'sum_V_320' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11501 [1/1] (0.00ns)   --->   "%sext_ln859_426 = sext i16 %sum_V_320"   --->   Operation 11501 'sext' 'sext_ln859_426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11502 [1/1] (0.00ns)   --->   "%sext_ln859_427 = sext i16 %tp_V_644"   --->   Operation 11502 'sext' 'sext_ln859_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11503 [1/1] (0.85ns)   --->   "%ret_V_216 = add i17 %sext_ln859_427, i17 %sext_ln859_426"   --->   Operation 11503 'add' 'ret_V_216' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11504 [1/1] (0.00ns)   --->   "%p_Result_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_216, i32 16"   --->   Operation 11504 'bitselect' 'p_Result_1080' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11505 [1/1] (0.85ns)   --->   "%sum_V_321 = add i16 %tp_V_644, i16 %sum_V_320"   --->   Operation 11505 'add' 'sum_V_321' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11506 [1/1] (0.00ns)   --->   "%p_Result_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_321, i32 15"   --->   Operation 11506 'bitselect' 'p_Result_1081' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11507 [1/1] (0.00ns) (grouped into LUT with out node sum_V_322)   --->   "%xor_ln941_643 = xor i1 %p_Result_1080, i1 1"   --->   Operation 11507 'xor' 'xor_ln941_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11508 [1/1] (0.00ns) (grouped into LUT with out node sum_V_322)   --->   "%overflow_428 = and i1 %p_Result_1081, i1 %xor_ln941_643"   --->   Operation 11508 'and' 'overflow_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11509 [1/1] (0.00ns) (grouped into LUT with out node sum_V_322)   --->   "%xor_ln348_213 = xor i1 %p_Result_1080, i1 %p_Result_1081"   --->   Operation 11509 'xor' 'xor_ln348_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11510 [1/1] (0.00ns) (grouped into LUT with out node sum_V_322)   --->   "%select_ln392_643 = select i1 %overflow_428, i16 32767, i16 32768"   --->   Operation 11510 'select' 'select_ln392_643' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11511 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_322 = select i1 %xor_ln348_213, i16 %select_ln392_643, i16 %sum_V_321"   --->   Operation 11511 'select' 'sum_V_322' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11512 [1/1] (0.00ns)   --->   "%sext_ln859_428 = sext i16 %sum_V_322"   --->   Operation 11512 'sext' 'sext_ln859_428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11513 [1/1] (0.00ns)   --->   "%sext_ln859_429 = sext i16 %tp_V_647"   --->   Operation 11513 'sext' 'sext_ln859_429' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11514 [1/1] (0.85ns)   --->   "%ret_V_217 = add i17 %sext_ln859_429, i17 %sext_ln859_428"   --->   Operation 11514 'add' 'ret_V_217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11515 [1/1] (0.00ns)   --->   "%p_Result_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_217, i32 16"   --->   Operation 11515 'bitselect' 'p_Result_1085' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11516 [1/1] (0.85ns)   --->   "%sum_V_323 = add i16 %tp_V_647, i16 %sum_V_322"   --->   Operation 11516 'add' 'sum_V_323' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11517 [1/1] (0.00ns)   --->   "%p_Result_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_323, i32 15"   --->   Operation 11517 'bitselect' 'p_Result_1086' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11518 [1/1] (0.00ns)   --->   "%sext_ln859_432 = sext i16 %tp_V_650"   --->   Operation 11518 'sext' 'sext_ln859_432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11519 [1/1] (0.00ns)   --->   "%sext_ln859_433 = sext i16 %tp_V_653"   --->   Operation 11519 'sext' 'sext_ln859_433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11520 [1/1] (0.85ns)   --->   "%ret_V_219 = add i17 %sext_ln859_433, i17 %sext_ln859_432"   --->   Operation 11520 'add' 'ret_V_219' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11521 [1/1] (0.00ns)   --->   "%p_Result_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_219, i32 16"   --->   Operation 11521 'bitselect' 'p_Result_1095' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11522 [1/1] (0.85ns)   --->   "%sum_V_325 = add i16 %tp_V_653, i16 %tp_V_650"   --->   Operation 11522 'add' 'sum_V_325' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11523 [1/1] (0.00ns)   --->   "%p_Result_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_325, i32 15"   --->   Operation 11523 'bitselect' 'p_Result_1096' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11524 [1/1] (0.00ns) (grouped into LUT with out node sum_V_326)   --->   "%xor_ln941_652 = xor i1 %p_Result_1095, i1 1"   --->   Operation 11524 'xor' 'xor_ln941_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11525 [1/1] (0.00ns) (grouped into LUT with out node sum_V_326)   --->   "%overflow_434 = and i1 %p_Result_1096, i1 %xor_ln941_652"   --->   Operation 11525 'and' 'overflow_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11526 [1/1] (0.00ns) (grouped into LUT with out node sum_V_326)   --->   "%xor_ln348_216 = xor i1 %p_Result_1095, i1 %p_Result_1096"   --->   Operation 11526 'xor' 'xor_ln348_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11527 [1/1] (0.00ns) (grouped into LUT with out node sum_V_326)   --->   "%select_ln392_652 = select i1 %overflow_434, i16 32767, i16 32768"   --->   Operation 11527 'select' 'select_ln392_652' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11528 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_326 = select i1 %xor_ln348_216, i16 %select_ln392_652, i16 %sum_V_325"   --->   Operation 11528 'select' 'sum_V_326' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11529 [1/1] (0.00ns)   --->   "%sext_ln859_434 = sext i16 %sum_V_326"   --->   Operation 11529 'sext' 'sext_ln859_434' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11530 [1/1] (0.00ns)   --->   "%sext_ln859_435 = sext i16 %tp_V_656"   --->   Operation 11530 'sext' 'sext_ln859_435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11531 [1/1] (0.85ns)   --->   "%ret_V_220 = add i17 %sext_ln859_435, i17 %sext_ln859_434"   --->   Operation 11531 'add' 'ret_V_220' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11532 [1/1] (0.00ns)   --->   "%p_Result_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_220, i32 16"   --->   Operation 11532 'bitselect' 'p_Result_1100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11533 [1/1] (0.85ns)   --->   "%sum_V_327 = add i16 %tp_V_656, i16 %sum_V_326"   --->   Operation 11533 'add' 'sum_V_327' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11534 [1/1] (0.00ns)   --->   "%p_Result_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_327, i32 15"   --->   Operation 11534 'bitselect' 'p_Result_1101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11535 [1/1] (0.00ns) (grouped into LUT with out node sum_V_328)   --->   "%xor_ln941_655 = xor i1 %p_Result_1100, i1 1"   --->   Operation 11535 'xor' 'xor_ln941_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11536 [1/1] (0.00ns) (grouped into LUT with out node sum_V_328)   --->   "%overflow_436 = and i1 %p_Result_1101, i1 %xor_ln941_655"   --->   Operation 11536 'and' 'overflow_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11537 [1/1] (0.00ns) (grouped into LUT with out node sum_V_328)   --->   "%xor_ln348_217 = xor i1 %p_Result_1100, i1 %p_Result_1101"   --->   Operation 11537 'xor' 'xor_ln348_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11538 [1/1] (0.00ns) (grouped into LUT with out node sum_V_328)   --->   "%select_ln392_655 = select i1 %overflow_436, i16 32767, i16 32768"   --->   Operation 11538 'select' 'select_ln392_655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11539 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_328 = select i1 %xor_ln348_217, i16 %select_ln392_655, i16 %sum_V_327"   --->   Operation 11539 'select' 'sum_V_328' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11540 [1/1] (0.00ns)   --->   "%sext_ln859_436 = sext i16 %sum_V_328"   --->   Operation 11540 'sext' 'sext_ln859_436' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11541 [1/1] (0.00ns)   --->   "%sext_ln859_437 = sext i16 %tp_V_659"   --->   Operation 11541 'sext' 'sext_ln859_437' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11542 [1/1] (0.85ns)   --->   "%ret_V_221 = add i17 %sext_ln859_437, i17 %sext_ln859_436"   --->   Operation 11542 'add' 'ret_V_221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11543 [1/1] (0.00ns)   --->   "%p_Result_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_221, i32 16"   --->   Operation 11543 'bitselect' 'p_Result_1105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11544 [1/1] (0.85ns)   --->   "%sum_V_329 = add i16 %tp_V_659, i16 %sum_V_328"   --->   Operation 11544 'add' 'sum_V_329' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11545 [1/1] (0.00ns)   --->   "%p_Result_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_329, i32 15"   --->   Operation 11545 'bitselect' 'p_Result_1106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11546 [1/1] (0.00ns)   --->   "%sext_ln859_440 = sext i16 %tp_V_662"   --->   Operation 11546 'sext' 'sext_ln859_440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11547 [1/1] (0.00ns)   --->   "%sext_ln859_441 = sext i16 %tp_V_665"   --->   Operation 11547 'sext' 'sext_ln859_441' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11548 [1/1] (0.85ns)   --->   "%ret_V_223 = add i17 %sext_ln859_441, i17 %sext_ln859_440"   --->   Operation 11548 'add' 'ret_V_223' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11549 [1/1] (0.00ns)   --->   "%p_Result_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_223, i32 16"   --->   Operation 11549 'bitselect' 'p_Result_1115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11550 [1/1] (0.85ns)   --->   "%sum_V_331 = add i16 %tp_V_665, i16 %tp_V_662"   --->   Operation 11550 'add' 'sum_V_331' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11551 [1/1] (0.00ns)   --->   "%p_Result_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_331, i32 15"   --->   Operation 11551 'bitselect' 'p_Result_1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11552 [1/1] (0.00ns) (grouped into LUT with out node sum_V_332)   --->   "%xor_ln941_664 = xor i1 %p_Result_1115, i1 1"   --->   Operation 11552 'xor' 'xor_ln941_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11553 [1/1] (0.00ns) (grouped into LUT with out node sum_V_332)   --->   "%overflow_442 = and i1 %p_Result_1116, i1 %xor_ln941_664"   --->   Operation 11553 'and' 'overflow_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11554 [1/1] (0.00ns) (grouped into LUT with out node sum_V_332)   --->   "%xor_ln348_220 = xor i1 %p_Result_1115, i1 %p_Result_1116"   --->   Operation 11554 'xor' 'xor_ln348_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11555 [1/1] (0.00ns) (grouped into LUT with out node sum_V_332)   --->   "%select_ln392_664 = select i1 %overflow_442, i16 32767, i16 32768"   --->   Operation 11555 'select' 'select_ln392_664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11556 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_332 = select i1 %xor_ln348_220, i16 %select_ln392_664, i16 %sum_V_331"   --->   Operation 11556 'select' 'sum_V_332' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11557 [1/1] (0.00ns)   --->   "%sext_ln859_442 = sext i16 %sum_V_332"   --->   Operation 11557 'sext' 'sext_ln859_442' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11558 [1/1] (0.00ns)   --->   "%sext_ln859_443 = sext i16 %tp_V_668"   --->   Operation 11558 'sext' 'sext_ln859_443' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11559 [1/1] (0.85ns)   --->   "%ret_V_224 = add i17 %sext_ln859_443, i17 %sext_ln859_442"   --->   Operation 11559 'add' 'ret_V_224' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11560 [1/1] (0.00ns)   --->   "%p_Result_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_224, i32 16"   --->   Operation 11560 'bitselect' 'p_Result_1120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11561 [1/1] (0.85ns)   --->   "%sum_V_333 = add i16 %tp_V_668, i16 %sum_V_332"   --->   Operation 11561 'add' 'sum_V_333' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11562 [1/1] (0.00ns)   --->   "%p_Result_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_333, i32 15"   --->   Operation 11562 'bitselect' 'p_Result_1121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11563 [1/1] (0.00ns) (grouped into LUT with out node sum_V_334)   --->   "%xor_ln941_667 = xor i1 %p_Result_1120, i1 1"   --->   Operation 11563 'xor' 'xor_ln941_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11564 [1/1] (0.00ns) (grouped into LUT with out node sum_V_334)   --->   "%overflow_444 = and i1 %p_Result_1121, i1 %xor_ln941_667"   --->   Operation 11564 'and' 'overflow_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11565 [1/1] (0.00ns) (grouped into LUT with out node sum_V_334)   --->   "%xor_ln348_221 = xor i1 %p_Result_1120, i1 %p_Result_1121"   --->   Operation 11565 'xor' 'xor_ln348_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11566 [1/1] (0.00ns) (grouped into LUT with out node sum_V_334)   --->   "%select_ln392_667 = select i1 %overflow_444, i16 32767, i16 32768"   --->   Operation 11566 'select' 'select_ln392_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11567 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_334 = select i1 %xor_ln348_221, i16 %select_ln392_667, i16 %sum_V_333"   --->   Operation 11567 'select' 'sum_V_334' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11568 [1/1] (0.00ns)   --->   "%sext_ln859_444 = sext i16 %sum_V_334"   --->   Operation 11568 'sext' 'sext_ln859_444' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11569 [1/1] (0.00ns)   --->   "%sext_ln859_445 = sext i16 %tp_V_671"   --->   Operation 11569 'sext' 'sext_ln859_445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11570 [1/1] (0.85ns)   --->   "%ret_V_225 = add i17 %sext_ln859_445, i17 %sext_ln859_444"   --->   Operation 11570 'add' 'ret_V_225' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11571 [1/1] (0.00ns)   --->   "%p_Result_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_225, i32 16"   --->   Operation 11571 'bitselect' 'p_Result_1125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11572 [1/1] (0.85ns)   --->   "%sum_V_335 = add i16 %tp_V_671, i16 %sum_V_334"   --->   Operation 11572 'add' 'sum_V_335' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11573 [1/1] (0.00ns)   --->   "%p_Result_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_335, i32 15"   --->   Operation 11573 'bitselect' 'p_Result_1126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11574 [1/1] (0.00ns)   --->   "%sext_ln859_448 = sext i16 %tp_V_674"   --->   Operation 11574 'sext' 'sext_ln859_448' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11575 [1/1] (0.00ns)   --->   "%sext_ln859_449 = sext i16 %tp_V_677"   --->   Operation 11575 'sext' 'sext_ln859_449' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11576 [1/1] (0.85ns)   --->   "%ret_V_227 = add i17 %sext_ln859_449, i17 %sext_ln859_448"   --->   Operation 11576 'add' 'ret_V_227' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11577 [1/1] (0.00ns)   --->   "%p_Result_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_227, i32 16"   --->   Operation 11577 'bitselect' 'p_Result_1135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11578 [1/1] (0.85ns)   --->   "%sum_V_337 = add i16 %tp_V_677, i16 %tp_V_674"   --->   Operation 11578 'add' 'sum_V_337' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11579 [1/1] (0.00ns)   --->   "%p_Result_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_337, i32 15"   --->   Operation 11579 'bitselect' 'p_Result_1136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11580 [1/1] (0.00ns) (grouped into LUT with out node sum_V_338)   --->   "%xor_ln941_676 = xor i1 %p_Result_1135, i1 1"   --->   Operation 11580 'xor' 'xor_ln941_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11581 [1/1] (0.00ns) (grouped into LUT with out node sum_V_338)   --->   "%overflow_450 = and i1 %p_Result_1136, i1 %xor_ln941_676"   --->   Operation 11581 'and' 'overflow_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11582 [1/1] (0.00ns) (grouped into LUT with out node sum_V_338)   --->   "%xor_ln348_224 = xor i1 %p_Result_1135, i1 %p_Result_1136"   --->   Operation 11582 'xor' 'xor_ln348_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11583 [1/1] (0.00ns) (grouped into LUT with out node sum_V_338)   --->   "%select_ln392_676 = select i1 %overflow_450, i16 32767, i16 32768"   --->   Operation 11583 'select' 'select_ln392_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11584 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_338 = select i1 %xor_ln348_224, i16 %select_ln392_676, i16 %sum_V_337"   --->   Operation 11584 'select' 'sum_V_338' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11585 [1/1] (0.00ns)   --->   "%sext_ln859_450 = sext i16 %sum_V_338"   --->   Operation 11585 'sext' 'sext_ln859_450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11586 [1/1] (0.00ns)   --->   "%sext_ln859_451 = sext i16 %tp_V_680"   --->   Operation 11586 'sext' 'sext_ln859_451' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11587 [1/1] (0.85ns)   --->   "%ret_V_228 = add i17 %sext_ln859_451, i17 %sext_ln859_450"   --->   Operation 11587 'add' 'ret_V_228' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11588 [1/1] (0.00ns)   --->   "%p_Result_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_228, i32 16"   --->   Operation 11588 'bitselect' 'p_Result_1140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11589 [1/1] (0.85ns)   --->   "%sum_V_339 = add i16 %tp_V_680, i16 %sum_V_338"   --->   Operation 11589 'add' 'sum_V_339' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11590 [1/1] (0.00ns)   --->   "%p_Result_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_339, i32 15"   --->   Operation 11590 'bitselect' 'p_Result_1141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11591 [1/1] (0.00ns) (grouped into LUT with out node sum_V_340)   --->   "%xor_ln941_679 = xor i1 %p_Result_1140, i1 1"   --->   Operation 11591 'xor' 'xor_ln941_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11592 [1/1] (0.00ns) (grouped into LUT with out node sum_V_340)   --->   "%overflow_452 = and i1 %p_Result_1141, i1 %xor_ln941_679"   --->   Operation 11592 'and' 'overflow_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11593 [1/1] (0.00ns) (grouped into LUT with out node sum_V_340)   --->   "%xor_ln348_225 = xor i1 %p_Result_1140, i1 %p_Result_1141"   --->   Operation 11593 'xor' 'xor_ln348_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11594 [1/1] (0.00ns) (grouped into LUT with out node sum_V_340)   --->   "%select_ln392_679 = select i1 %overflow_452, i16 32767, i16 32768"   --->   Operation 11594 'select' 'select_ln392_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11595 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_340 = select i1 %xor_ln348_225, i16 %select_ln392_679, i16 %sum_V_339"   --->   Operation 11595 'select' 'sum_V_340' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11596 [1/1] (0.00ns)   --->   "%sext_ln859_452 = sext i16 %sum_V_340"   --->   Operation 11596 'sext' 'sext_ln859_452' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11597 [1/1] (0.00ns)   --->   "%sext_ln859_453 = sext i16 %tp_V_683"   --->   Operation 11597 'sext' 'sext_ln859_453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11598 [1/1] (0.85ns)   --->   "%ret_V_229 = add i17 %sext_ln859_453, i17 %sext_ln859_452"   --->   Operation 11598 'add' 'ret_V_229' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11599 [1/1] (0.00ns)   --->   "%p_Result_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_229, i32 16"   --->   Operation 11599 'bitselect' 'p_Result_1145' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11600 [1/1] (0.85ns)   --->   "%sum_V_341 = add i16 %tp_V_683, i16 %sum_V_340"   --->   Operation 11600 'add' 'sum_V_341' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11601 [1/1] (0.00ns)   --->   "%p_Result_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_341, i32 15"   --->   Operation 11601 'bitselect' 'p_Result_1146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11602 [1/1] (0.00ns)   --->   "%sext_ln859_456 = sext i16 %tp_V_686"   --->   Operation 11602 'sext' 'sext_ln859_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11603 [1/1] (0.00ns)   --->   "%sext_ln859_457 = sext i16 %tp_V_689"   --->   Operation 11603 'sext' 'sext_ln859_457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11604 [1/1] (0.85ns)   --->   "%ret_V_231 = add i17 %sext_ln859_457, i17 %sext_ln859_456"   --->   Operation 11604 'add' 'ret_V_231' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11605 [1/1] (0.00ns)   --->   "%p_Result_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_231, i32 16"   --->   Operation 11605 'bitselect' 'p_Result_1155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11606 [1/1] (0.85ns)   --->   "%sum_V_343 = add i16 %tp_V_689, i16 %tp_V_686"   --->   Operation 11606 'add' 'sum_V_343' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11607 [1/1] (0.00ns)   --->   "%p_Result_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_343, i32 15"   --->   Operation 11607 'bitselect' 'p_Result_1156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11608 [1/1] (0.00ns) (grouped into LUT with out node sum_V_344)   --->   "%xor_ln941_688 = xor i1 %p_Result_1155, i1 1"   --->   Operation 11608 'xor' 'xor_ln941_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11609 [1/1] (0.00ns) (grouped into LUT with out node sum_V_344)   --->   "%overflow_458 = and i1 %p_Result_1156, i1 %xor_ln941_688"   --->   Operation 11609 'and' 'overflow_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11610 [1/1] (0.00ns) (grouped into LUT with out node sum_V_344)   --->   "%xor_ln348_228 = xor i1 %p_Result_1155, i1 %p_Result_1156"   --->   Operation 11610 'xor' 'xor_ln348_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11611 [1/1] (0.00ns) (grouped into LUT with out node sum_V_344)   --->   "%select_ln392_688 = select i1 %overflow_458, i16 32767, i16 32768"   --->   Operation 11611 'select' 'select_ln392_688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11612 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_344 = select i1 %xor_ln348_228, i16 %select_ln392_688, i16 %sum_V_343"   --->   Operation 11612 'select' 'sum_V_344' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11613 [1/1] (0.00ns)   --->   "%sext_ln859_458 = sext i16 %sum_V_344"   --->   Operation 11613 'sext' 'sext_ln859_458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11614 [1/1] (0.00ns)   --->   "%sext_ln859_459 = sext i16 %tp_V_692"   --->   Operation 11614 'sext' 'sext_ln859_459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11615 [1/1] (0.85ns)   --->   "%ret_V_232 = add i17 %sext_ln859_459, i17 %sext_ln859_458"   --->   Operation 11615 'add' 'ret_V_232' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11616 [1/1] (0.00ns)   --->   "%p_Result_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_232, i32 16"   --->   Operation 11616 'bitselect' 'p_Result_1160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11617 [1/1] (0.85ns)   --->   "%sum_V_345 = add i16 %tp_V_692, i16 %sum_V_344"   --->   Operation 11617 'add' 'sum_V_345' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11618 [1/1] (0.00ns)   --->   "%p_Result_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_345, i32 15"   --->   Operation 11618 'bitselect' 'p_Result_1161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11619 [1/1] (0.00ns) (grouped into LUT with out node sum_V_346)   --->   "%xor_ln941_691 = xor i1 %p_Result_1160, i1 1"   --->   Operation 11619 'xor' 'xor_ln941_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11620 [1/1] (0.00ns) (grouped into LUT with out node sum_V_346)   --->   "%overflow_460 = and i1 %p_Result_1161, i1 %xor_ln941_691"   --->   Operation 11620 'and' 'overflow_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11621 [1/1] (0.00ns) (grouped into LUT with out node sum_V_346)   --->   "%xor_ln348_229 = xor i1 %p_Result_1160, i1 %p_Result_1161"   --->   Operation 11621 'xor' 'xor_ln348_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11622 [1/1] (0.00ns) (grouped into LUT with out node sum_V_346)   --->   "%select_ln392_691 = select i1 %overflow_460, i16 32767, i16 32768"   --->   Operation 11622 'select' 'select_ln392_691' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11623 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_346 = select i1 %xor_ln348_229, i16 %select_ln392_691, i16 %sum_V_345"   --->   Operation 11623 'select' 'sum_V_346' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11624 [1/1] (0.00ns)   --->   "%sext_ln859_460 = sext i16 %sum_V_346"   --->   Operation 11624 'sext' 'sext_ln859_460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11625 [1/1] (0.00ns)   --->   "%sext_ln859_461 = sext i16 %tp_V_695"   --->   Operation 11625 'sext' 'sext_ln859_461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11626 [1/1] (0.85ns)   --->   "%ret_V_233 = add i17 %sext_ln859_461, i17 %sext_ln859_460"   --->   Operation 11626 'add' 'ret_V_233' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11627 [1/1] (0.00ns)   --->   "%p_Result_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_233, i32 16"   --->   Operation 11627 'bitselect' 'p_Result_1165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11628 [1/1] (0.85ns)   --->   "%sum_V_347 = add i16 %tp_V_695, i16 %sum_V_346"   --->   Operation 11628 'add' 'sum_V_347' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11629 [1/1] (0.00ns)   --->   "%p_Result_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_347, i32 15"   --->   Operation 11629 'bitselect' 'p_Result_1166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11630 [1/1] (0.00ns)   --->   "%sext_ln859_464 = sext i16 %tp_V_698"   --->   Operation 11630 'sext' 'sext_ln859_464' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11631 [1/1] (0.00ns)   --->   "%sext_ln859_465 = sext i16 %tp_V_701"   --->   Operation 11631 'sext' 'sext_ln859_465' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11632 [1/1] (0.85ns)   --->   "%ret_V_235 = add i17 %sext_ln859_465, i17 %sext_ln859_464"   --->   Operation 11632 'add' 'ret_V_235' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11633 [1/1] (0.00ns)   --->   "%p_Result_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_235, i32 16"   --->   Operation 11633 'bitselect' 'p_Result_1175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11634 [1/1] (0.85ns)   --->   "%sum_V_349 = add i16 %tp_V_701, i16 %tp_V_698"   --->   Operation 11634 'add' 'sum_V_349' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11635 [1/1] (0.00ns)   --->   "%p_Result_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_349, i32 15"   --->   Operation 11635 'bitselect' 'p_Result_1176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11636 [1/1] (0.00ns) (grouped into LUT with out node sum_V_350)   --->   "%xor_ln941_700 = xor i1 %p_Result_1175, i1 1"   --->   Operation 11636 'xor' 'xor_ln941_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11637 [1/1] (0.00ns) (grouped into LUT with out node sum_V_350)   --->   "%overflow_466 = and i1 %p_Result_1176, i1 %xor_ln941_700"   --->   Operation 11637 'and' 'overflow_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11638 [1/1] (0.00ns) (grouped into LUT with out node sum_V_350)   --->   "%xor_ln348_232 = xor i1 %p_Result_1175, i1 %p_Result_1176"   --->   Operation 11638 'xor' 'xor_ln348_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11639 [1/1] (0.00ns) (grouped into LUT with out node sum_V_350)   --->   "%select_ln392_700 = select i1 %overflow_466, i16 32767, i16 32768"   --->   Operation 11639 'select' 'select_ln392_700' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11640 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_350 = select i1 %xor_ln348_232, i16 %select_ln392_700, i16 %sum_V_349"   --->   Operation 11640 'select' 'sum_V_350' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11641 [1/1] (0.00ns)   --->   "%sext_ln859_466 = sext i16 %sum_V_350"   --->   Operation 11641 'sext' 'sext_ln859_466' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11642 [1/1] (0.00ns)   --->   "%sext_ln859_467 = sext i16 %tp_V_704"   --->   Operation 11642 'sext' 'sext_ln859_467' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11643 [1/1] (0.85ns)   --->   "%ret_V_236 = add i17 %sext_ln859_467, i17 %sext_ln859_466"   --->   Operation 11643 'add' 'ret_V_236' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11644 [1/1] (0.00ns)   --->   "%p_Result_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_236, i32 16"   --->   Operation 11644 'bitselect' 'p_Result_1180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11645 [1/1] (0.85ns)   --->   "%sum_V_351 = add i16 %tp_V_704, i16 %sum_V_350"   --->   Operation 11645 'add' 'sum_V_351' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11646 [1/1] (0.00ns)   --->   "%p_Result_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_351, i32 15"   --->   Operation 11646 'bitselect' 'p_Result_1181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11647 [1/1] (0.00ns) (grouped into LUT with out node sum_V_352)   --->   "%xor_ln941_703 = xor i1 %p_Result_1180, i1 1"   --->   Operation 11647 'xor' 'xor_ln941_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11648 [1/1] (0.00ns) (grouped into LUT with out node sum_V_352)   --->   "%overflow_468 = and i1 %p_Result_1181, i1 %xor_ln941_703"   --->   Operation 11648 'and' 'overflow_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11649 [1/1] (0.00ns) (grouped into LUT with out node sum_V_352)   --->   "%xor_ln348_233 = xor i1 %p_Result_1180, i1 %p_Result_1181"   --->   Operation 11649 'xor' 'xor_ln348_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11650 [1/1] (0.00ns) (grouped into LUT with out node sum_V_352)   --->   "%select_ln392_703 = select i1 %overflow_468, i16 32767, i16 32768"   --->   Operation 11650 'select' 'select_ln392_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11651 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_352 = select i1 %xor_ln348_233, i16 %select_ln392_703, i16 %sum_V_351"   --->   Operation 11651 'select' 'sum_V_352' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11652 [1/1] (0.00ns)   --->   "%sext_ln859_468 = sext i16 %sum_V_352"   --->   Operation 11652 'sext' 'sext_ln859_468' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11653 [1/1] (0.00ns)   --->   "%sext_ln859_469 = sext i16 %tp_V_707"   --->   Operation 11653 'sext' 'sext_ln859_469' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11654 [1/1] (0.85ns)   --->   "%ret_V_237 = add i17 %sext_ln859_469, i17 %sext_ln859_468"   --->   Operation 11654 'add' 'ret_V_237' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11655 [1/1] (0.00ns)   --->   "%p_Result_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_237, i32 16"   --->   Operation 11655 'bitselect' 'p_Result_1185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11656 [1/1] (0.85ns)   --->   "%sum_V_353 = add i16 %tp_V_707, i16 %sum_V_352"   --->   Operation 11656 'add' 'sum_V_353' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11657 [1/1] (0.00ns)   --->   "%p_Result_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_353, i32 15"   --->   Operation 11657 'bitselect' 'p_Result_1186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11658 [1/1] (0.00ns)   --->   "%sext_ln859_472 = sext i16 %tp_V_710"   --->   Operation 11658 'sext' 'sext_ln859_472' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11659 [1/1] (0.00ns)   --->   "%sext_ln859_473 = sext i16 %tp_V_713"   --->   Operation 11659 'sext' 'sext_ln859_473' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11660 [1/1] (0.85ns)   --->   "%ret_V_239 = add i17 %sext_ln859_473, i17 %sext_ln859_472"   --->   Operation 11660 'add' 'ret_V_239' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11661 [1/1] (0.00ns)   --->   "%p_Result_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_239, i32 16"   --->   Operation 11661 'bitselect' 'p_Result_1195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11662 [1/1] (0.85ns)   --->   "%sum_V_355 = add i16 %tp_V_713, i16 %tp_V_710"   --->   Operation 11662 'add' 'sum_V_355' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11663 [1/1] (0.00ns)   --->   "%p_Result_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_355, i32 15"   --->   Operation 11663 'bitselect' 'p_Result_1196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11664 [1/1] (0.00ns) (grouped into LUT with out node sum_V_356)   --->   "%xor_ln941_712 = xor i1 %p_Result_1195, i1 1"   --->   Operation 11664 'xor' 'xor_ln941_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11665 [1/1] (0.00ns) (grouped into LUT with out node sum_V_356)   --->   "%overflow_474 = and i1 %p_Result_1196, i1 %xor_ln941_712"   --->   Operation 11665 'and' 'overflow_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11666 [1/1] (0.00ns) (grouped into LUT with out node sum_V_356)   --->   "%xor_ln348_236 = xor i1 %p_Result_1195, i1 %p_Result_1196"   --->   Operation 11666 'xor' 'xor_ln348_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11667 [1/1] (0.00ns) (grouped into LUT with out node sum_V_356)   --->   "%select_ln392_712 = select i1 %overflow_474, i16 32767, i16 32768"   --->   Operation 11667 'select' 'select_ln392_712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11668 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_356 = select i1 %xor_ln348_236, i16 %select_ln392_712, i16 %sum_V_355"   --->   Operation 11668 'select' 'sum_V_356' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11669 [1/1] (0.00ns)   --->   "%sext_ln859_474 = sext i16 %sum_V_356"   --->   Operation 11669 'sext' 'sext_ln859_474' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11670 [1/1] (0.00ns)   --->   "%sext_ln859_475 = sext i16 %tp_V_716"   --->   Operation 11670 'sext' 'sext_ln859_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11671 [1/1] (0.85ns)   --->   "%ret_V_240 = add i17 %sext_ln859_475, i17 %sext_ln859_474"   --->   Operation 11671 'add' 'ret_V_240' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11672 [1/1] (0.00ns)   --->   "%p_Result_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_240, i32 16"   --->   Operation 11672 'bitselect' 'p_Result_1200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11673 [1/1] (0.85ns)   --->   "%sum_V_357 = add i16 %tp_V_716, i16 %sum_V_356"   --->   Operation 11673 'add' 'sum_V_357' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11674 [1/1] (0.00ns)   --->   "%p_Result_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_357, i32 15"   --->   Operation 11674 'bitselect' 'p_Result_1201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11675 [1/1] (0.00ns) (grouped into LUT with out node sum_V_358)   --->   "%xor_ln941_715 = xor i1 %p_Result_1200, i1 1"   --->   Operation 11675 'xor' 'xor_ln941_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11676 [1/1] (0.00ns) (grouped into LUT with out node sum_V_358)   --->   "%overflow_476 = and i1 %p_Result_1201, i1 %xor_ln941_715"   --->   Operation 11676 'and' 'overflow_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11677 [1/1] (0.00ns) (grouped into LUT with out node sum_V_358)   --->   "%xor_ln348_237 = xor i1 %p_Result_1200, i1 %p_Result_1201"   --->   Operation 11677 'xor' 'xor_ln348_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11678 [1/1] (0.00ns) (grouped into LUT with out node sum_V_358)   --->   "%select_ln392_715 = select i1 %overflow_476, i16 32767, i16 32768"   --->   Operation 11678 'select' 'select_ln392_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11679 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_358 = select i1 %xor_ln348_237, i16 %select_ln392_715, i16 %sum_V_357"   --->   Operation 11679 'select' 'sum_V_358' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11680 [1/1] (0.00ns)   --->   "%sext_ln859_476 = sext i16 %sum_V_358"   --->   Operation 11680 'sext' 'sext_ln859_476' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11681 [1/1] (0.00ns)   --->   "%sext_ln859_477 = sext i16 %tp_V_719"   --->   Operation 11681 'sext' 'sext_ln859_477' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11682 [1/1] (0.85ns)   --->   "%ret_V_241 = add i17 %sext_ln859_477, i17 %sext_ln859_476"   --->   Operation 11682 'add' 'ret_V_241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11683 [1/1] (0.00ns)   --->   "%p_Result_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_241, i32 16"   --->   Operation 11683 'bitselect' 'p_Result_1205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11684 [1/1] (0.85ns)   --->   "%sum_V_359 = add i16 %tp_V_719, i16 %sum_V_358"   --->   Operation 11684 'add' 'sum_V_359' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11685 [1/1] (0.00ns)   --->   "%p_Result_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_359, i32 15"   --->   Operation 11685 'bitselect' 'p_Result_1206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11686 [1/1] (0.00ns)   --->   "%sext_ln859_480 = sext i16 %tp_V_722"   --->   Operation 11686 'sext' 'sext_ln859_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11687 [1/1] (0.00ns)   --->   "%sext_ln859_481 = sext i16 %tp_V_725"   --->   Operation 11687 'sext' 'sext_ln859_481' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11688 [1/1] (0.85ns)   --->   "%ret_V_243 = add i17 %sext_ln859_481, i17 %sext_ln859_480"   --->   Operation 11688 'add' 'ret_V_243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11689 [1/1] (0.00ns)   --->   "%p_Result_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_243, i32 16"   --->   Operation 11689 'bitselect' 'p_Result_1215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11690 [1/1] (0.85ns)   --->   "%sum_V_361 = add i16 %tp_V_725, i16 %tp_V_722"   --->   Operation 11690 'add' 'sum_V_361' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11691 [1/1] (0.00ns)   --->   "%p_Result_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_361, i32 15"   --->   Operation 11691 'bitselect' 'p_Result_1216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11692 [1/1] (0.00ns) (grouped into LUT with out node sum_V_362)   --->   "%xor_ln941_724 = xor i1 %p_Result_1215, i1 1"   --->   Operation 11692 'xor' 'xor_ln941_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11693 [1/1] (0.00ns) (grouped into LUT with out node sum_V_362)   --->   "%overflow_482 = and i1 %p_Result_1216, i1 %xor_ln941_724"   --->   Operation 11693 'and' 'overflow_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11694 [1/1] (0.00ns) (grouped into LUT with out node sum_V_362)   --->   "%xor_ln348_240 = xor i1 %p_Result_1215, i1 %p_Result_1216"   --->   Operation 11694 'xor' 'xor_ln348_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11695 [1/1] (0.00ns) (grouped into LUT with out node sum_V_362)   --->   "%select_ln392_724 = select i1 %overflow_482, i16 32767, i16 32768"   --->   Operation 11695 'select' 'select_ln392_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11696 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_362 = select i1 %xor_ln348_240, i16 %select_ln392_724, i16 %sum_V_361"   --->   Operation 11696 'select' 'sum_V_362' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11697 [1/1] (0.00ns)   --->   "%sext_ln859_482 = sext i16 %sum_V_362"   --->   Operation 11697 'sext' 'sext_ln859_482' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11698 [1/1] (0.00ns)   --->   "%sext_ln859_483 = sext i16 %tp_V_728"   --->   Operation 11698 'sext' 'sext_ln859_483' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11699 [1/1] (0.85ns)   --->   "%ret_V_244 = add i17 %sext_ln859_483, i17 %sext_ln859_482"   --->   Operation 11699 'add' 'ret_V_244' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11700 [1/1] (0.00ns)   --->   "%p_Result_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_244, i32 16"   --->   Operation 11700 'bitselect' 'p_Result_1220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11701 [1/1] (0.85ns)   --->   "%sum_V_363 = add i16 %tp_V_728, i16 %sum_V_362"   --->   Operation 11701 'add' 'sum_V_363' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11702 [1/1] (0.00ns)   --->   "%p_Result_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_363, i32 15"   --->   Operation 11702 'bitselect' 'p_Result_1221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11703 [1/1] (0.00ns) (grouped into LUT with out node sum_V_364)   --->   "%xor_ln941_727 = xor i1 %p_Result_1220, i1 1"   --->   Operation 11703 'xor' 'xor_ln941_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11704 [1/1] (0.00ns) (grouped into LUT with out node sum_V_364)   --->   "%overflow_484 = and i1 %p_Result_1221, i1 %xor_ln941_727"   --->   Operation 11704 'and' 'overflow_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11705 [1/1] (0.00ns) (grouped into LUT with out node sum_V_364)   --->   "%xor_ln348_241 = xor i1 %p_Result_1220, i1 %p_Result_1221"   --->   Operation 11705 'xor' 'xor_ln348_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11706 [1/1] (0.00ns) (grouped into LUT with out node sum_V_364)   --->   "%select_ln392_727 = select i1 %overflow_484, i16 32767, i16 32768"   --->   Operation 11706 'select' 'select_ln392_727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11707 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_364 = select i1 %xor_ln348_241, i16 %select_ln392_727, i16 %sum_V_363"   --->   Operation 11707 'select' 'sum_V_364' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11708 [1/1] (0.00ns)   --->   "%sext_ln859_484 = sext i16 %sum_V_364"   --->   Operation 11708 'sext' 'sext_ln859_484' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11709 [1/1] (0.00ns)   --->   "%sext_ln859_485 = sext i16 %tp_V_731"   --->   Operation 11709 'sext' 'sext_ln859_485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11710 [1/1] (0.85ns)   --->   "%ret_V_245 = add i17 %sext_ln859_485, i17 %sext_ln859_484"   --->   Operation 11710 'add' 'ret_V_245' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11711 [1/1] (0.00ns)   --->   "%p_Result_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_245, i32 16"   --->   Operation 11711 'bitselect' 'p_Result_1225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11712 [1/1] (0.85ns)   --->   "%sum_V_365 = add i16 %tp_V_731, i16 %sum_V_364"   --->   Operation 11712 'add' 'sum_V_365' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11713 [1/1] (0.00ns)   --->   "%p_Result_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_365, i32 15"   --->   Operation 11713 'bitselect' 'p_Result_1226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11714 [1/1] (0.00ns)   --->   "%sext_ln859_488 = sext i16 %tp_V_734"   --->   Operation 11714 'sext' 'sext_ln859_488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11715 [1/1] (0.00ns)   --->   "%sext_ln859_489 = sext i16 %tp_V_737"   --->   Operation 11715 'sext' 'sext_ln859_489' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11716 [1/1] (0.85ns)   --->   "%ret_V_247 = add i17 %sext_ln859_489, i17 %sext_ln859_488"   --->   Operation 11716 'add' 'ret_V_247' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11717 [1/1] (0.00ns)   --->   "%p_Result_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_247, i32 16"   --->   Operation 11717 'bitselect' 'p_Result_1235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11718 [1/1] (0.85ns)   --->   "%sum_V_367 = add i16 %tp_V_737, i16 %tp_V_734"   --->   Operation 11718 'add' 'sum_V_367' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11719 [1/1] (0.00ns)   --->   "%p_Result_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_367, i32 15"   --->   Operation 11719 'bitselect' 'p_Result_1236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11720 [1/1] (0.00ns) (grouped into LUT with out node sum_V_368)   --->   "%xor_ln941_736 = xor i1 %p_Result_1235, i1 1"   --->   Operation 11720 'xor' 'xor_ln941_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11721 [1/1] (0.00ns) (grouped into LUT with out node sum_V_368)   --->   "%overflow_490 = and i1 %p_Result_1236, i1 %xor_ln941_736"   --->   Operation 11721 'and' 'overflow_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11722 [1/1] (0.00ns) (grouped into LUT with out node sum_V_368)   --->   "%xor_ln348_244 = xor i1 %p_Result_1235, i1 %p_Result_1236"   --->   Operation 11722 'xor' 'xor_ln348_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11723 [1/1] (0.00ns) (grouped into LUT with out node sum_V_368)   --->   "%select_ln392_736 = select i1 %overflow_490, i16 32767, i16 32768"   --->   Operation 11723 'select' 'select_ln392_736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11724 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_368 = select i1 %xor_ln348_244, i16 %select_ln392_736, i16 %sum_V_367"   --->   Operation 11724 'select' 'sum_V_368' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11725 [1/1] (0.00ns)   --->   "%sext_ln859_490 = sext i16 %sum_V_368"   --->   Operation 11725 'sext' 'sext_ln859_490' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11726 [1/1] (0.00ns)   --->   "%sext_ln859_491 = sext i16 %tp_V_740"   --->   Operation 11726 'sext' 'sext_ln859_491' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11727 [1/1] (0.85ns)   --->   "%ret_V_248 = add i17 %sext_ln859_491, i17 %sext_ln859_490"   --->   Operation 11727 'add' 'ret_V_248' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11728 [1/1] (0.00ns)   --->   "%p_Result_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_248, i32 16"   --->   Operation 11728 'bitselect' 'p_Result_1240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11729 [1/1] (0.85ns)   --->   "%sum_V_369 = add i16 %tp_V_740, i16 %sum_V_368"   --->   Operation 11729 'add' 'sum_V_369' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11730 [1/1] (0.00ns)   --->   "%p_Result_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_369, i32 15"   --->   Operation 11730 'bitselect' 'p_Result_1241' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11731 [1/1] (0.00ns) (grouped into LUT with out node sum_V_370)   --->   "%xor_ln941_739 = xor i1 %p_Result_1240, i1 1"   --->   Operation 11731 'xor' 'xor_ln941_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11732 [1/1] (0.00ns) (grouped into LUT with out node sum_V_370)   --->   "%overflow_492 = and i1 %p_Result_1241, i1 %xor_ln941_739"   --->   Operation 11732 'and' 'overflow_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11733 [1/1] (0.00ns) (grouped into LUT with out node sum_V_370)   --->   "%xor_ln348_245 = xor i1 %p_Result_1240, i1 %p_Result_1241"   --->   Operation 11733 'xor' 'xor_ln348_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11734 [1/1] (0.00ns) (grouped into LUT with out node sum_V_370)   --->   "%select_ln392_739 = select i1 %overflow_492, i16 32767, i16 32768"   --->   Operation 11734 'select' 'select_ln392_739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11735 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_370 = select i1 %xor_ln348_245, i16 %select_ln392_739, i16 %sum_V_369"   --->   Operation 11735 'select' 'sum_V_370' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11736 [1/1] (0.00ns)   --->   "%sext_ln859_492 = sext i16 %sum_V_370"   --->   Operation 11736 'sext' 'sext_ln859_492' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11737 [1/1] (0.00ns)   --->   "%sext_ln859_493 = sext i16 %tp_V_743"   --->   Operation 11737 'sext' 'sext_ln859_493' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11738 [1/1] (0.85ns)   --->   "%ret_V_249 = add i17 %sext_ln859_493, i17 %sext_ln859_492"   --->   Operation 11738 'add' 'ret_V_249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11739 [1/1] (0.00ns)   --->   "%p_Result_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_249, i32 16"   --->   Operation 11739 'bitselect' 'p_Result_1245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11740 [1/1] (0.85ns)   --->   "%sum_V_371 = add i16 %tp_V_743, i16 %sum_V_370"   --->   Operation 11740 'add' 'sum_V_371' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11741 [1/1] (0.00ns)   --->   "%p_Result_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_371, i32 15"   --->   Operation 11741 'bitselect' 'p_Result_1246' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11742 [1/1] (0.00ns)   --->   "%sext_ln859_496 = sext i16 %tp_V_746"   --->   Operation 11742 'sext' 'sext_ln859_496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11743 [1/1] (0.00ns)   --->   "%sext_ln859_497 = sext i16 %tp_V_749"   --->   Operation 11743 'sext' 'sext_ln859_497' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11744 [1/1] (0.85ns)   --->   "%ret_V_251 = add i17 %sext_ln859_497, i17 %sext_ln859_496"   --->   Operation 11744 'add' 'ret_V_251' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11745 [1/1] (0.00ns)   --->   "%p_Result_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_251, i32 16"   --->   Operation 11745 'bitselect' 'p_Result_1255' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11746 [1/1] (0.85ns)   --->   "%sum_V_373 = add i16 %tp_V_749, i16 %tp_V_746"   --->   Operation 11746 'add' 'sum_V_373' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11747 [1/1] (0.00ns)   --->   "%p_Result_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_373, i32 15"   --->   Operation 11747 'bitselect' 'p_Result_1256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11748 [1/1] (0.00ns) (grouped into LUT with out node sum_V_374)   --->   "%xor_ln941_748 = xor i1 %p_Result_1255, i1 1"   --->   Operation 11748 'xor' 'xor_ln941_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11749 [1/1] (0.00ns) (grouped into LUT with out node sum_V_374)   --->   "%overflow_498 = and i1 %p_Result_1256, i1 %xor_ln941_748"   --->   Operation 11749 'and' 'overflow_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11750 [1/1] (0.00ns) (grouped into LUT with out node sum_V_374)   --->   "%xor_ln348_248 = xor i1 %p_Result_1255, i1 %p_Result_1256"   --->   Operation 11750 'xor' 'xor_ln348_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11751 [1/1] (0.00ns) (grouped into LUT with out node sum_V_374)   --->   "%select_ln392_748 = select i1 %overflow_498, i16 32767, i16 32768"   --->   Operation 11751 'select' 'select_ln392_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11752 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_374 = select i1 %xor_ln348_248, i16 %select_ln392_748, i16 %sum_V_373"   --->   Operation 11752 'select' 'sum_V_374' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11753 [1/1] (0.00ns)   --->   "%sext_ln859_498 = sext i16 %sum_V_374"   --->   Operation 11753 'sext' 'sext_ln859_498' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11754 [1/1] (0.00ns)   --->   "%sext_ln859_499 = sext i16 %tp_V_752"   --->   Operation 11754 'sext' 'sext_ln859_499' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11755 [1/1] (0.85ns)   --->   "%ret_V_252 = add i17 %sext_ln859_499, i17 %sext_ln859_498"   --->   Operation 11755 'add' 'ret_V_252' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11756 [1/1] (0.00ns)   --->   "%p_Result_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_252, i32 16"   --->   Operation 11756 'bitselect' 'p_Result_1260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11757 [1/1] (0.85ns)   --->   "%sum_V_375 = add i16 %tp_V_752, i16 %sum_V_374"   --->   Operation 11757 'add' 'sum_V_375' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11758 [1/1] (0.00ns)   --->   "%p_Result_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_375, i32 15"   --->   Operation 11758 'bitselect' 'p_Result_1261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11759 [1/1] (0.00ns) (grouped into LUT with out node sum_V_376)   --->   "%xor_ln941_751 = xor i1 %p_Result_1260, i1 1"   --->   Operation 11759 'xor' 'xor_ln941_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11760 [1/1] (0.00ns) (grouped into LUT with out node sum_V_376)   --->   "%overflow_500 = and i1 %p_Result_1261, i1 %xor_ln941_751"   --->   Operation 11760 'and' 'overflow_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11761 [1/1] (0.00ns) (grouped into LUT with out node sum_V_376)   --->   "%xor_ln348_249 = xor i1 %p_Result_1260, i1 %p_Result_1261"   --->   Operation 11761 'xor' 'xor_ln348_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11762 [1/1] (0.00ns) (grouped into LUT with out node sum_V_376)   --->   "%select_ln392_751 = select i1 %overflow_500, i16 32767, i16 32768"   --->   Operation 11762 'select' 'select_ln392_751' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11763 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_376 = select i1 %xor_ln348_249, i16 %select_ln392_751, i16 %sum_V_375"   --->   Operation 11763 'select' 'sum_V_376' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11764 [1/1] (0.00ns)   --->   "%sext_ln859_500 = sext i16 %sum_V_376"   --->   Operation 11764 'sext' 'sext_ln859_500' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11765 [1/1] (0.00ns)   --->   "%sext_ln859_501 = sext i16 %tp_V_755"   --->   Operation 11765 'sext' 'sext_ln859_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11766 [1/1] (0.85ns)   --->   "%ret_V_253 = add i17 %sext_ln859_501, i17 %sext_ln859_500"   --->   Operation 11766 'add' 'ret_V_253' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11767 [1/1] (0.00ns)   --->   "%p_Result_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_253, i32 16"   --->   Operation 11767 'bitselect' 'p_Result_1265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11768 [1/1] (0.85ns)   --->   "%sum_V_377 = add i16 %tp_V_755, i16 %sum_V_376"   --->   Operation 11768 'add' 'sum_V_377' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11769 [1/1] (0.00ns)   --->   "%p_Result_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_377, i32 15"   --->   Operation 11769 'bitselect' 'p_Result_1266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11770 [1/1] (0.00ns)   --->   "%sext_ln859_504 = sext i16 %tp_V_758"   --->   Operation 11770 'sext' 'sext_ln859_504' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11771 [1/1] (0.00ns)   --->   "%sext_ln859_505 = sext i16 %tp_V_761"   --->   Operation 11771 'sext' 'sext_ln859_505' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11772 [1/1] (0.85ns)   --->   "%ret_V_255 = add i17 %sext_ln859_505, i17 %sext_ln859_504"   --->   Operation 11772 'add' 'ret_V_255' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11773 [1/1] (0.00ns)   --->   "%p_Result_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_255, i32 16"   --->   Operation 11773 'bitselect' 'p_Result_1275' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11774 [1/1] (0.85ns)   --->   "%sum_V_379 = add i16 %tp_V_761, i16 %tp_V_758"   --->   Operation 11774 'add' 'sum_V_379' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11775 [1/1] (0.00ns)   --->   "%p_Result_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_379, i32 15"   --->   Operation 11775 'bitselect' 'p_Result_1276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11776 [1/1] (0.00ns) (grouped into LUT with out node sum_V_380)   --->   "%xor_ln941_760 = xor i1 %p_Result_1275, i1 1"   --->   Operation 11776 'xor' 'xor_ln941_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11777 [1/1] (0.00ns) (grouped into LUT with out node sum_V_380)   --->   "%overflow_506 = and i1 %p_Result_1276, i1 %xor_ln941_760"   --->   Operation 11777 'and' 'overflow_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11778 [1/1] (0.00ns) (grouped into LUT with out node sum_V_380)   --->   "%xor_ln348_252 = xor i1 %p_Result_1275, i1 %p_Result_1276"   --->   Operation 11778 'xor' 'xor_ln348_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11779 [1/1] (0.00ns) (grouped into LUT with out node sum_V_380)   --->   "%select_ln392_760 = select i1 %overflow_506, i16 32767, i16 32768"   --->   Operation 11779 'select' 'select_ln392_760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11780 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_380 = select i1 %xor_ln348_252, i16 %select_ln392_760, i16 %sum_V_379"   --->   Operation 11780 'select' 'sum_V_380' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11781 [1/1] (0.00ns)   --->   "%sext_ln859_506 = sext i16 %sum_V_380"   --->   Operation 11781 'sext' 'sext_ln859_506' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11782 [1/1] (0.00ns)   --->   "%sext_ln859_507 = sext i16 %tp_V_764"   --->   Operation 11782 'sext' 'sext_ln859_507' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11783 [1/1] (0.85ns)   --->   "%ret_V_256 = add i17 %sext_ln859_507, i17 %sext_ln859_506"   --->   Operation 11783 'add' 'ret_V_256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11784 [1/1] (0.00ns)   --->   "%p_Result_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_256, i32 16"   --->   Operation 11784 'bitselect' 'p_Result_1280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11785 [1/1] (0.85ns)   --->   "%sum_V_381 = add i16 %tp_V_764, i16 %sum_V_380"   --->   Operation 11785 'add' 'sum_V_381' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11786 [1/1] (0.00ns)   --->   "%p_Result_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_381, i32 15"   --->   Operation 11786 'bitselect' 'p_Result_1281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11787 [1/1] (0.00ns) (grouped into LUT with out node sum_V_382)   --->   "%xor_ln941_763 = xor i1 %p_Result_1280, i1 1"   --->   Operation 11787 'xor' 'xor_ln941_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11788 [1/1] (0.00ns) (grouped into LUT with out node sum_V_382)   --->   "%overflow_508 = and i1 %p_Result_1281, i1 %xor_ln941_763"   --->   Operation 11788 'and' 'overflow_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11789 [1/1] (0.00ns) (grouped into LUT with out node sum_V_382)   --->   "%xor_ln348_253 = xor i1 %p_Result_1280, i1 %p_Result_1281"   --->   Operation 11789 'xor' 'xor_ln348_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11790 [1/1] (0.00ns) (grouped into LUT with out node sum_V_382)   --->   "%select_ln392_763 = select i1 %overflow_508, i16 32767, i16 32768"   --->   Operation 11790 'select' 'select_ln392_763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11791 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_382 = select i1 %xor_ln348_253, i16 %select_ln392_763, i16 %sum_V_381"   --->   Operation 11791 'select' 'sum_V_382' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 11792 [1/1] (0.00ns)   --->   "%sext_ln859_508 = sext i16 %sum_V_382"   --->   Operation 11792 'sext' 'sext_ln859_508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11793 [1/1] (0.00ns)   --->   "%sext_ln859_509 = sext i16 %tp_V_767"   --->   Operation 11793 'sext' 'sext_ln859_509' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11794 [1/1] (0.85ns)   --->   "%ret_V_257 = add i17 %sext_ln859_509, i17 %sext_ln859_508"   --->   Operation 11794 'add' 'ret_V_257' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11795 [1/1] (0.00ns)   --->   "%p_Result_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_257, i32 16"   --->   Operation 11795 'bitselect' 'p_Result_1285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 11796 [1/1] (0.85ns)   --->   "%sum_V_383 = add i16 %tp_V_767, i16 %sum_V_382"   --->   Operation 11796 'add' 'sum_V_383' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 11797 [1/1] (0.00ns)   --->   "%p_Result_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_383, i32 15"   --->   Operation 11797 'bitselect' 'p_Result_1286' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.80>
ST_9 : Operation 11798 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Ky_Hout_Wout_str"   --->   Operation 11798 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11799 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 11799 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11800 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kx_Hout_Wout_str"   --->   Operation 11800 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11801 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Hout_Wout_str"   --->   Operation 11801 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11802 [1/1] (0.00ns)   --->   "%specpipeline_ln203 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39" [Conv_Tile129/Conv_core.cpp:203]   --->   Operation 11802 'specpipeline' 'specpipeline_ln203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11803 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Conv_Tile129/Conv_core.cpp:202]   --->   Operation 11803 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11804 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%xor_ln941_10 = xor i1 %p_Result_25, i1 1"   --->   Operation 11804 'xor' 'xor_ln941_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11805 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%overflow_6 = and i1 %p_Result_26, i1 %xor_ln941_10"   --->   Operation 11805 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11806 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%xor_ln348_2 = xor i1 %p_Result_25, i1 %p_Result_26"   --->   Operation 11806 'xor' 'xor_ln348_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11807 [1/1] (0.00ns) (grouped into LUT with out node sum_V_6)   --->   "%select_ln392_10 = select i1 %overflow_6, i16 32767, i16 32768"   --->   Operation 11807 'select' 'select_ln392_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11808 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_6 = select i1 %xor_ln348_2, i16 %select_ln392_10, i16 %sum_V_5"   --->   Operation 11808 'select' 'sum_V_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11809 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i16 %lhs"   --->   Operation 11809 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11810 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i16 %sum_V_6"   --->   Operation 11810 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11811 [1/1] (0.85ns)   --->   "%ret_V_6 = add i17 %sext_ln859_7, i17 %sext_ln859_6"   --->   Operation 11811 'add' 'ret_V_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11812 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16"   --->   Operation 11812 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11813 [1/1] (0.85ns)   --->   "%p_Val2_31 = add i16 %sum_V_6, i16 %lhs"   --->   Operation 11813 'add' 'p_Val2_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11814 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_31, i32 15"   --->   Operation 11814 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11815 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%xor_ln941_11 = xor i1 %p_Result_27, i1 1"   --->   Operation 11815 'xor' 'xor_ln941_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11816 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%overflow_7 = and i1 %p_Result_28, i1 %xor_ln941_11"   --->   Operation 11816 'and' 'overflow_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11817 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%xor_ln348_3 = xor i1 %p_Result_27, i1 %p_Result_28"   --->   Operation 11817 'xor' 'xor_ln348_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11818 [1/1] (0.00ns) (grouped into LUT with out node select_ln348)   --->   "%select_ln392_11 = select i1 %overflow_7, i16 32767, i16 32768"   --->   Operation 11818 'select' 'select_ln392_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11819 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348 = select i1 %xor_ln348_3, i16 %select_ln392_11, i16 %p_Val2_31"   --->   Operation 11819 'select' 'select_ln348' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11820 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%xor_ln941_22 = xor i1 %p_Result_45, i1 1"   --->   Operation 11820 'xor' 'xor_ln941_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11821 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%overflow_14 = and i1 %p_Result_46, i1 %xor_ln941_22"   --->   Operation 11821 'and' 'overflow_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11822 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%xor_ln348_6 = xor i1 %p_Result_45, i1 %p_Result_46"   --->   Operation 11822 'xor' 'xor_ln348_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11823 [1/1] (0.00ns) (grouped into LUT with out node sum_V_12)   --->   "%select_ln392_22 = select i1 %overflow_14, i16 32767, i16 32768"   --->   Operation 11823 'select' 'select_ln392_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11824 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_12 = select i1 %xor_ln348_6, i16 %select_ln392_22, i16 %sum_V_11"   --->   Operation 11824 'select' 'sum_V_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11825 [1/1] (0.00ns)   --->   "%sext_ln859_14 = sext i16 %lhs_1"   --->   Operation 11825 'sext' 'sext_ln859_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11826 [1/1] (0.00ns)   --->   "%sext_ln859_15 = sext i16 %sum_V_12"   --->   Operation 11826 'sext' 'sext_ln859_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11827 [1/1] (0.85ns)   --->   "%ret_V_10 = add i17 %sext_ln859_15, i17 %sext_ln859_14"   --->   Operation 11827 'add' 'ret_V_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11828 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_10, i32 16"   --->   Operation 11828 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11829 [1/1] (0.85ns)   --->   "%p_Val2_52 = add i16 %sum_V_12, i16 %lhs_1"   --->   Operation 11829 'add' 'p_Val2_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11830 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_52, i32 15"   --->   Operation 11830 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11831 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_7)   --->   "%xor_ln941_23 = xor i1 %p_Result_47, i1 1"   --->   Operation 11831 'xor' 'xor_ln941_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11832 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_7)   --->   "%overflow_15 = and i1 %p_Result_48, i1 %xor_ln941_23"   --->   Operation 11832 'and' 'overflow_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11833 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_7)   --->   "%xor_ln348_7 = xor i1 %p_Result_47, i1 %p_Result_48"   --->   Operation 11833 'xor' 'xor_ln348_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11834 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_7)   --->   "%select_ln392_23 = select i1 %overflow_15, i16 32767, i16 32768"   --->   Operation 11834 'select' 'select_ln392_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11835 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_7 = select i1 %xor_ln348_7, i16 %select_ln392_23, i16 %p_Val2_52"   --->   Operation 11835 'select' 'select_ln348_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11836 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%xor_ln941_34 = xor i1 %p_Result_65, i1 1"   --->   Operation 11836 'xor' 'xor_ln941_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11837 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%overflow_22 = and i1 %p_Result_66, i1 %xor_ln941_34"   --->   Operation 11837 'and' 'overflow_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11838 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%xor_ln348_10 = xor i1 %p_Result_65, i1 %p_Result_66"   --->   Operation 11838 'xor' 'xor_ln348_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11839 [1/1] (0.00ns) (grouped into LUT with out node sum_V_18)   --->   "%select_ln392_34 = select i1 %overflow_22, i16 32767, i16 32768"   --->   Operation 11839 'select' 'select_ln392_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11840 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_18 = select i1 %xor_ln348_10, i16 %select_ln392_34, i16 %sum_V_17"   --->   Operation 11840 'select' 'sum_V_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11841 [1/1] (0.00ns)   --->   "%sext_ln859_22 = sext i16 %lhs_2"   --->   Operation 11841 'sext' 'sext_ln859_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11842 [1/1] (0.00ns)   --->   "%sext_ln859_23 = sext i16 %sum_V_18"   --->   Operation 11842 'sext' 'sext_ln859_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11843 [1/1] (0.85ns)   --->   "%ret_V_14 = add i17 %sext_ln859_23, i17 %sext_ln859_22"   --->   Operation 11843 'add' 'ret_V_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11844 [1/1] (0.00ns)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_14, i32 16"   --->   Operation 11844 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11845 [1/1] (0.85ns)   --->   "%p_Val2_73 = add i16 %sum_V_18, i16 %lhs_2"   --->   Operation 11845 'add' 'p_Val2_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11846 [1/1] (0.00ns)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_73, i32 15"   --->   Operation 11846 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11847 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_11)   --->   "%xor_ln941_35 = xor i1 %p_Result_67, i1 1"   --->   Operation 11847 'xor' 'xor_ln941_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11848 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_11)   --->   "%overflow_23 = and i1 %p_Result_68, i1 %xor_ln941_35"   --->   Operation 11848 'and' 'overflow_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11849 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_11)   --->   "%xor_ln348_11 = xor i1 %p_Result_67, i1 %p_Result_68"   --->   Operation 11849 'xor' 'xor_ln348_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11850 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_11)   --->   "%select_ln392_35 = select i1 %overflow_23, i16 32767, i16 32768"   --->   Operation 11850 'select' 'select_ln392_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11851 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_11 = select i1 %xor_ln348_11, i16 %select_ln392_35, i16 %p_Val2_73"   --->   Operation 11851 'select' 'select_ln348_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11852 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%xor_ln941_46 = xor i1 %p_Result_85, i1 1"   --->   Operation 11852 'xor' 'xor_ln941_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11853 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%overflow_30 = and i1 %p_Result_86, i1 %xor_ln941_46"   --->   Operation 11853 'and' 'overflow_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11854 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%xor_ln348_14 = xor i1 %p_Result_85, i1 %p_Result_86"   --->   Operation 11854 'xor' 'xor_ln348_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11855 [1/1] (0.00ns) (grouped into LUT with out node sum_V_24)   --->   "%select_ln392_46 = select i1 %overflow_30, i16 32767, i16 32768"   --->   Operation 11855 'select' 'select_ln392_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11856 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_24 = select i1 %xor_ln348_14, i16 %select_ln392_46, i16 %sum_V_23"   --->   Operation 11856 'select' 'sum_V_24' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11857 [1/1] (0.00ns)   --->   "%sext_ln859_30 = sext i16 %lhs_3"   --->   Operation 11857 'sext' 'sext_ln859_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11858 [1/1] (0.00ns)   --->   "%sext_ln859_31 = sext i16 %sum_V_24"   --->   Operation 11858 'sext' 'sext_ln859_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11859 [1/1] (0.85ns)   --->   "%ret_V_18 = add i17 %sext_ln859_31, i17 %sext_ln859_30"   --->   Operation 11859 'add' 'ret_V_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11860 [1/1] (0.00ns)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_18, i32 16"   --->   Operation 11860 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11861 [1/1] (0.85ns)   --->   "%p_Val2_94 = add i16 %sum_V_24, i16 %lhs_3"   --->   Operation 11861 'add' 'p_Val2_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11862 [1/1] (0.00ns)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_94, i32 15"   --->   Operation 11862 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11863 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_15)   --->   "%xor_ln941_47 = xor i1 %p_Result_87, i1 1"   --->   Operation 11863 'xor' 'xor_ln941_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11864 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_15)   --->   "%overflow_31 = and i1 %p_Result_88, i1 %xor_ln941_47"   --->   Operation 11864 'and' 'overflow_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11865 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_15)   --->   "%xor_ln348_15 = xor i1 %p_Result_87, i1 %p_Result_88"   --->   Operation 11865 'xor' 'xor_ln348_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11866 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_15)   --->   "%select_ln392_47 = select i1 %overflow_31, i16 32767, i16 32768"   --->   Operation 11866 'select' 'select_ln392_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11867 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_15 = select i1 %xor_ln348_15, i16 %select_ln392_47, i16 %p_Val2_94"   --->   Operation 11867 'select' 'select_ln348_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11868 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%xor_ln941_58 = xor i1 %p_Result_105, i1 1"   --->   Operation 11868 'xor' 'xor_ln941_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11869 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%overflow_38 = and i1 %p_Result_106, i1 %xor_ln941_58"   --->   Operation 11869 'and' 'overflow_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11870 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%xor_ln348_18 = xor i1 %p_Result_105, i1 %p_Result_106"   --->   Operation 11870 'xor' 'xor_ln348_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11871 [1/1] (0.00ns) (grouped into LUT with out node sum_V_30)   --->   "%select_ln392_58 = select i1 %overflow_38, i16 32767, i16 32768"   --->   Operation 11871 'select' 'select_ln392_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11872 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_30 = select i1 %xor_ln348_18, i16 %select_ln392_58, i16 %sum_V_29"   --->   Operation 11872 'select' 'sum_V_30' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11873 [1/1] (0.00ns)   --->   "%sext_ln859_38 = sext i16 %lhs_4"   --->   Operation 11873 'sext' 'sext_ln859_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11874 [1/1] (0.00ns)   --->   "%sext_ln859_39 = sext i16 %sum_V_30"   --->   Operation 11874 'sext' 'sext_ln859_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11875 [1/1] (0.85ns)   --->   "%ret_V_22 = add i17 %sext_ln859_39, i17 %sext_ln859_38"   --->   Operation 11875 'add' 'ret_V_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11876 [1/1] (0.00ns)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_22, i32 16"   --->   Operation 11876 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11877 [1/1] (0.85ns)   --->   "%p_Val2_115 = add i16 %sum_V_30, i16 %lhs_4"   --->   Operation 11877 'add' 'p_Val2_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11878 [1/1] (0.00ns)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_115, i32 15"   --->   Operation 11878 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11879 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_19)   --->   "%xor_ln941_59 = xor i1 %p_Result_107, i1 1"   --->   Operation 11879 'xor' 'xor_ln941_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11880 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_19)   --->   "%overflow_39 = and i1 %p_Result_108, i1 %xor_ln941_59"   --->   Operation 11880 'and' 'overflow_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11881 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_19)   --->   "%xor_ln348_19 = xor i1 %p_Result_107, i1 %p_Result_108"   --->   Operation 11881 'xor' 'xor_ln348_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11882 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_19)   --->   "%select_ln392_59 = select i1 %overflow_39, i16 32767, i16 32768"   --->   Operation 11882 'select' 'select_ln392_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11883 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_19 = select i1 %xor_ln348_19, i16 %select_ln392_59, i16 %p_Val2_115"   --->   Operation 11883 'select' 'select_ln348_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11884 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%xor_ln941_70 = xor i1 %p_Result_125, i1 1"   --->   Operation 11884 'xor' 'xor_ln941_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11885 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%overflow_46 = and i1 %p_Result_126, i1 %xor_ln941_70"   --->   Operation 11885 'and' 'overflow_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11886 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%xor_ln348_22 = xor i1 %p_Result_125, i1 %p_Result_126"   --->   Operation 11886 'xor' 'xor_ln348_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11887 [1/1] (0.00ns) (grouped into LUT with out node sum_V_36)   --->   "%select_ln392_70 = select i1 %overflow_46, i16 32767, i16 32768"   --->   Operation 11887 'select' 'select_ln392_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11888 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_36 = select i1 %xor_ln348_22, i16 %select_ln392_70, i16 %sum_V_35"   --->   Operation 11888 'select' 'sum_V_36' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11889 [1/1] (0.00ns)   --->   "%sext_ln859_46 = sext i16 %lhs_5"   --->   Operation 11889 'sext' 'sext_ln859_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11890 [1/1] (0.00ns)   --->   "%sext_ln859_47 = sext i16 %sum_V_36"   --->   Operation 11890 'sext' 'sext_ln859_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11891 [1/1] (0.85ns)   --->   "%ret_V_26 = add i17 %sext_ln859_47, i17 %sext_ln859_46"   --->   Operation 11891 'add' 'ret_V_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11892 [1/1] (0.00ns)   --->   "%p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_26, i32 16"   --->   Operation 11892 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11893 [1/1] (0.85ns)   --->   "%p_Val2_136 = add i16 %sum_V_36, i16 %lhs_5"   --->   Operation 11893 'add' 'p_Val2_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11894 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_136, i32 15"   --->   Operation 11894 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11895 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_23)   --->   "%xor_ln941_71 = xor i1 %p_Result_127, i1 1"   --->   Operation 11895 'xor' 'xor_ln941_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11896 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_23)   --->   "%overflow_47 = and i1 %p_Result_128, i1 %xor_ln941_71"   --->   Operation 11896 'and' 'overflow_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11897 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_23)   --->   "%xor_ln348_23 = xor i1 %p_Result_127, i1 %p_Result_128"   --->   Operation 11897 'xor' 'xor_ln348_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11898 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_23)   --->   "%select_ln392_71 = select i1 %overflow_47, i16 32767, i16 32768"   --->   Operation 11898 'select' 'select_ln392_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11899 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_23 = select i1 %xor_ln348_23, i16 %select_ln392_71, i16 %p_Val2_136"   --->   Operation 11899 'select' 'select_ln348_23' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11900 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%xor_ln941_82 = xor i1 %p_Result_145, i1 1"   --->   Operation 11900 'xor' 'xor_ln941_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11901 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%overflow_54 = and i1 %p_Result_146, i1 %xor_ln941_82"   --->   Operation 11901 'and' 'overflow_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11902 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%xor_ln348_26 = xor i1 %p_Result_145, i1 %p_Result_146"   --->   Operation 11902 'xor' 'xor_ln348_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11903 [1/1] (0.00ns) (grouped into LUT with out node sum_V_42)   --->   "%select_ln392_82 = select i1 %overflow_54, i16 32767, i16 32768"   --->   Operation 11903 'select' 'select_ln392_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11904 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_42 = select i1 %xor_ln348_26, i16 %select_ln392_82, i16 %sum_V_41"   --->   Operation 11904 'select' 'sum_V_42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11905 [1/1] (0.00ns)   --->   "%sext_ln859_54 = sext i16 %lhs_6"   --->   Operation 11905 'sext' 'sext_ln859_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11906 [1/1] (0.00ns)   --->   "%sext_ln859_55 = sext i16 %sum_V_42"   --->   Operation 11906 'sext' 'sext_ln859_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11907 [1/1] (0.85ns)   --->   "%ret_V_30 = add i17 %sext_ln859_55, i17 %sext_ln859_54"   --->   Operation 11907 'add' 'ret_V_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11908 [1/1] (0.00ns)   --->   "%p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_30, i32 16"   --->   Operation 11908 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11909 [1/1] (0.85ns)   --->   "%p_Val2_157 = add i16 %sum_V_42, i16 %lhs_6"   --->   Operation 11909 'add' 'p_Val2_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11910 [1/1] (0.00ns)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_157, i32 15"   --->   Operation 11910 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11911 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_27)   --->   "%xor_ln941_83 = xor i1 %p_Result_147, i1 1"   --->   Operation 11911 'xor' 'xor_ln941_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11912 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_27)   --->   "%overflow_55 = and i1 %p_Result_148, i1 %xor_ln941_83"   --->   Operation 11912 'and' 'overflow_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11913 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_27)   --->   "%xor_ln348_27 = xor i1 %p_Result_147, i1 %p_Result_148"   --->   Operation 11913 'xor' 'xor_ln348_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11914 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_27)   --->   "%select_ln392_83 = select i1 %overflow_55, i16 32767, i16 32768"   --->   Operation 11914 'select' 'select_ln392_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11915 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_27 = select i1 %xor_ln348_27, i16 %select_ln392_83, i16 %p_Val2_157"   --->   Operation 11915 'select' 'select_ln348_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11916 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%xor_ln941_94 = xor i1 %p_Result_165, i1 1"   --->   Operation 11916 'xor' 'xor_ln941_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11917 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%overflow_62 = and i1 %p_Result_166, i1 %xor_ln941_94"   --->   Operation 11917 'and' 'overflow_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11918 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%xor_ln348_30 = xor i1 %p_Result_165, i1 %p_Result_166"   --->   Operation 11918 'xor' 'xor_ln348_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11919 [1/1] (0.00ns) (grouped into LUT with out node sum_V_48)   --->   "%select_ln392_94 = select i1 %overflow_62, i16 32767, i16 32768"   --->   Operation 11919 'select' 'select_ln392_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11920 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_48 = select i1 %xor_ln348_30, i16 %select_ln392_94, i16 %sum_V_47"   --->   Operation 11920 'select' 'sum_V_48' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11921 [1/1] (0.00ns)   --->   "%sext_ln859_62 = sext i16 %lhs_7"   --->   Operation 11921 'sext' 'sext_ln859_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11922 [1/1] (0.00ns)   --->   "%sext_ln859_63 = sext i16 %sum_V_48"   --->   Operation 11922 'sext' 'sext_ln859_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11923 [1/1] (0.85ns)   --->   "%ret_V_34 = add i17 %sext_ln859_63, i17 %sext_ln859_62"   --->   Operation 11923 'add' 'ret_V_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11924 [1/1] (0.00ns)   --->   "%p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_34, i32 16"   --->   Operation 11924 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11925 [1/1] (0.85ns)   --->   "%p_Val2_178 = add i16 %sum_V_48, i16 %lhs_7"   --->   Operation 11925 'add' 'p_Val2_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11926 [1/1] (0.00ns)   --->   "%p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_178, i32 15"   --->   Operation 11926 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11927 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_31)   --->   "%xor_ln941_95 = xor i1 %p_Result_167, i1 1"   --->   Operation 11927 'xor' 'xor_ln941_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11928 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_31)   --->   "%overflow_63 = and i1 %p_Result_168, i1 %xor_ln941_95"   --->   Operation 11928 'and' 'overflow_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11929 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_31)   --->   "%xor_ln348_31 = xor i1 %p_Result_167, i1 %p_Result_168"   --->   Operation 11929 'xor' 'xor_ln348_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11930 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_31)   --->   "%select_ln392_95 = select i1 %overflow_63, i16 32767, i16 32768"   --->   Operation 11930 'select' 'select_ln392_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11931 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_31 = select i1 %xor_ln348_31, i16 %select_ln392_95, i16 %p_Val2_178"   --->   Operation 11931 'select' 'select_ln348_31' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11932 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%xor_ln941_106 = xor i1 %p_Result_185, i1 1"   --->   Operation 11932 'xor' 'xor_ln941_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11933 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%overflow_70 = and i1 %p_Result_186, i1 %xor_ln941_106"   --->   Operation 11933 'and' 'overflow_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11934 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%xor_ln348_34 = xor i1 %p_Result_185, i1 %p_Result_186"   --->   Operation 11934 'xor' 'xor_ln348_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11935 [1/1] (0.00ns) (grouped into LUT with out node sum_V_54)   --->   "%select_ln392_106 = select i1 %overflow_70, i16 32767, i16 32768"   --->   Operation 11935 'select' 'select_ln392_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11936 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_54 = select i1 %xor_ln348_34, i16 %select_ln392_106, i16 %sum_V_53"   --->   Operation 11936 'select' 'sum_V_54' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11937 [1/1] (0.00ns)   --->   "%sext_ln859_70 = sext i16 %lhs_8"   --->   Operation 11937 'sext' 'sext_ln859_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11938 [1/1] (0.00ns)   --->   "%sext_ln859_71 = sext i16 %sum_V_54"   --->   Operation 11938 'sext' 'sext_ln859_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11939 [1/1] (0.85ns)   --->   "%ret_V_38 = add i17 %sext_ln859_71, i17 %sext_ln859_70"   --->   Operation 11939 'add' 'ret_V_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11940 [1/1] (0.00ns)   --->   "%p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_38, i32 16"   --->   Operation 11940 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11941 [1/1] (0.85ns)   --->   "%p_Val2_199 = add i16 %sum_V_54, i16 %lhs_8"   --->   Operation 11941 'add' 'p_Val2_199' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11942 [1/1] (0.00ns)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_199, i32 15"   --->   Operation 11942 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11943 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_35)   --->   "%xor_ln941_107 = xor i1 %p_Result_187, i1 1"   --->   Operation 11943 'xor' 'xor_ln941_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11944 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_35)   --->   "%overflow_71 = and i1 %p_Result_188, i1 %xor_ln941_107"   --->   Operation 11944 'and' 'overflow_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11945 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_35)   --->   "%xor_ln348_35 = xor i1 %p_Result_187, i1 %p_Result_188"   --->   Operation 11945 'xor' 'xor_ln348_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11946 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_35)   --->   "%select_ln392_107 = select i1 %overflow_71, i16 32767, i16 32768"   --->   Operation 11946 'select' 'select_ln392_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11947 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_35 = select i1 %xor_ln348_35, i16 %select_ln392_107, i16 %p_Val2_199"   --->   Operation 11947 'select' 'select_ln348_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11948 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%xor_ln941_118 = xor i1 %p_Result_205, i1 1"   --->   Operation 11948 'xor' 'xor_ln941_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11949 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%overflow_78 = and i1 %p_Result_206, i1 %xor_ln941_118"   --->   Operation 11949 'and' 'overflow_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11950 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%xor_ln348_38 = xor i1 %p_Result_205, i1 %p_Result_206"   --->   Operation 11950 'xor' 'xor_ln348_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11951 [1/1] (0.00ns) (grouped into LUT with out node sum_V_60)   --->   "%select_ln392_118 = select i1 %overflow_78, i16 32767, i16 32768"   --->   Operation 11951 'select' 'select_ln392_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11952 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_60 = select i1 %xor_ln348_38, i16 %select_ln392_118, i16 %sum_V_59"   --->   Operation 11952 'select' 'sum_V_60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11953 [1/1] (0.00ns)   --->   "%sext_ln859_78 = sext i16 %lhs_9"   --->   Operation 11953 'sext' 'sext_ln859_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11954 [1/1] (0.00ns)   --->   "%sext_ln859_79 = sext i16 %sum_V_60"   --->   Operation 11954 'sext' 'sext_ln859_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11955 [1/1] (0.85ns)   --->   "%ret_V_42 = add i17 %sext_ln859_79, i17 %sext_ln859_78"   --->   Operation 11955 'add' 'ret_V_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11956 [1/1] (0.00ns)   --->   "%p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_42, i32 16"   --->   Operation 11956 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11957 [1/1] (0.85ns)   --->   "%p_Val2_220 = add i16 %sum_V_60, i16 %lhs_9"   --->   Operation 11957 'add' 'p_Val2_220' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11958 [1/1] (0.00ns)   --->   "%p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_220, i32 15"   --->   Operation 11958 'bitselect' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11959 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_39)   --->   "%xor_ln941_119 = xor i1 %p_Result_207, i1 1"   --->   Operation 11959 'xor' 'xor_ln941_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11960 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_39)   --->   "%overflow_79 = and i1 %p_Result_208, i1 %xor_ln941_119"   --->   Operation 11960 'and' 'overflow_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11961 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_39)   --->   "%xor_ln348_39 = xor i1 %p_Result_207, i1 %p_Result_208"   --->   Operation 11961 'xor' 'xor_ln348_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11962 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_39)   --->   "%select_ln392_119 = select i1 %overflow_79, i16 32767, i16 32768"   --->   Operation 11962 'select' 'select_ln392_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11963 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_39 = select i1 %xor_ln348_39, i16 %select_ln392_119, i16 %p_Val2_220"   --->   Operation 11963 'select' 'select_ln348_39' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11964 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%xor_ln941_130 = xor i1 %p_Result_225, i1 1"   --->   Operation 11964 'xor' 'xor_ln941_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11965 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%overflow_86 = and i1 %p_Result_226, i1 %xor_ln941_130"   --->   Operation 11965 'and' 'overflow_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11966 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%xor_ln348_42 = xor i1 %p_Result_225, i1 %p_Result_226"   --->   Operation 11966 'xor' 'xor_ln348_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11967 [1/1] (0.00ns) (grouped into LUT with out node sum_V_66)   --->   "%select_ln392_130 = select i1 %overflow_86, i16 32767, i16 32768"   --->   Operation 11967 'select' 'select_ln392_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11968 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_66 = select i1 %xor_ln348_42, i16 %select_ln392_130, i16 %sum_V_65"   --->   Operation 11968 'select' 'sum_V_66' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11969 [1/1] (0.00ns)   --->   "%sext_ln859_86 = sext i16 %lhs_10"   --->   Operation 11969 'sext' 'sext_ln859_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11970 [1/1] (0.00ns)   --->   "%sext_ln859_87 = sext i16 %sum_V_66"   --->   Operation 11970 'sext' 'sext_ln859_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11971 [1/1] (0.85ns)   --->   "%ret_V_46 = add i17 %sext_ln859_87, i17 %sext_ln859_86"   --->   Operation 11971 'add' 'ret_V_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11972 [1/1] (0.00ns)   --->   "%p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_46, i32 16"   --->   Operation 11972 'bitselect' 'p_Result_227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11973 [1/1] (0.85ns)   --->   "%p_Val2_241 = add i16 %sum_V_66, i16 %lhs_10"   --->   Operation 11973 'add' 'p_Val2_241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11974 [1/1] (0.00ns)   --->   "%p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_241, i32 15"   --->   Operation 11974 'bitselect' 'p_Result_228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11975 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_43)   --->   "%xor_ln941_131 = xor i1 %p_Result_227, i1 1"   --->   Operation 11975 'xor' 'xor_ln941_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11976 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_43)   --->   "%overflow_87 = and i1 %p_Result_228, i1 %xor_ln941_131"   --->   Operation 11976 'and' 'overflow_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11977 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_43)   --->   "%xor_ln348_43 = xor i1 %p_Result_227, i1 %p_Result_228"   --->   Operation 11977 'xor' 'xor_ln348_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11978 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_43)   --->   "%select_ln392_131 = select i1 %overflow_87, i16 32767, i16 32768"   --->   Operation 11978 'select' 'select_ln392_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11979 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_43 = select i1 %xor_ln348_43, i16 %select_ln392_131, i16 %p_Val2_241"   --->   Operation 11979 'select' 'select_ln348_43' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11980 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%xor_ln941_142 = xor i1 %p_Result_245, i1 1"   --->   Operation 11980 'xor' 'xor_ln941_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11981 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%overflow_94 = and i1 %p_Result_246, i1 %xor_ln941_142"   --->   Operation 11981 'and' 'overflow_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11982 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%xor_ln348_46 = xor i1 %p_Result_245, i1 %p_Result_246"   --->   Operation 11982 'xor' 'xor_ln348_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11983 [1/1] (0.00ns) (grouped into LUT with out node sum_V_72)   --->   "%select_ln392_142 = select i1 %overflow_94, i16 32767, i16 32768"   --->   Operation 11983 'select' 'select_ln392_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11984 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_72 = select i1 %xor_ln348_46, i16 %select_ln392_142, i16 %sum_V_71"   --->   Operation 11984 'select' 'sum_V_72' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11985 [1/1] (0.00ns)   --->   "%sext_ln859_94 = sext i16 %lhs_11"   --->   Operation 11985 'sext' 'sext_ln859_94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11986 [1/1] (0.00ns)   --->   "%sext_ln859_95 = sext i16 %sum_V_72"   --->   Operation 11986 'sext' 'sext_ln859_95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11987 [1/1] (0.85ns)   --->   "%ret_V_50 = add i17 %sext_ln859_95, i17 %sext_ln859_94"   --->   Operation 11987 'add' 'ret_V_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11988 [1/1] (0.00ns)   --->   "%p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_50, i32 16"   --->   Operation 11988 'bitselect' 'p_Result_247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11989 [1/1] (0.85ns)   --->   "%p_Val2_262 = add i16 %sum_V_72, i16 %lhs_11"   --->   Operation 11989 'add' 'p_Val2_262' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11990 [1/1] (0.00ns)   --->   "%p_Result_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_262, i32 15"   --->   Operation 11990 'bitselect' 'p_Result_248' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 11991 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_47)   --->   "%xor_ln941_143 = xor i1 %p_Result_247, i1 1"   --->   Operation 11991 'xor' 'xor_ln941_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11992 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_47)   --->   "%overflow_95 = and i1 %p_Result_248, i1 %xor_ln941_143"   --->   Operation 11992 'and' 'overflow_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11993 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_47)   --->   "%xor_ln348_47 = xor i1 %p_Result_247, i1 %p_Result_248"   --->   Operation 11993 'xor' 'xor_ln348_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11994 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_47)   --->   "%select_ln392_143 = select i1 %overflow_95, i16 32767, i16 32768"   --->   Operation 11994 'select' 'select_ln392_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11995 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_47 = select i1 %xor_ln348_47, i16 %select_ln392_143, i16 %p_Val2_262"   --->   Operation 11995 'select' 'select_ln348_47' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 11996 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%xor_ln941_154 = xor i1 %p_Result_265, i1 1"   --->   Operation 11996 'xor' 'xor_ln941_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11997 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%overflow_102 = and i1 %p_Result_266, i1 %xor_ln941_154"   --->   Operation 11997 'and' 'overflow_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11998 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%xor_ln348_50 = xor i1 %p_Result_265, i1 %p_Result_266"   --->   Operation 11998 'xor' 'xor_ln348_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 11999 [1/1] (0.00ns) (grouped into LUT with out node sum_V_78)   --->   "%select_ln392_154 = select i1 %overflow_102, i16 32767, i16 32768"   --->   Operation 11999 'select' 'select_ln392_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12000 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_78 = select i1 %xor_ln348_50, i16 %select_ln392_154, i16 %sum_V_77"   --->   Operation 12000 'select' 'sum_V_78' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12001 [1/1] (0.00ns)   --->   "%sext_ln859_102 = sext i16 %lhs_12"   --->   Operation 12001 'sext' 'sext_ln859_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12002 [1/1] (0.00ns)   --->   "%sext_ln859_103 = sext i16 %sum_V_78"   --->   Operation 12002 'sext' 'sext_ln859_103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12003 [1/1] (0.85ns)   --->   "%ret_V_54 = add i17 %sext_ln859_103, i17 %sext_ln859_102"   --->   Operation 12003 'add' 'ret_V_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12004 [1/1] (0.00ns)   --->   "%p_Result_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_54, i32 16"   --->   Operation 12004 'bitselect' 'p_Result_267' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12005 [1/1] (0.85ns)   --->   "%p_Val2_283 = add i16 %sum_V_78, i16 %lhs_12"   --->   Operation 12005 'add' 'p_Val2_283' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12006 [1/1] (0.00ns)   --->   "%p_Result_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_283, i32 15"   --->   Operation 12006 'bitselect' 'p_Result_268' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12007 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_51)   --->   "%xor_ln941_155 = xor i1 %p_Result_267, i1 1"   --->   Operation 12007 'xor' 'xor_ln941_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12008 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_51)   --->   "%overflow_103 = and i1 %p_Result_268, i1 %xor_ln941_155"   --->   Operation 12008 'and' 'overflow_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12009 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_51)   --->   "%xor_ln348_51 = xor i1 %p_Result_267, i1 %p_Result_268"   --->   Operation 12009 'xor' 'xor_ln348_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12010 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_51)   --->   "%select_ln392_155 = select i1 %overflow_103, i16 32767, i16 32768"   --->   Operation 12010 'select' 'select_ln392_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12011 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_51 = select i1 %xor_ln348_51, i16 %select_ln392_155, i16 %p_Val2_283"   --->   Operation 12011 'select' 'select_ln348_51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12012 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%xor_ln941_166 = xor i1 %p_Result_285, i1 1"   --->   Operation 12012 'xor' 'xor_ln941_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12013 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%overflow_110 = and i1 %p_Result_286, i1 %xor_ln941_166"   --->   Operation 12013 'and' 'overflow_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12014 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%xor_ln348_54 = xor i1 %p_Result_285, i1 %p_Result_286"   --->   Operation 12014 'xor' 'xor_ln348_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12015 [1/1] (0.00ns) (grouped into LUT with out node sum_V_84)   --->   "%select_ln392_166 = select i1 %overflow_110, i16 32767, i16 32768"   --->   Operation 12015 'select' 'select_ln392_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12016 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_84 = select i1 %xor_ln348_54, i16 %select_ln392_166, i16 %sum_V_83"   --->   Operation 12016 'select' 'sum_V_84' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12017 [1/1] (0.00ns)   --->   "%sext_ln859_110 = sext i16 %lhs_13"   --->   Operation 12017 'sext' 'sext_ln859_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12018 [1/1] (0.00ns)   --->   "%sext_ln859_111 = sext i16 %sum_V_84"   --->   Operation 12018 'sext' 'sext_ln859_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12019 [1/1] (0.85ns)   --->   "%ret_V_58 = add i17 %sext_ln859_111, i17 %sext_ln859_110"   --->   Operation 12019 'add' 'ret_V_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12020 [1/1] (0.00ns)   --->   "%p_Result_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_58, i32 16"   --->   Operation 12020 'bitselect' 'p_Result_287' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12021 [1/1] (0.85ns)   --->   "%p_Val2_304 = add i16 %sum_V_84, i16 %lhs_13"   --->   Operation 12021 'add' 'p_Val2_304' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12022 [1/1] (0.00ns)   --->   "%p_Result_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_304, i32 15"   --->   Operation 12022 'bitselect' 'p_Result_288' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12023 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_55)   --->   "%xor_ln941_167 = xor i1 %p_Result_287, i1 1"   --->   Operation 12023 'xor' 'xor_ln941_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12024 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_55)   --->   "%overflow_111 = and i1 %p_Result_288, i1 %xor_ln941_167"   --->   Operation 12024 'and' 'overflow_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12025 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_55)   --->   "%xor_ln348_55 = xor i1 %p_Result_287, i1 %p_Result_288"   --->   Operation 12025 'xor' 'xor_ln348_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12026 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_55)   --->   "%select_ln392_167 = select i1 %overflow_111, i16 32767, i16 32768"   --->   Operation 12026 'select' 'select_ln392_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12027 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_55 = select i1 %xor_ln348_55, i16 %select_ln392_167, i16 %p_Val2_304"   --->   Operation 12027 'select' 'select_ln348_55' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12028 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%xor_ln941_178 = xor i1 %p_Result_305, i1 1"   --->   Operation 12028 'xor' 'xor_ln941_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12029 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%overflow_118 = and i1 %p_Result_306, i1 %xor_ln941_178"   --->   Operation 12029 'and' 'overflow_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12030 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%xor_ln348_58 = xor i1 %p_Result_305, i1 %p_Result_306"   --->   Operation 12030 'xor' 'xor_ln348_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12031 [1/1] (0.00ns) (grouped into LUT with out node sum_V_90)   --->   "%select_ln392_178 = select i1 %overflow_118, i16 32767, i16 32768"   --->   Operation 12031 'select' 'select_ln392_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12032 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_90 = select i1 %xor_ln348_58, i16 %select_ln392_178, i16 %sum_V_89"   --->   Operation 12032 'select' 'sum_V_90' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12033 [1/1] (0.00ns)   --->   "%sext_ln859_118 = sext i16 %lhs_14"   --->   Operation 12033 'sext' 'sext_ln859_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12034 [1/1] (0.00ns)   --->   "%sext_ln859_119 = sext i16 %sum_V_90"   --->   Operation 12034 'sext' 'sext_ln859_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12035 [1/1] (0.85ns)   --->   "%ret_V_62 = add i17 %sext_ln859_119, i17 %sext_ln859_118"   --->   Operation 12035 'add' 'ret_V_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12036 [1/1] (0.00ns)   --->   "%p_Result_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_62, i32 16"   --->   Operation 12036 'bitselect' 'p_Result_307' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12037 [1/1] (0.85ns)   --->   "%p_Val2_325 = add i16 %sum_V_90, i16 %lhs_14"   --->   Operation 12037 'add' 'p_Val2_325' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12038 [1/1] (0.00ns)   --->   "%p_Result_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_325, i32 15"   --->   Operation 12038 'bitselect' 'p_Result_308' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12039 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_59)   --->   "%xor_ln941_179 = xor i1 %p_Result_307, i1 1"   --->   Operation 12039 'xor' 'xor_ln941_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12040 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_59)   --->   "%overflow_119 = and i1 %p_Result_308, i1 %xor_ln941_179"   --->   Operation 12040 'and' 'overflow_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12041 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_59)   --->   "%xor_ln348_59 = xor i1 %p_Result_307, i1 %p_Result_308"   --->   Operation 12041 'xor' 'xor_ln348_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12042 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_59)   --->   "%select_ln392_179 = select i1 %overflow_119, i16 32767, i16 32768"   --->   Operation 12042 'select' 'select_ln392_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12043 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_59 = select i1 %xor_ln348_59, i16 %select_ln392_179, i16 %p_Val2_325"   --->   Operation 12043 'select' 'select_ln348_59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12044 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%xor_ln941_190 = xor i1 %p_Result_325, i1 1"   --->   Operation 12044 'xor' 'xor_ln941_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12045 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%overflow_126 = and i1 %p_Result_326, i1 %xor_ln941_190"   --->   Operation 12045 'and' 'overflow_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12046 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%xor_ln348_62 = xor i1 %p_Result_325, i1 %p_Result_326"   --->   Operation 12046 'xor' 'xor_ln348_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12047 [1/1] (0.00ns) (grouped into LUT with out node sum_V_96)   --->   "%select_ln392_190 = select i1 %overflow_126, i16 32767, i16 32768"   --->   Operation 12047 'select' 'select_ln392_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12048 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_96 = select i1 %xor_ln348_62, i16 %select_ln392_190, i16 %sum_V_95"   --->   Operation 12048 'select' 'sum_V_96' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12049 [1/1] (0.00ns)   --->   "%sext_ln859_126 = sext i16 %lhs_15"   --->   Operation 12049 'sext' 'sext_ln859_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12050 [1/1] (0.00ns)   --->   "%sext_ln859_127 = sext i16 %sum_V_96"   --->   Operation 12050 'sext' 'sext_ln859_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12051 [1/1] (0.85ns)   --->   "%ret_V_66 = add i17 %sext_ln859_127, i17 %sext_ln859_126"   --->   Operation 12051 'add' 'ret_V_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12052 [1/1] (0.00ns)   --->   "%p_Result_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_66, i32 16"   --->   Operation 12052 'bitselect' 'p_Result_327' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12053 [1/1] (0.85ns)   --->   "%p_Val2_346 = add i16 %sum_V_96, i16 %lhs_15"   --->   Operation 12053 'add' 'p_Val2_346' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12054 [1/1] (0.00ns)   --->   "%p_Result_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_346, i32 15"   --->   Operation 12054 'bitselect' 'p_Result_328' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12055 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_63)   --->   "%xor_ln941_191 = xor i1 %p_Result_327, i1 1"   --->   Operation 12055 'xor' 'xor_ln941_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12056 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_63)   --->   "%overflow_127 = and i1 %p_Result_328, i1 %xor_ln941_191"   --->   Operation 12056 'and' 'overflow_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12057 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_63)   --->   "%xor_ln348_63 = xor i1 %p_Result_327, i1 %p_Result_328"   --->   Operation 12057 'xor' 'xor_ln348_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12058 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_63)   --->   "%select_ln392_191 = select i1 %overflow_127, i16 32767, i16 32768"   --->   Operation 12058 'select' 'select_ln392_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12059 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_63 = select i1 %xor_ln348_63, i16 %select_ln392_191, i16 %p_Val2_346"   --->   Operation 12059 'select' 'select_ln348_63' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12060 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%xor_ln941_202 = xor i1 %p_Result_345, i1 1"   --->   Operation 12060 'xor' 'xor_ln941_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12061 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%overflow_134 = and i1 %p_Result_346, i1 %xor_ln941_202"   --->   Operation 12061 'and' 'overflow_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12062 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%xor_ln348_66 = xor i1 %p_Result_345, i1 %p_Result_346"   --->   Operation 12062 'xor' 'xor_ln348_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12063 [1/1] (0.00ns) (grouped into LUT with out node sum_V_102)   --->   "%select_ln392_202 = select i1 %overflow_134, i16 32767, i16 32768"   --->   Operation 12063 'select' 'select_ln392_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12064 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_102 = select i1 %xor_ln348_66, i16 %select_ln392_202, i16 %sum_V_101"   --->   Operation 12064 'select' 'sum_V_102' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12065 [1/1] (0.00ns)   --->   "%sext_ln859_134 = sext i16 %lhs_16"   --->   Operation 12065 'sext' 'sext_ln859_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12066 [1/1] (0.00ns)   --->   "%sext_ln859_135 = sext i16 %sum_V_102"   --->   Operation 12066 'sext' 'sext_ln859_135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12067 [1/1] (0.85ns)   --->   "%ret_V_70 = add i17 %sext_ln859_135, i17 %sext_ln859_134"   --->   Operation 12067 'add' 'ret_V_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12068 [1/1] (0.00ns)   --->   "%p_Result_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_70, i32 16"   --->   Operation 12068 'bitselect' 'p_Result_347' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12069 [1/1] (0.85ns)   --->   "%p_Val2_367 = add i16 %sum_V_102, i16 %lhs_16"   --->   Operation 12069 'add' 'p_Val2_367' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12070 [1/1] (0.00ns)   --->   "%p_Result_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_367, i32 15"   --->   Operation 12070 'bitselect' 'p_Result_348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12071 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_67)   --->   "%xor_ln941_203 = xor i1 %p_Result_347, i1 1"   --->   Operation 12071 'xor' 'xor_ln941_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12072 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_67)   --->   "%overflow_135 = and i1 %p_Result_348, i1 %xor_ln941_203"   --->   Operation 12072 'and' 'overflow_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12073 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_67)   --->   "%xor_ln348_67 = xor i1 %p_Result_347, i1 %p_Result_348"   --->   Operation 12073 'xor' 'xor_ln348_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12074 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_67)   --->   "%select_ln392_203 = select i1 %overflow_135, i16 32767, i16 32768"   --->   Operation 12074 'select' 'select_ln392_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12075 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_67 = select i1 %xor_ln348_67, i16 %select_ln392_203, i16 %p_Val2_367"   --->   Operation 12075 'select' 'select_ln348_67' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12076 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%xor_ln941_214 = xor i1 %p_Result_365, i1 1"   --->   Operation 12076 'xor' 'xor_ln941_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12077 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%overflow_142 = and i1 %p_Result_366, i1 %xor_ln941_214"   --->   Operation 12077 'and' 'overflow_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12078 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%xor_ln348_70 = xor i1 %p_Result_365, i1 %p_Result_366"   --->   Operation 12078 'xor' 'xor_ln348_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12079 [1/1] (0.00ns) (grouped into LUT with out node sum_V_108)   --->   "%select_ln392_214 = select i1 %overflow_142, i16 32767, i16 32768"   --->   Operation 12079 'select' 'select_ln392_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12080 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_108 = select i1 %xor_ln348_70, i16 %select_ln392_214, i16 %sum_V_107"   --->   Operation 12080 'select' 'sum_V_108' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12081 [1/1] (0.00ns)   --->   "%sext_ln859_142 = sext i16 %lhs_17"   --->   Operation 12081 'sext' 'sext_ln859_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12082 [1/1] (0.00ns)   --->   "%sext_ln859_143 = sext i16 %sum_V_108"   --->   Operation 12082 'sext' 'sext_ln859_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12083 [1/1] (0.85ns)   --->   "%ret_V_74 = add i17 %sext_ln859_143, i17 %sext_ln859_142"   --->   Operation 12083 'add' 'ret_V_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12084 [1/1] (0.00ns)   --->   "%p_Result_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_74, i32 16"   --->   Operation 12084 'bitselect' 'p_Result_367' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12085 [1/1] (0.85ns)   --->   "%p_Val2_388 = add i16 %sum_V_108, i16 %lhs_17"   --->   Operation 12085 'add' 'p_Val2_388' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12086 [1/1] (0.00ns)   --->   "%p_Result_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_388, i32 15"   --->   Operation 12086 'bitselect' 'p_Result_368' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12087 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_71)   --->   "%xor_ln941_215 = xor i1 %p_Result_367, i1 1"   --->   Operation 12087 'xor' 'xor_ln941_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12088 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_71)   --->   "%overflow_143 = and i1 %p_Result_368, i1 %xor_ln941_215"   --->   Operation 12088 'and' 'overflow_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12089 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_71)   --->   "%xor_ln348_71 = xor i1 %p_Result_367, i1 %p_Result_368"   --->   Operation 12089 'xor' 'xor_ln348_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12090 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_71)   --->   "%select_ln392_215 = select i1 %overflow_143, i16 32767, i16 32768"   --->   Operation 12090 'select' 'select_ln392_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12091 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_71 = select i1 %xor_ln348_71, i16 %select_ln392_215, i16 %p_Val2_388"   --->   Operation 12091 'select' 'select_ln348_71' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12092 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%xor_ln941_226 = xor i1 %p_Result_385, i1 1"   --->   Operation 12092 'xor' 'xor_ln941_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12093 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%overflow_150 = and i1 %p_Result_386, i1 %xor_ln941_226"   --->   Operation 12093 'and' 'overflow_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12094 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%xor_ln348_74 = xor i1 %p_Result_385, i1 %p_Result_386"   --->   Operation 12094 'xor' 'xor_ln348_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12095 [1/1] (0.00ns) (grouped into LUT with out node sum_V_114)   --->   "%select_ln392_226 = select i1 %overflow_150, i16 32767, i16 32768"   --->   Operation 12095 'select' 'select_ln392_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12096 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_114 = select i1 %xor_ln348_74, i16 %select_ln392_226, i16 %sum_V_113"   --->   Operation 12096 'select' 'sum_V_114' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12097 [1/1] (0.00ns)   --->   "%sext_ln859_150 = sext i16 %lhs_18"   --->   Operation 12097 'sext' 'sext_ln859_150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12098 [1/1] (0.00ns)   --->   "%sext_ln859_151 = sext i16 %sum_V_114"   --->   Operation 12098 'sext' 'sext_ln859_151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12099 [1/1] (0.85ns)   --->   "%ret_V_78 = add i17 %sext_ln859_151, i17 %sext_ln859_150"   --->   Operation 12099 'add' 'ret_V_78' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12100 [1/1] (0.00ns)   --->   "%p_Result_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_78, i32 16"   --->   Operation 12100 'bitselect' 'p_Result_387' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12101 [1/1] (0.85ns)   --->   "%p_Val2_409 = add i16 %sum_V_114, i16 %lhs_18"   --->   Operation 12101 'add' 'p_Val2_409' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12102 [1/1] (0.00ns)   --->   "%p_Result_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_409, i32 15"   --->   Operation 12102 'bitselect' 'p_Result_388' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12103 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_75)   --->   "%xor_ln941_227 = xor i1 %p_Result_387, i1 1"   --->   Operation 12103 'xor' 'xor_ln941_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12104 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_75)   --->   "%overflow_151 = and i1 %p_Result_388, i1 %xor_ln941_227"   --->   Operation 12104 'and' 'overflow_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12105 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_75)   --->   "%xor_ln348_75 = xor i1 %p_Result_387, i1 %p_Result_388"   --->   Operation 12105 'xor' 'xor_ln348_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12106 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_75)   --->   "%select_ln392_227 = select i1 %overflow_151, i16 32767, i16 32768"   --->   Operation 12106 'select' 'select_ln392_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12107 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_75 = select i1 %xor_ln348_75, i16 %select_ln392_227, i16 %p_Val2_409"   --->   Operation 12107 'select' 'select_ln348_75' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12108 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%xor_ln941_238 = xor i1 %p_Result_405, i1 1"   --->   Operation 12108 'xor' 'xor_ln941_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12109 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%overflow_158 = and i1 %p_Result_406, i1 %xor_ln941_238"   --->   Operation 12109 'and' 'overflow_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12110 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%xor_ln348_78 = xor i1 %p_Result_405, i1 %p_Result_406"   --->   Operation 12110 'xor' 'xor_ln348_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12111 [1/1] (0.00ns) (grouped into LUT with out node sum_V_120)   --->   "%select_ln392_238 = select i1 %overflow_158, i16 32767, i16 32768"   --->   Operation 12111 'select' 'select_ln392_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12112 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_120 = select i1 %xor_ln348_78, i16 %select_ln392_238, i16 %sum_V_119"   --->   Operation 12112 'select' 'sum_V_120' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12113 [1/1] (0.00ns)   --->   "%sext_ln859_158 = sext i16 %lhs_19"   --->   Operation 12113 'sext' 'sext_ln859_158' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12114 [1/1] (0.00ns)   --->   "%sext_ln859_159 = sext i16 %sum_V_120"   --->   Operation 12114 'sext' 'sext_ln859_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12115 [1/1] (0.85ns)   --->   "%ret_V_82 = add i17 %sext_ln859_159, i17 %sext_ln859_158"   --->   Operation 12115 'add' 'ret_V_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12116 [1/1] (0.00ns)   --->   "%p_Result_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_82, i32 16"   --->   Operation 12116 'bitselect' 'p_Result_407' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12117 [1/1] (0.85ns)   --->   "%p_Val2_430 = add i16 %sum_V_120, i16 %lhs_19"   --->   Operation 12117 'add' 'p_Val2_430' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12118 [1/1] (0.00ns)   --->   "%p_Result_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_430, i32 15"   --->   Operation 12118 'bitselect' 'p_Result_408' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12119 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_79)   --->   "%xor_ln941_239 = xor i1 %p_Result_407, i1 1"   --->   Operation 12119 'xor' 'xor_ln941_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12120 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_79)   --->   "%overflow_159 = and i1 %p_Result_408, i1 %xor_ln941_239"   --->   Operation 12120 'and' 'overflow_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12121 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_79)   --->   "%xor_ln348_79 = xor i1 %p_Result_407, i1 %p_Result_408"   --->   Operation 12121 'xor' 'xor_ln348_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12122 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_79)   --->   "%select_ln392_239 = select i1 %overflow_159, i16 32767, i16 32768"   --->   Operation 12122 'select' 'select_ln392_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12123 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_79 = select i1 %xor_ln348_79, i16 %select_ln392_239, i16 %p_Val2_430"   --->   Operation 12123 'select' 'select_ln348_79' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12124 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%xor_ln941_250 = xor i1 %p_Result_425, i1 1"   --->   Operation 12124 'xor' 'xor_ln941_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12125 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%overflow_166 = and i1 %p_Result_426, i1 %xor_ln941_250"   --->   Operation 12125 'and' 'overflow_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12126 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%xor_ln348_82 = xor i1 %p_Result_425, i1 %p_Result_426"   --->   Operation 12126 'xor' 'xor_ln348_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12127 [1/1] (0.00ns) (grouped into LUT with out node sum_V_126)   --->   "%select_ln392_250 = select i1 %overflow_166, i16 32767, i16 32768"   --->   Operation 12127 'select' 'select_ln392_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12128 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_126 = select i1 %xor_ln348_82, i16 %select_ln392_250, i16 %sum_V_125"   --->   Operation 12128 'select' 'sum_V_126' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12129 [1/1] (0.00ns)   --->   "%sext_ln859_166 = sext i16 %lhs_20"   --->   Operation 12129 'sext' 'sext_ln859_166' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12130 [1/1] (0.00ns)   --->   "%sext_ln859_167 = sext i16 %sum_V_126"   --->   Operation 12130 'sext' 'sext_ln859_167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12131 [1/1] (0.85ns)   --->   "%ret_V_86 = add i17 %sext_ln859_167, i17 %sext_ln859_166"   --->   Operation 12131 'add' 'ret_V_86' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12132 [1/1] (0.00ns)   --->   "%p_Result_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_86, i32 16"   --->   Operation 12132 'bitselect' 'p_Result_427' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12133 [1/1] (0.85ns)   --->   "%p_Val2_451 = add i16 %sum_V_126, i16 %lhs_20"   --->   Operation 12133 'add' 'p_Val2_451' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12134 [1/1] (0.00ns)   --->   "%p_Result_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_451, i32 15"   --->   Operation 12134 'bitselect' 'p_Result_428' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12135 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_83)   --->   "%xor_ln941_251 = xor i1 %p_Result_427, i1 1"   --->   Operation 12135 'xor' 'xor_ln941_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12136 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_83)   --->   "%overflow_167 = and i1 %p_Result_428, i1 %xor_ln941_251"   --->   Operation 12136 'and' 'overflow_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12137 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_83)   --->   "%xor_ln348_83 = xor i1 %p_Result_427, i1 %p_Result_428"   --->   Operation 12137 'xor' 'xor_ln348_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12138 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_83)   --->   "%select_ln392_251 = select i1 %overflow_167, i16 32767, i16 32768"   --->   Operation 12138 'select' 'select_ln392_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_83 = select i1 %xor_ln348_83, i16 %select_ln392_251, i16 %p_Val2_451"   --->   Operation 12139 'select' 'select_ln348_83' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12140 [1/1] (0.00ns) (grouped into LUT with out node sum_V_132)   --->   "%xor_ln941_262 = xor i1 %p_Result_445, i1 1"   --->   Operation 12140 'xor' 'xor_ln941_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12141 [1/1] (0.00ns) (grouped into LUT with out node sum_V_132)   --->   "%overflow_174 = and i1 %p_Result_446, i1 %xor_ln941_262"   --->   Operation 12141 'and' 'overflow_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12142 [1/1] (0.00ns) (grouped into LUT with out node sum_V_132)   --->   "%xor_ln348_86 = xor i1 %p_Result_445, i1 %p_Result_446"   --->   Operation 12142 'xor' 'xor_ln348_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12143 [1/1] (0.00ns) (grouped into LUT with out node sum_V_132)   --->   "%select_ln392_262 = select i1 %overflow_174, i16 32767, i16 32768"   --->   Operation 12143 'select' 'select_ln392_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12144 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_132 = select i1 %xor_ln348_86, i16 %select_ln392_262, i16 %sum_V_131"   --->   Operation 12144 'select' 'sum_V_132' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12145 [1/1] (0.00ns)   --->   "%sext_ln859_174 = sext i16 %lhs_21"   --->   Operation 12145 'sext' 'sext_ln859_174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12146 [1/1] (0.00ns)   --->   "%sext_ln859_175 = sext i16 %sum_V_132"   --->   Operation 12146 'sext' 'sext_ln859_175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12147 [1/1] (0.85ns)   --->   "%ret_V_90 = add i17 %sext_ln859_175, i17 %sext_ln859_174"   --->   Operation 12147 'add' 'ret_V_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12148 [1/1] (0.00ns)   --->   "%p_Result_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_90, i32 16"   --->   Operation 12148 'bitselect' 'p_Result_447' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12149 [1/1] (0.85ns)   --->   "%p_Val2_472 = add i16 %sum_V_132, i16 %lhs_21"   --->   Operation 12149 'add' 'p_Val2_472' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12150 [1/1] (0.00ns)   --->   "%p_Result_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_472, i32 15"   --->   Operation 12150 'bitselect' 'p_Result_448' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12151 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_87)   --->   "%xor_ln941_263 = xor i1 %p_Result_447, i1 1"   --->   Operation 12151 'xor' 'xor_ln941_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12152 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_87)   --->   "%overflow_175 = and i1 %p_Result_448, i1 %xor_ln941_263"   --->   Operation 12152 'and' 'overflow_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12153 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_87)   --->   "%xor_ln348_87 = xor i1 %p_Result_447, i1 %p_Result_448"   --->   Operation 12153 'xor' 'xor_ln348_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12154 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_87)   --->   "%select_ln392_263 = select i1 %overflow_175, i16 32767, i16 32768"   --->   Operation 12154 'select' 'select_ln392_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12155 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_87 = select i1 %xor_ln348_87, i16 %select_ln392_263, i16 %p_Val2_472"   --->   Operation 12155 'select' 'select_ln348_87' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12156 [1/1] (0.00ns) (grouped into LUT with out node sum_V_138)   --->   "%xor_ln941_274 = xor i1 %p_Result_465, i1 1"   --->   Operation 12156 'xor' 'xor_ln941_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12157 [1/1] (0.00ns) (grouped into LUT with out node sum_V_138)   --->   "%overflow_182 = and i1 %p_Result_466, i1 %xor_ln941_274"   --->   Operation 12157 'and' 'overflow_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12158 [1/1] (0.00ns) (grouped into LUT with out node sum_V_138)   --->   "%xor_ln348_90 = xor i1 %p_Result_465, i1 %p_Result_466"   --->   Operation 12158 'xor' 'xor_ln348_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12159 [1/1] (0.00ns) (grouped into LUT with out node sum_V_138)   --->   "%select_ln392_274 = select i1 %overflow_182, i16 32767, i16 32768"   --->   Operation 12159 'select' 'select_ln392_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12160 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_138 = select i1 %xor_ln348_90, i16 %select_ln392_274, i16 %sum_V_137"   --->   Operation 12160 'select' 'sum_V_138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12161 [1/1] (0.00ns)   --->   "%sext_ln859_182 = sext i16 %lhs_22"   --->   Operation 12161 'sext' 'sext_ln859_182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12162 [1/1] (0.00ns)   --->   "%sext_ln859_183 = sext i16 %sum_V_138"   --->   Operation 12162 'sext' 'sext_ln859_183' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12163 [1/1] (0.85ns)   --->   "%ret_V_94 = add i17 %sext_ln859_183, i17 %sext_ln859_182"   --->   Operation 12163 'add' 'ret_V_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12164 [1/1] (0.00ns)   --->   "%p_Result_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_94, i32 16"   --->   Operation 12164 'bitselect' 'p_Result_467' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12165 [1/1] (0.85ns)   --->   "%p_Val2_493 = add i16 %sum_V_138, i16 %lhs_22"   --->   Operation 12165 'add' 'p_Val2_493' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12166 [1/1] (0.00ns)   --->   "%p_Result_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_493, i32 15"   --->   Operation 12166 'bitselect' 'p_Result_468' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12167 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_91)   --->   "%xor_ln941_275 = xor i1 %p_Result_467, i1 1"   --->   Operation 12167 'xor' 'xor_ln941_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12168 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_91)   --->   "%overflow_183 = and i1 %p_Result_468, i1 %xor_ln941_275"   --->   Operation 12168 'and' 'overflow_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12169 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_91)   --->   "%xor_ln348_91 = xor i1 %p_Result_467, i1 %p_Result_468"   --->   Operation 12169 'xor' 'xor_ln348_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12170 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_91)   --->   "%select_ln392_275 = select i1 %overflow_183, i16 32767, i16 32768"   --->   Operation 12170 'select' 'select_ln392_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12171 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_91 = select i1 %xor_ln348_91, i16 %select_ln392_275, i16 %p_Val2_493"   --->   Operation 12171 'select' 'select_ln348_91' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12172 [1/1] (0.00ns) (grouped into LUT with out node sum_V_144)   --->   "%xor_ln941_286 = xor i1 %p_Result_485, i1 1"   --->   Operation 12172 'xor' 'xor_ln941_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12173 [1/1] (0.00ns) (grouped into LUT with out node sum_V_144)   --->   "%overflow_190 = and i1 %p_Result_486, i1 %xor_ln941_286"   --->   Operation 12173 'and' 'overflow_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12174 [1/1] (0.00ns) (grouped into LUT with out node sum_V_144)   --->   "%xor_ln348_94 = xor i1 %p_Result_485, i1 %p_Result_486"   --->   Operation 12174 'xor' 'xor_ln348_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12175 [1/1] (0.00ns) (grouped into LUT with out node sum_V_144)   --->   "%select_ln392_286 = select i1 %overflow_190, i16 32767, i16 32768"   --->   Operation 12175 'select' 'select_ln392_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12176 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_144 = select i1 %xor_ln348_94, i16 %select_ln392_286, i16 %sum_V_143"   --->   Operation 12176 'select' 'sum_V_144' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12177 [1/1] (0.00ns)   --->   "%sext_ln859_190 = sext i16 %lhs_23"   --->   Operation 12177 'sext' 'sext_ln859_190' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12178 [1/1] (0.00ns)   --->   "%sext_ln859_191 = sext i16 %sum_V_144"   --->   Operation 12178 'sext' 'sext_ln859_191' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12179 [1/1] (0.85ns)   --->   "%ret_V_98 = add i17 %sext_ln859_191, i17 %sext_ln859_190"   --->   Operation 12179 'add' 'ret_V_98' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12180 [1/1] (0.00ns)   --->   "%p_Result_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_98, i32 16"   --->   Operation 12180 'bitselect' 'p_Result_487' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12181 [1/1] (0.85ns)   --->   "%p_Val2_514 = add i16 %sum_V_144, i16 %lhs_23"   --->   Operation 12181 'add' 'p_Val2_514' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12182 [1/1] (0.00ns)   --->   "%p_Result_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_514, i32 15"   --->   Operation 12182 'bitselect' 'p_Result_488' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12183 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_95)   --->   "%xor_ln941_287 = xor i1 %p_Result_487, i1 1"   --->   Operation 12183 'xor' 'xor_ln941_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12184 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_95)   --->   "%overflow_191 = and i1 %p_Result_488, i1 %xor_ln941_287"   --->   Operation 12184 'and' 'overflow_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12185 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_95)   --->   "%xor_ln348_95 = xor i1 %p_Result_487, i1 %p_Result_488"   --->   Operation 12185 'xor' 'xor_ln348_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12186 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_95)   --->   "%select_ln392_287 = select i1 %overflow_191, i16 32767, i16 32768"   --->   Operation 12186 'select' 'select_ln392_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12187 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_95 = select i1 %xor_ln348_95, i16 %select_ln392_287, i16 %p_Val2_514"   --->   Operation 12187 'select' 'select_ln348_95' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12188 [1/1] (0.00ns) (grouped into LUT with out node sum_V_150)   --->   "%xor_ln941_298 = xor i1 %p_Result_505, i1 1"   --->   Operation 12188 'xor' 'xor_ln941_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12189 [1/1] (0.00ns) (grouped into LUT with out node sum_V_150)   --->   "%overflow_198 = and i1 %p_Result_506, i1 %xor_ln941_298"   --->   Operation 12189 'and' 'overflow_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12190 [1/1] (0.00ns) (grouped into LUT with out node sum_V_150)   --->   "%xor_ln348_98 = xor i1 %p_Result_505, i1 %p_Result_506"   --->   Operation 12190 'xor' 'xor_ln348_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12191 [1/1] (0.00ns) (grouped into LUT with out node sum_V_150)   --->   "%select_ln392_298 = select i1 %overflow_198, i16 32767, i16 32768"   --->   Operation 12191 'select' 'select_ln392_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12192 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_150 = select i1 %xor_ln348_98, i16 %select_ln392_298, i16 %sum_V_149"   --->   Operation 12192 'select' 'sum_V_150' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12193 [1/1] (0.00ns)   --->   "%sext_ln859_198 = sext i16 %lhs_24"   --->   Operation 12193 'sext' 'sext_ln859_198' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12194 [1/1] (0.00ns)   --->   "%sext_ln859_199 = sext i16 %sum_V_150"   --->   Operation 12194 'sext' 'sext_ln859_199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12195 [1/1] (0.85ns)   --->   "%ret_V_102 = add i17 %sext_ln859_199, i17 %sext_ln859_198"   --->   Operation 12195 'add' 'ret_V_102' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12196 [1/1] (0.00ns)   --->   "%p_Result_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_102, i32 16"   --->   Operation 12196 'bitselect' 'p_Result_507' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12197 [1/1] (0.85ns)   --->   "%p_Val2_535 = add i16 %sum_V_150, i16 %lhs_24"   --->   Operation 12197 'add' 'p_Val2_535' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12198 [1/1] (0.00ns)   --->   "%p_Result_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_535, i32 15"   --->   Operation 12198 'bitselect' 'p_Result_508' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12199 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_99)   --->   "%xor_ln941_299 = xor i1 %p_Result_507, i1 1"   --->   Operation 12199 'xor' 'xor_ln941_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12200 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_99)   --->   "%overflow_199 = and i1 %p_Result_508, i1 %xor_ln941_299"   --->   Operation 12200 'and' 'overflow_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12201 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_99)   --->   "%xor_ln348_99 = xor i1 %p_Result_507, i1 %p_Result_508"   --->   Operation 12201 'xor' 'xor_ln348_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12202 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_99)   --->   "%select_ln392_299 = select i1 %overflow_199, i16 32767, i16 32768"   --->   Operation 12202 'select' 'select_ln392_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12203 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_99 = select i1 %xor_ln348_99, i16 %select_ln392_299, i16 %p_Val2_535"   --->   Operation 12203 'select' 'select_ln348_99' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12204 [1/1] (0.00ns) (grouped into LUT with out node sum_V_156)   --->   "%xor_ln941_310 = xor i1 %p_Result_525, i1 1"   --->   Operation 12204 'xor' 'xor_ln941_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12205 [1/1] (0.00ns) (grouped into LUT with out node sum_V_156)   --->   "%overflow_206 = and i1 %p_Result_526, i1 %xor_ln941_310"   --->   Operation 12205 'and' 'overflow_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12206 [1/1] (0.00ns) (grouped into LUT with out node sum_V_156)   --->   "%xor_ln348_102 = xor i1 %p_Result_525, i1 %p_Result_526"   --->   Operation 12206 'xor' 'xor_ln348_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12207 [1/1] (0.00ns) (grouped into LUT with out node sum_V_156)   --->   "%select_ln392_310 = select i1 %overflow_206, i16 32767, i16 32768"   --->   Operation 12207 'select' 'select_ln392_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12208 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_156 = select i1 %xor_ln348_102, i16 %select_ln392_310, i16 %sum_V_155"   --->   Operation 12208 'select' 'sum_V_156' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12209 [1/1] (0.00ns)   --->   "%sext_ln859_206 = sext i16 %lhs_25"   --->   Operation 12209 'sext' 'sext_ln859_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12210 [1/1] (0.00ns)   --->   "%sext_ln859_207 = sext i16 %sum_V_156"   --->   Operation 12210 'sext' 'sext_ln859_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12211 [1/1] (0.85ns)   --->   "%ret_V_106 = add i17 %sext_ln859_207, i17 %sext_ln859_206"   --->   Operation 12211 'add' 'ret_V_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12212 [1/1] (0.00ns)   --->   "%p_Result_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_106, i32 16"   --->   Operation 12212 'bitselect' 'p_Result_527' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12213 [1/1] (0.85ns)   --->   "%p_Val2_556 = add i16 %sum_V_156, i16 %lhs_25"   --->   Operation 12213 'add' 'p_Val2_556' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12214 [1/1] (0.00ns)   --->   "%p_Result_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_556, i32 15"   --->   Operation 12214 'bitselect' 'p_Result_528' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12215 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_103)   --->   "%xor_ln941_311 = xor i1 %p_Result_527, i1 1"   --->   Operation 12215 'xor' 'xor_ln941_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12216 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_103)   --->   "%overflow_207 = and i1 %p_Result_528, i1 %xor_ln941_311"   --->   Operation 12216 'and' 'overflow_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12217 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_103)   --->   "%xor_ln348_103 = xor i1 %p_Result_527, i1 %p_Result_528"   --->   Operation 12217 'xor' 'xor_ln348_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12218 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_103)   --->   "%select_ln392_311 = select i1 %overflow_207, i16 32767, i16 32768"   --->   Operation 12218 'select' 'select_ln392_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12219 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_103 = select i1 %xor_ln348_103, i16 %select_ln392_311, i16 %p_Val2_556"   --->   Operation 12219 'select' 'select_ln348_103' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12220 [1/1] (0.00ns) (grouped into LUT with out node sum_V_162)   --->   "%xor_ln941_322 = xor i1 %p_Result_545, i1 1"   --->   Operation 12220 'xor' 'xor_ln941_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12221 [1/1] (0.00ns) (grouped into LUT with out node sum_V_162)   --->   "%overflow_214 = and i1 %p_Result_546, i1 %xor_ln941_322"   --->   Operation 12221 'and' 'overflow_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12222 [1/1] (0.00ns) (grouped into LUT with out node sum_V_162)   --->   "%xor_ln348_106 = xor i1 %p_Result_545, i1 %p_Result_546"   --->   Operation 12222 'xor' 'xor_ln348_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12223 [1/1] (0.00ns) (grouped into LUT with out node sum_V_162)   --->   "%select_ln392_322 = select i1 %overflow_214, i16 32767, i16 32768"   --->   Operation 12223 'select' 'select_ln392_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12224 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_162 = select i1 %xor_ln348_106, i16 %select_ln392_322, i16 %sum_V_161"   --->   Operation 12224 'select' 'sum_V_162' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12225 [1/1] (0.00ns)   --->   "%sext_ln859_214 = sext i16 %lhs_26"   --->   Operation 12225 'sext' 'sext_ln859_214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12226 [1/1] (0.00ns)   --->   "%sext_ln859_215 = sext i16 %sum_V_162"   --->   Operation 12226 'sext' 'sext_ln859_215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12227 [1/1] (0.85ns)   --->   "%ret_V_110 = add i17 %sext_ln859_215, i17 %sext_ln859_214"   --->   Operation 12227 'add' 'ret_V_110' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12228 [1/1] (0.00ns)   --->   "%p_Result_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_110, i32 16"   --->   Operation 12228 'bitselect' 'p_Result_547' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12229 [1/1] (0.85ns)   --->   "%p_Val2_577 = add i16 %sum_V_162, i16 %lhs_26"   --->   Operation 12229 'add' 'p_Val2_577' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12230 [1/1] (0.00ns)   --->   "%p_Result_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_577, i32 15"   --->   Operation 12230 'bitselect' 'p_Result_548' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12231 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_107)   --->   "%xor_ln941_323 = xor i1 %p_Result_547, i1 1"   --->   Operation 12231 'xor' 'xor_ln941_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12232 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_107)   --->   "%overflow_215 = and i1 %p_Result_548, i1 %xor_ln941_323"   --->   Operation 12232 'and' 'overflow_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12233 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_107)   --->   "%xor_ln348_107 = xor i1 %p_Result_547, i1 %p_Result_548"   --->   Operation 12233 'xor' 'xor_ln348_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12234 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_107)   --->   "%select_ln392_323 = select i1 %overflow_215, i16 32767, i16 32768"   --->   Operation 12234 'select' 'select_ln392_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12235 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_107 = select i1 %xor_ln348_107, i16 %select_ln392_323, i16 %p_Val2_577"   --->   Operation 12235 'select' 'select_ln348_107' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12236 [1/1] (0.00ns) (grouped into LUT with out node sum_V_168)   --->   "%xor_ln941_334 = xor i1 %p_Result_565, i1 1"   --->   Operation 12236 'xor' 'xor_ln941_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12237 [1/1] (0.00ns) (grouped into LUT with out node sum_V_168)   --->   "%overflow_222 = and i1 %p_Result_566, i1 %xor_ln941_334"   --->   Operation 12237 'and' 'overflow_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12238 [1/1] (0.00ns) (grouped into LUT with out node sum_V_168)   --->   "%xor_ln348_110 = xor i1 %p_Result_565, i1 %p_Result_566"   --->   Operation 12238 'xor' 'xor_ln348_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12239 [1/1] (0.00ns) (grouped into LUT with out node sum_V_168)   --->   "%select_ln392_334 = select i1 %overflow_222, i16 32767, i16 32768"   --->   Operation 12239 'select' 'select_ln392_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12240 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_168 = select i1 %xor_ln348_110, i16 %select_ln392_334, i16 %sum_V_167"   --->   Operation 12240 'select' 'sum_V_168' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12241 [1/1] (0.00ns)   --->   "%sext_ln859_222 = sext i16 %lhs_27"   --->   Operation 12241 'sext' 'sext_ln859_222' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12242 [1/1] (0.00ns)   --->   "%sext_ln859_223 = sext i16 %sum_V_168"   --->   Operation 12242 'sext' 'sext_ln859_223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12243 [1/1] (0.85ns)   --->   "%ret_V_114 = add i17 %sext_ln859_223, i17 %sext_ln859_222"   --->   Operation 12243 'add' 'ret_V_114' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12244 [1/1] (0.00ns)   --->   "%p_Result_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_114, i32 16"   --->   Operation 12244 'bitselect' 'p_Result_567' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12245 [1/1] (0.85ns)   --->   "%p_Val2_598 = add i16 %sum_V_168, i16 %lhs_27"   --->   Operation 12245 'add' 'p_Val2_598' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12246 [1/1] (0.00ns)   --->   "%p_Result_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_598, i32 15"   --->   Operation 12246 'bitselect' 'p_Result_568' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12247 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_111)   --->   "%xor_ln941_335 = xor i1 %p_Result_567, i1 1"   --->   Operation 12247 'xor' 'xor_ln941_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12248 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_111)   --->   "%overflow_223 = and i1 %p_Result_568, i1 %xor_ln941_335"   --->   Operation 12248 'and' 'overflow_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12249 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_111)   --->   "%xor_ln348_111 = xor i1 %p_Result_567, i1 %p_Result_568"   --->   Operation 12249 'xor' 'xor_ln348_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12250 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_111)   --->   "%select_ln392_335 = select i1 %overflow_223, i16 32767, i16 32768"   --->   Operation 12250 'select' 'select_ln392_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12251 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_111 = select i1 %xor_ln348_111, i16 %select_ln392_335, i16 %p_Val2_598"   --->   Operation 12251 'select' 'select_ln348_111' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12252 [1/1] (0.00ns) (grouped into LUT with out node sum_V_174)   --->   "%xor_ln941_346 = xor i1 %p_Result_585, i1 1"   --->   Operation 12252 'xor' 'xor_ln941_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12253 [1/1] (0.00ns) (grouped into LUT with out node sum_V_174)   --->   "%overflow_230 = and i1 %p_Result_586, i1 %xor_ln941_346"   --->   Operation 12253 'and' 'overflow_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12254 [1/1] (0.00ns) (grouped into LUT with out node sum_V_174)   --->   "%xor_ln348_114 = xor i1 %p_Result_585, i1 %p_Result_586"   --->   Operation 12254 'xor' 'xor_ln348_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12255 [1/1] (0.00ns) (grouped into LUT with out node sum_V_174)   --->   "%select_ln392_346 = select i1 %overflow_230, i16 32767, i16 32768"   --->   Operation 12255 'select' 'select_ln392_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12256 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_174 = select i1 %xor_ln348_114, i16 %select_ln392_346, i16 %sum_V_173"   --->   Operation 12256 'select' 'sum_V_174' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12257 [1/1] (0.00ns)   --->   "%sext_ln859_230 = sext i16 %lhs_28"   --->   Operation 12257 'sext' 'sext_ln859_230' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12258 [1/1] (0.00ns)   --->   "%sext_ln859_231 = sext i16 %sum_V_174"   --->   Operation 12258 'sext' 'sext_ln859_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12259 [1/1] (0.85ns)   --->   "%ret_V_118 = add i17 %sext_ln859_231, i17 %sext_ln859_230"   --->   Operation 12259 'add' 'ret_V_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12260 [1/1] (0.00ns)   --->   "%p_Result_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_118, i32 16"   --->   Operation 12260 'bitselect' 'p_Result_587' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12261 [1/1] (0.85ns)   --->   "%p_Val2_619 = add i16 %sum_V_174, i16 %lhs_28"   --->   Operation 12261 'add' 'p_Val2_619' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12262 [1/1] (0.00ns)   --->   "%p_Result_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_619, i32 15"   --->   Operation 12262 'bitselect' 'p_Result_588' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12263 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_115)   --->   "%xor_ln941_347 = xor i1 %p_Result_587, i1 1"   --->   Operation 12263 'xor' 'xor_ln941_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12264 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_115)   --->   "%overflow_231 = and i1 %p_Result_588, i1 %xor_ln941_347"   --->   Operation 12264 'and' 'overflow_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12265 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_115)   --->   "%xor_ln348_115 = xor i1 %p_Result_587, i1 %p_Result_588"   --->   Operation 12265 'xor' 'xor_ln348_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12266 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_115)   --->   "%select_ln392_347 = select i1 %overflow_231, i16 32767, i16 32768"   --->   Operation 12266 'select' 'select_ln392_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12267 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_115 = select i1 %xor_ln348_115, i16 %select_ln392_347, i16 %p_Val2_619"   --->   Operation 12267 'select' 'select_ln348_115' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12268 [1/1] (0.00ns) (grouped into LUT with out node sum_V_180)   --->   "%xor_ln941_358 = xor i1 %p_Result_605, i1 1"   --->   Operation 12268 'xor' 'xor_ln941_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12269 [1/1] (0.00ns) (grouped into LUT with out node sum_V_180)   --->   "%overflow_238 = and i1 %p_Result_606, i1 %xor_ln941_358"   --->   Operation 12269 'and' 'overflow_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12270 [1/1] (0.00ns) (grouped into LUT with out node sum_V_180)   --->   "%xor_ln348_118 = xor i1 %p_Result_605, i1 %p_Result_606"   --->   Operation 12270 'xor' 'xor_ln348_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12271 [1/1] (0.00ns) (grouped into LUT with out node sum_V_180)   --->   "%select_ln392_358 = select i1 %overflow_238, i16 32767, i16 32768"   --->   Operation 12271 'select' 'select_ln392_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12272 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_180 = select i1 %xor_ln348_118, i16 %select_ln392_358, i16 %sum_V_179"   --->   Operation 12272 'select' 'sum_V_180' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12273 [1/1] (0.00ns)   --->   "%sext_ln859_238 = sext i16 %lhs_29"   --->   Operation 12273 'sext' 'sext_ln859_238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12274 [1/1] (0.00ns)   --->   "%sext_ln859_239 = sext i16 %sum_V_180"   --->   Operation 12274 'sext' 'sext_ln859_239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12275 [1/1] (0.85ns)   --->   "%ret_V_122 = add i17 %sext_ln859_239, i17 %sext_ln859_238"   --->   Operation 12275 'add' 'ret_V_122' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12276 [1/1] (0.00ns)   --->   "%p_Result_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_122, i32 16"   --->   Operation 12276 'bitselect' 'p_Result_607' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12277 [1/1] (0.85ns)   --->   "%p_Val2_640 = add i16 %sum_V_180, i16 %lhs_29"   --->   Operation 12277 'add' 'p_Val2_640' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12278 [1/1] (0.00ns)   --->   "%p_Result_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_640, i32 15"   --->   Operation 12278 'bitselect' 'p_Result_608' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12279 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_119)   --->   "%xor_ln941_359 = xor i1 %p_Result_607, i1 1"   --->   Operation 12279 'xor' 'xor_ln941_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12280 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_119)   --->   "%overflow_239 = and i1 %p_Result_608, i1 %xor_ln941_359"   --->   Operation 12280 'and' 'overflow_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12281 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_119)   --->   "%xor_ln348_119 = xor i1 %p_Result_607, i1 %p_Result_608"   --->   Operation 12281 'xor' 'xor_ln348_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12282 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_119)   --->   "%select_ln392_359 = select i1 %overflow_239, i16 32767, i16 32768"   --->   Operation 12282 'select' 'select_ln392_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12283 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_119 = select i1 %xor_ln348_119, i16 %select_ln392_359, i16 %p_Val2_640"   --->   Operation 12283 'select' 'select_ln348_119' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12284 [1/1] (0.00ns) (grouped into LUT with out node sum_V_186)   --->   "%xor_ln941_370 = xor i1 %p_Result_625, i1 1"   --->   Operation 12284 'xor' 'xor_ln941_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12285 [1/1] (0.00ns) (grouped into LUT with out node sum_V_186)   --->   "%overflow_246 = and i1 %p_Result_626, i1 %xor_ln941_370"   --->   Operation 12285 'and' 'overflow_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12286 [1/1] (0.00ns) (grouped into LUT with out node sum_V_186)   --->   "%xor_ln348_122 = xor i1 %p_Result_625, i1 %p_Result_626"   --->   Operation 12286 'xor' 'xor_ln348_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12287 [1/1] (0.00ns) (grouped into LUT with out node sum_V_186)   --->   "%select_ln392_370 = select i1 %overflow_246, i16 32767, i16 32768"   --->   Operation 12287 'select' 'select_ln392_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12288 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_186 = select i1 %xor_ln348_122, i16 %select_ln392_370, i16 %sum_V_185"   --->   Operation 12288 'select' 'sum_V_186' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12289 [1/1] (0.00ns)   --->   "%sext_ln859_246 = sext i16 %lhs_30"   --->   Operation 12289 'sext' 'sext_ln859_246' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12290 [1/1] (0.00ns)   --->   "%sext_ln859_247 = sext i16 %sum_V_186"   --->   Operation 12290 'sext' 'sext_ln859_247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12291 [1/1] (0.85ns)   --->   "%ret_V_126 = add i17 %sext_ln859_247, i17 %sext_ln859_246"   --->   Operation 12291 'add' 'ret_V_126' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12292 [1/1] (0.00ns)   --->   "%p_Result_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_126, i32 16"   --->   Operation 12292 'bitselect' 'p_Result_627' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12293 [1/1] (0.85ns)   --->   "%p_Val2_661 = add i16 %sum_V_186, i16 %lhs_30"   --->   Operation 12293 'add' 'p_Val2_661' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12294 [1/1] (0.00ns)   --->   "%p_Result_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_661, i32 15"   --->   Operation 12294 'bitselect' 'p_Result_628' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12295 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_123)   --->   "%xor_ln941_371 = xor i1 %p_Result_627, i1 1"   --->   Operation 12295 'xor' 'xor_ln941_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12296 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_123)   --->   "%overflow_247 = and i1 %p_Result_628, i1 %xor_ln941_371"   --->   Operation 12296 'and' 'overflow_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12297 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_123)   --->   "%xor_ln348_123 = xor i1 %p_Result_627, i1 %p_Result_628"   --->   Operation 12297 'xor' 'xor_ln348_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12298 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_123)   --->   "%select_ln392_371 = select i1 %overflow_247, i16 32767, i16 32768"   --->   Operation 12298 'select' 'select_ln392_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12299 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_123 = select i1 %xor_ln348_123, i16 %select_ln392_371, i16 %p_Val2_661"   --->   Operation 12299 'select' 'select_ln348_123' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12300 [1/1] (0.00ns) (grouped into LUT with out node sum_V_192)   --->   "%xor_ln941_382 = xor i1 %p_Result_645, i1 1"   --->   Operation 12300 'xor' 'xor_ln941_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12301 [1/1] (0.00ns) (grouped into LUT with out node sum_V_192)   --->   "%overflow_254 = and i1 %p_Result_646, i1 %xor_ln941_382"   --->   Operation 12301 'and' 'overflow_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12302 [1/1] (0.00ns) (grouped into LUT with out node sum_V_192)   --->   "%xor_ln348_126 = xor i1 %p_Result_645, i1 %p_Result_646"   --->   Operation 12302 'xor' 'xor_ln348_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12303 [1/1] (0.00ns) (grouped into LUT with out node sum_V_192)   --->   "%select_ln392_382 = select i1 %overflow_254, i16 32767, i16 32768"   --->   Operation 12303 'select' 'select_ln392_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12304 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_192 = select i1 %xor_ln348_126, i16 %select_ln392_382, i16 %sum_V_191"   --->   Operation 12304 'select' 'sum_V_192' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12305 [1/1] (0.00ns)   --->   "%sext_ln859_254 = sext i16 %lhs_31"   --->   Operation 12305 'sext' 'sext_ln859_254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12306 [1/1] (0.00ns)   --->   "%sext_ln859_255 = sext i16 %sum_V_192"   --->   Operation 12306 'sext' 'sext_ln859_255' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12307 [1/1] (0.85ns)   --->   "%ret_V_130 = add i17 %sext_ln859_255, i17 %sext_ln859_254"   --->   Operation 12307 'add' 'ret_V_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12308 [1/1] (0.00ns)   --->   "%p_Result_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_130, i32 16"   --->   Operation 12308 'bitselect' 'p_Result_647' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12309 [1/1] (0.85ns)   --->   "%p_Val2_682 = add i16 %sum_V_192, i16 %lhs_31"   --->   Operation 12309 'add' 'p_Val2_682' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12310 [1/1] (0.00ns)   --->   "%p_Result_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_682, i32 15"   --->   Operation 12310 'bitselect' 'p_Result_648' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12311 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_127)   --->   "%xor_ln941_383 = xor i1 %p_Result_647, i1 1"   --->   Operation 12311 'xor' 'xor_ln941_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12312 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_127)   --->   "%overflow_255 = and i1 %p_Result_648, i1 %xor_ln941_383"   --->   Operation 12312 'and' 'overflow_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12313 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_127)   --->   "%xor_ln348_127 = xor i1 %p_Result_647, i1 %p_Result_648"   --->   Operation 12313 'xor' 'xor_ln348_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12314 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_127)   --->   "%select_ln392_383 = select i1 %overflow_255, i16 32767, i16 32768"   --->   Operation 12314 'select' 'select_ln392_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12315 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_127 = select i1 %xor_ln348_127, i16 %select_ln392_383, i16 %p_Val2_682"   --->   Operation 12315 'select' 'select_ln348_127' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12316 [1/1] (0.00ns) (grouped into LUT with out node sum_V_198)   --->   "%xor_ln941_394 = xor i1 %p_Result_665, i1 1"   --->   Operation 12316 'xor' 'xor_ln941_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12317 [1/1] (0.00ns) (grouped into LUT with out node sum_V_198)   --->   "%overflow_262 = and i1 %p_Result_666, i1 %xor_ln941_394"   --->   Operation 12317 'and' 'overflow_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12318 [1/1] (0.00ns) (grouped into LUT with out node sum_V_198)   --->   "%xor_ln348_130 = xor i1 %p_Result_665, i1 %p_Result_666"   --->   Operation 12318 'xor' 'xor_ln348_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12319 [1/1] (0.00ns) (grouped into LUT with out node sum_V_198)   --->   "%select_ln392_394 = select i1 %overflow_262, i16 32767, i16 32768"   --->   Operation 12319 'select' 'select_ln392_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12320 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_198 = select i1 %xor_ln348_130, i16 %select_ln392_394, i16 %sum_V_197"   --->   Operation 12320 'select' 'sum_V_198' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12321 [1/1] (0.00ns)   --->   "%sext_ln859_262 = sext i16 %lhs_32"   --->   Operation 12321 'sext' 'sext_ln859_262' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12322 [1/1] (0.00ns)   --->   "%sext_ln859_263 = sext i16 %sum_V_198"   --->   Operation 12322 'sext' 'sext_ln859_263' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12323 [1/1] (0.85ns)   --->   "%ret_V_134 = add i17 %sext_ln859_263, i17 %sext_ln859_262"   --->   Operation 12323 'add' 'ret_V_134' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12324 [1/1] (0.00ns)   --->   "%p_Result_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_134, i32 16"   --->   Operation 12324 'bitselect' 'p_Result_667' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12325 [1/1] (0.85ns)   --->   "%p_Val2_703 = add i16 %sum_V_198, i16 %lhs_32"   --->   Operation 12325 'add' 'p_Val2_703' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12326 [1/1] (0.00ns)   --->   "%p_Result_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_703, i32 15"   --->   Operation 12326 'bitselect' 'p_Result_668' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12327 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_131)   --->   "%xor_ln941_395 = xor i1 %p_Result_667, i1 1"   --->   Operation 12327 'xor' 'xor_ln941_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12328 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_131)   --->   "%overflow_263 = and i1 %p_Result_668, i1 %xor_ln941_395"   --->   Operation 12328 'and' 'overflow_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12329 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_131)   --->   "%xor_ln348_131 = xor i1 %p_Result_667, i1 %p_Result_668"   --->   Operation 12329 'xor' 'xor_ln348_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12330 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_131)   --->   "%select_ln392_395 = select i1 %overflow_263, i16 32767, i16 32768"   --->   Operation 12330 'select' 'select_ln392_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12331 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_131 = select i1 %xor_ln348_131, i16 %select_ln392_395, i16 %p_Val2_703"   --->   Operation 12331 'select' 'select_ln348_131' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12332 [1/1] (0.00ns)   --->   "%tmp_390 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_131, i16 %select_ln348" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12332 'bitconcatenate' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12333 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_0_addr, i32 %tmp_390, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12333 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12334 [1/1] (0.00ns) (grouped into LUT with out node sum_V_204)   --->   "%xor_ln941_406 = xor i1 %p_Result_685, i1 1"   --->   Operation 12334 'xor' 'xor_ln941_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12335 [1/1] (0.00ns) (grouped into LUT with out node sum_V_204)   --->   "%overflow_270 = and i1 %p_Result_686, i1 %xor_ln941_406"   --->   Operation 12335 'and' 'overflow_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12336 [1/1] (0.00ns) (grouped into LUT with out node sum_V_204)   --->   "%xor_ln348_134 = xor i1 %p_Result_685, i1 %p_Result_686"   --->   Operation 12336 'xor' 'xor_ln348_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12337 [1/1] (0.00ns) (grouped into LUT with out node sum_V_204)   --->   "%select_ln392_406 = select i1 %overflow_270, i16 32767, i16 32768"   --->   Operation 12337 'select' 'select_ln392_406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12338 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_204 = select i1 %xor_ln348_134, i16 %select_ln392_406, i16 %sum_V_203"   --->   Operation 12338 'select' 'sum_V_204' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12339 [1/1] (0.00ns)   --->   "%sext_ln859_270 = sext i16 %lhs_33"   --->   Operation 12339 'sext' 'sext_ln859_270' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12340 [1/1] (0.00ns)   --->   "%sext_ln859_271 = sext i16 %sum_V_204"   --->   Operation 12340 'sext' 'sext_ln859_271' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12341 [1/1] (0.85ns)   --->   "%ret_V_138 = add i17 %sext_ln859_271, i17 %sext_ln859_270"   --->   Operation 12341 'add' 'ret_V_138' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12342 [1/1] (0.00ns)   --->   "%p_Result_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_138, i32 16"   --->   Operation 12342 'bitselect' 'p_Result_687' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12343 [1/1] (0.85ns)   --->   "%p_Val2_724 = add i16 %sum_V_204, i16 %lhs_33"   --->   Operation 12343 'add' 'p_Val2_724' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12344 [1/1] (0.00ns)   --->   "%p_Result_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_724, i32 15"   --->   Operation 12344 'bitselect' 'p_Result_688' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12345 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_135)   --->   "%xor_ln941_407 = xor i1 %p_Result_687, i1 1"   --->   Operation 12345 'xor' 'xor_ln941_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12346 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_135)   --->   "%overflow_271 = and i1 %p_Result_688, i1 %xor_ln941_407"   --->   Operation 12346 'and' 'overflow_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12347 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_135)   --->   "%xor_ln348_135 = xor i1 %p_Result_687, i1 %p_Result_688"   --->   Operation 12347 'xor' 'xor_ln348_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12348 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_135)   --->   "%select_ln392_407 = select i1 %overflow_271, i16 32767, i16 32768"   --->   Operation 12348 'select' 'select_ln392_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12349 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_135 = select i1 %xor_ln348_135, i16 %select_ln392_407, i16 %p_Val2_724"   --->   Operation 12349 'select' 'select_ln348_135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12350 [1/1] (0.00ns)   --->   "%tmp_399 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_135, i16 %select_ln348_7" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12350 'bitconcatenate' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12351 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_1_addr, i32 %tmp_399, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12351 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12352 [1/1] (0.00ns) (grouped into LUT with out node sum_V_210)   --->   "%xor_ln941_418 = xor i1 %p_Result_705, i1 1"   --->   Operation 12352 'xor' 'xor_ln941_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12353 [1/1] (0.00ns) (grouped into LUT with out node sum_V_210)   --->   "%overflow_278 = and i1 %p_Result_706, i1 %xor_ln941_418"   --->   Operation 12353 'and' 'overflow_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12354 [1/1] (0.00ns) (grouped into LUT with out node sum_V_210)   --->   "%xor_ln348_138 = xor i1 %p_Result_705, i1 %p_Result_706"   --->   Operation 12354 'xor' 'xor_ln348_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12355 [1/1] (0.00ns) (grouped into LUT with out node sum_V_210)   --->   "%select_ln392_418 = select i1 %overflow_278, i16 32767, i16 32768"   --->   Operation 12355 'select' 'select_ln392_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12356 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_210 = select i1 %xor_ln348_138, i16 %select_ln392_418, i16 %sum_V_209"   --->   Operation 12356 'select' 'sum_V_210' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12357 [1/1] (0.00ns)   --->   "%sext_ln859_278 = sext i16 %lhs_34"   --->   Operation 12357 'sext' 'sext_ln859_278' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12358 [1/1] (0.00ns)   --->   "%sext_ln859_279 = sext i16 %sum_V_210"   --->   Operation 12358 'sext' 'sext_ln859_279' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12359 [1/1] (0.85ns)   --->   "%ret_V_142 = add i17 %sext_ln859_279, i17 %sext_ln859_278"   --->   Operation 12359 'add' 'ret_V_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12360 [1/1] (0.00ns)   --->   "%p_Result_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_142, i32 16"   --->   Operation 12360 'bitselect' 'p_Result_707' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12361 [1/1] (0.85ns)   --->   "%p_Val2_745 = add i16 %sum_V_210, i16 %lhs_34"   --->   Operation 12361 'add' 'p_Val2_745' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12362 [1/1] (0.00ns)   --->   "%p_Result_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_745, i32 15"   --->   Operation 12362 'bitselect' 'p_Result_708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12363 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_139)   --->   "%xor_ln941_419 = xor i1 %p_Result_707, i1 1"   --->   Operation 12363 'xor' 'xor_ln941_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12364 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_139)   --->   "%overflow_279 = and i1 %p_Result_708, i1 %xor_ln941_419"   --->   Operation 12364 'and' 'overflow_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12365 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_139)   --->   "%xor_ln348_139 = xor i1 %p_Result_707, i1 %p_Result_708"   --->   Operation 12365 'xor' 'xor_ln348_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12366 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_139)   --->   "%select_ln392_419 = select i1 %overflow_279, i16 32767, i16 32768"   --->   Operation 12366 'select' 'select_ln392_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12367 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_139 = select i1 %xor_ln348_139, i16 %select_ln392_419, i16 %p_Val2_745"   --->   Operation 12367 'select' 'select_ln348_139' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12368 [1/1] (0.00ns)   --->   "%tmp_408 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_139, i16 %select_ln348_11" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12368 'bitconcatenate' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12369 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_2_addr, i32 %tmp_408, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12369 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12370 [1/1] (0.00ns) (grouped into LUT with out node sum_V_216)   --->   "%xor_ln941_430 = xor i1 %p_Result_725, i1 1"   --->   Operation 12370 'xor' 'xor_ln941_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12371 [1/1] (0.00ns) (grouped into LUT with out node sum_V_216)   --->   "%overflow_286 = and i1 %p_Result_726, i1 %xor_ln941_430"   --->   Operation 12371 'and' 'overflow_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12372 [1/1] (0.00ns) (grouped into LUT with out node sum_V_216)   --->   "%xor_ln348_142 = xor i1 %p_Result_725, i1 %p_Result_726"   --->   Operation 12372 'xor' 'xor_ln348_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12373 [1/1] (0.00ns) (grouped into LUT with out node sum_V_216)   --->   "%select_ln392_430 = select i1 %overflow_286, i16 32767, i16 32768"   --->   Operation 12373 'select' 'select_ln392_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12374 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_216 = select i1 %xor_ln348_142, i16 %select_ln392_430, i16 %sum_V_215"   --->   Operation 12374 'select' 'sum_V_216' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12375 [1/1] (0.00ns)   --->   "%sext_ln859_286 = sext i16 %lhs_35"   --->   Operation 12375 'sext' 'sext_ln859_286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12376 [1/1] (0.00ns)   --->   "%sext_ln859_287 = sext i16 %sum_V_216"   --->   Operation 12376 'sext' 'sext_ln859_287' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12377 [1/1] (0.85ns)   --->   "%ret_V_146 = add i17 %sext_ln859_287, i17 %sext_ln859_286"   --->   Operation 12377 'add' 'ret_V_146' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12378 [1/1] (0.00ns)   --->   "%p_Result_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_146, i32 16"   --->   Operation 12378 'bitselect' 'p_Result_727' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12379 [1/1] (0.85ns)   --->   "%p_Val2_766 = add i16 %sum_V_216, i16 %lhs_35"   --->   Operation 12379 'add' 'p_Val2_766' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12380 [1/1] (0.00ns)   --->   "%p_Result_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_766, i32 15"   --->   Operation 12380 'bitselect' 'p_Result_728' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12381 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_143)   --->   "%xor_ln941_431 = xor i1 %p_Result_727, i1 1"   --->   Operation 12381 'xor' 'xor_ln941_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12382 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_143)   --->   "%overflow_287 = and i1 %p_Result_728, i1 %xor_ln941_431"   --->   Operation 12382 'and' 'overflow_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12383 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_143)   --->   "%xor_ln348_143 = xor i1 %p_Result_727, i1 %p_Result_728"   --->   Operation 12383 'xor' 'xor_ln348_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12384 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_143)   --->   "%select_ln392_431 = select i1 %overflow_287, i16 32767, i16 32768"   --->   Operation 12384 'select' 'select_ln392_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12385 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_143 = select i1 %xor_ln348_143, i16 %select_ln392_431, i16 %p_Val2_766"   --->   Operation 12385 'select' 'select_ln348_143' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12386 [1/1] (0.00ns)   --->   "%tmp_417 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_143, i16 %select_ln348_15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12386 'bitconcatenate' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12387 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_3_addr, i32 %tmp_417, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12387 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12388 [1/1] (0.00ns) (grouped into LUT with out node sum_V_222)   --->   "%xor_ln941_442 = xor i1 %p_Result_745, i1 1"   --->   Operation 12388 'xor' 'xor_ln941_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12389 [1/1] (0.00ns) (grouped into LUT with out node sum_V_222)   --->   "%overflow_294 = and i1 %p_Result_746, i1 %xor_ln941_442"   --->   Operation 12389 'and' 'overflow_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12390 [1/1] (0.00ns) (grouped into LUT with out node sum_V_222)   --->   "%xor_ln348_146 = xor i1 %p_Result_745, i1 %p_Result_746"   --->   Operation 12390 'xor' 'xor_ln348_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12391 [1/1] (0.00ns) (grouped into LUT with out node sum_V_222)   --->   "%select_ln392_442 = select i1 %overflow_294, i16 32767, i16 32768"   --->   Operation 12391 'select' 'select_ln392_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12392 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_222 = select i1 %xor_ln348_146, i16 %select_ln392_442, i16 %sum_V_221"   --->   Operation 12392 'select' 'sum_V_222' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12393 [1/1] (0.00ns)   --->   "%sext_ln859_294 = sext i16 %lhs_36"   --->   Operation 12393 'sext' 'sext_ln859_294' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12394 [1/1] (0.00ns)   --->   "%sext_ln859_295 = sext i16 %sum_V_222"   --->   Operation 12394 'sext' 'sext_ln859_295' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12395 [1/1] (0.85ns)   --->   "%ret_V_150 = add i17 %sext_ln859_295, i17 %sext_ln859_294"   --->   Operation 12395 'add' 'ret_V_150' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12396 [1/1] (0.00ns)   --->   "%p_Result_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_150, i32 16"   --->   Operation 12396 'bitselect' 'p_Result_747' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12397 [1/1] (0.85ns)   --->   "%p_Val2_787 = add i16 %sum_V_222, i16 %lhs_36"   --->   Operation 12397 'add' 'p_Val2_787' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12398 [1/1] (0.00ns)   --->   "%p_Result_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_787, i32 15"   --->   Operation 12398 'bitselect' 'p_Result_748' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12399 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_147)   --->   "%xor_ln941_443 = xor i1 %p_Result_747, i1 1"   --->   Operation 12399 'xor' 'xor_ln941_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12400 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_147)   --->   "%overflow_295 = and i1 %p_Result_748, i1 %xor_ln941_443"   --->   Operation 12400 'and' 'overflow_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12401 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_147)   --->   "%xor_ln348_147 = xor i1 %p_Result_747, i1 %p_Result_748"   --->   Operation 12401 'xor' 'xor_ln348_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12402 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_147)   --->   "%select_ln392_443 = select i1 %overflow_295, i16 32767, i16 32768"   --->   Operation 12402 'select' 'select_ln392_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12403 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_147 = select i1 %xor_ln348_147, i16 %select_ln392_443, i16 %p_Val2_787"   --->   Operation 12403 'select' 'select_ln348_147' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12404 [1/1] (0.00ns)   --->   "%tmp_426 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_147, i16 %select_ln348_19" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12404 'bitconcatenate' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12405 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_4_addr, i32 %tmp_426, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12405 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12406 [1/1] (0.00ns) (grouped into LUT with out node sum_V_228)   --->   "%xor_ln941_454 = xor i1 %p_Result_765, i1 1"   --->   Operation 12406 'xor' 'xor_ln941_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12407 [1/1] (0.00ns) (grouped into LUT with out node sum_V_228)   --->   "%overflow_302 = and i1 %p_Result_766, i1 %xor_ln941_454"   --->   Operation 12407 'and' 'overflow_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12408 [1/1] (0.00ns) (grouped into LUT with out node sum_V_228)   --->   "%xor_ln348_150 = xor i1 %p_Result_765, i1 %p_Result_766"   --->   Operation 12408 'xor' 'xor_ln348_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12409 [1/1] (0.00ns) (grouped into LUT with out node sum_V_228)   --->   "%select_ln392_454 = select i1 %overflow_302, i16 32767, i16 32768"   --->   Operation 12409 'select' 'select_ln392_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12410 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_228 = select i1 %xor_ln348_150, i16 %select_ln392_454, i16 %sum_V_227"   --->   Operation 12410 'select' 'sum_V_228' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12411 [1/1] (0.00ns)   --->   "%sext_ln859_302 = sext i16 %lhs_37"   --->   Operation 12411 'sext' 'sext_ln859_302' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12412 [1/1] (0.00ns)   --->   "%sext_ln859_303 = sext i16 %sum_V_228"   --->   Operation 12412 'sext' 'sext_ln859_303' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12413 [1/1] (0.85ns)   --->   "%ret_V_154 = add i17 %sext_ln859_303, i17 %sext_ln859_302"   --->   Operation 12413 'add' 'ret_V_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12414 [1/1] (0.00ns)   --->   "%p_Result_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_154, i32 16"   --->   Operation 12414 'bitselect' 'p_Result_767' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12415 [1/1] (0.85ns)   --->   "%p_Val2_808 = add i16 %sum_V_228, i16 %lhs_37"   --->   Operation 12415 'add' 'p_Val2_808' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12416 [1/1] (0.00ns)   --->   "%p_Result_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_808, i32 15"   --->   Operation 12416 'bitselect' 'p_Result_768' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12417 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_151)   --->   "%xor_ln941_455 = xor i1 %p_Result_767, i1 1"   --->   Operation 12417 'xor' 'xor_ln941_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12418 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_151)   --->   "%overflow_303 = and i1 %p_Result_768, i1 %xor_ln941_455"   --->   Operation 12418 'and' 'overflow_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12419 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_151)   --->   "%xor_ln348_151 = xor i1 %p_Result_767, i1 %p_Result_768"   --->   Operation 12419 'xor' 'xor_ln348_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12420 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_151)   --->   "%select_ln392_455 = select i1 %overflow_303, i16 32767, i16 32768"   --->   Operation 12420 'select' 'select_ln392_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12421 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_151 = select i1 %xor_ln348_151, i16 %select_ln392_455, i16 %p_Val2_808"   --->   Operation 12421 'select' 'select_ln348_151' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12422 [1/1] (0.00ns)   --->   "%tmp_435 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_151, i16 %select_ln348_23" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12422 'bitconcatenate' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12423 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_5_addr, i32 %tmp_435, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12423 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12424 [1/1] (0.00ns) (grouped into LUT with out node sum_V_234)   --->   "%xor_ln941_466 = xor i1 %p_Result_785, i1 1"   --->   Operation 12424 'xor' 'xor_ln941_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12425 [1/1] (0.00ns) (grouped into LUT with out node sum_V_234)   --->   "%overflow_310 = and i1 %p_Result_786, i1 %xor_ln941_466"   --->   Operation 12425 'and' 'overflow_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12426 [1/1] (0.00ns) (grouped into LUT with out node sum_V_234)   --->   "%xor_ln348_154 = xor i1 %p_Result_785, i1 %p_Result_786"   --->   Operation 12426 'xor' 'xor_ln348_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12427 [1/1] (0.00ns) (grouped into LUT with out node sum_V_234)   --->   "%select_ln392_466 = select i1 %overflow_310, i16 32767, i16 32768"   --->   Operation 12427 'select' 'select_ln392_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12428 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_234 = select i1 %xor_ln348_154, i16 %select_ln392_466, i16 %sum_V_233"   --->   Operation 12428 'select' 'sum_V_234' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12429 [1/1] (0.00ns)   --->   "%sext_ln859_310 = sext i16 %lhs_38"   --->   Operation 12429 'sext' 'sext_ln859_310' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12430 [1/1] (0.00ns)   --->   "%sext_ln859_311 = sext i16 %sum_V_234"   --->   Operation 12430 'sext' 'sext_ln859_311' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12431 [1/1] (0.85ns)   --->   "%ret_V_158 = add i17 %sext_ln859_311, i17 %sext_ln859_310"   --->   Operation 12431 'add' 'ret_V_158' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12432 [1/1] (0.00ns)   --->   "%p_Result_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_158, i32 16"   --->   Operation 12432 'bitselect' 'p_Result_787' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12433 [1/1] (0.85ns)   --->   "%p_Val2_829 = add i16 %sum_V_234, i16 %lhs_38"   --->   Operation 12433 'add' 'p_Val2_829' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12434 [1/1] (0.00ns)   --->   "%p_Result_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_829, i32 15"   --->   Operation 12434 'bitselect' 'p_Result_788' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12435 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_155)   --->   "%xor_ln941_467 = xor i1 %p_Result_787, i1 1"   --->   Operation 12435 'xor' 'xor_ln941_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12436 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_155)   --->   "%overflow_311 = and i1 %p_Result_788, i1 %xor_ln941_467"   --->   Operation 12436 'and' 'overflow_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12437 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_155)   --->   "%xor_ln348_155 = xor i1 %p_Result_787, i1 %p_Result_788"   --->   Operation 12437 'xor' 'xor_ln348_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12438 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_155)   --->   "%select_ln392_467 = select i1 %overflow_311, i16 32767, i16 32768"   --->   Operation 12438 'select' 'select_ln392_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12439 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_155 = select i1 %xor_ln348_155, i16 %select_ln392_467, i16 %p_Val2_829"   --->   Operation 12439 'select' 'select_ln348_155' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12440 [1/1] (0.00ns)   --->   "%tmp_444 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_155, i16 %select_ln348_27" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12440 'bitconcatenate' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12441 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_6_addr, i32 %tmp_444, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12441 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12442 [1/1] (0.00ns) (grouped into LUT with out node sum_V_240)   --->   "%xor_ln941_478 = xor i1 %p_Result_805, i1 1"   --->   Operation 12442 'xor' 'xor_ln941_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12443 [1/1] (0.00ns) (grouped into LUT with out node sum_V_240)   --->   "%overflow_318 = and i1 %p_Result_806, i1 %xor_ln941_478"   --->   Operation 12443 'and' 'overflow_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12444 [1/1] (0.00ns) (grouped into LUT with out node sum_V_240)   --->   "%xor_ln348_158 = xor i1 %p_Result_805, i1 %p_Result_806"   --->   Operation 12444 'xor' 'xor_ln348_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12445 [1/1] (0.00ns) (grouped into LUT with out node sum_V_240)   --->   "%select_ln392_478 = select i1 %overflow_318, i16 32767, i16 32768"   --->   Operation 12445 'select' 'select_ln392_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12446 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_240 = select i1 %xor_ln348_158, i16 %select_ln392_478, i16 %sum_V_239"   --->   Operation 12446 'select' 'sum_V_240' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12447 [1/1] (0.00ns)   --->   "%sext_ln859_318 = sext i16 %lhs_39"   --->   Operation 12447 'sext' 'sext_ln859_318' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12448 [1/1] (0.00ns)   --->   "%sext_ln859_319 = sext i16 %sum_V_240"   --->   Operation 12448 'sext' 'sext_ln859_319' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12449 [1/1] (0.85ns)   --->   "%ret_V_162 = add i17 %sext_ln859_319, i17 %sext_ln859_318"   --->   Operation 12449 'add' 'ret_V_162' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12450 [1/1] (0.00ns)   --->   "%p_Result_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_162, i32 16"   --->   Operation 12450 'bitselect' 'p_Result_807' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12451 [1/1] (0.85ns)   --->   "%p_Val2_850 = add i16 %sum_V_240, i16 %lhs_39"   --->   Operation 12451 'add' 'p_Val2_850' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12452 [1/1] (0.00ns)   --->   "%p_Result_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_850, i32 15"   --->   Operation 12452 'bitselect' 'p_Result_808' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12453 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_159)   --->   "%xor_ln941_479 = xor i1 %p_Result_807, i1 1"   --->   Operation 12453 'xor' 'xor_ln941_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12454 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_159)   --->   "%overflow_319 = and i1 %p_Result_808, i1 %xor_ln941_479"   --->   Operation 12454 'and' 'overflow_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12455 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_159)   --->   "%xor_ln348_159 = xor i1 %p_Result_807, i1 %p_Result_808"   --->   Operation 12455 'xor' 'xor_ln348_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12456 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_159)   --->   "%select_ln392_479 = select i1 %overflow_319, i16 32767, i16 32768"   --->   Operation 12456 'select' 'select_ln392_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12457 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_159 = select i1 %xor_ln348_159, i16 %select_ln392_479, i16 %p_Val2_850"   --->   Operation 12457 'select' 'select_ln348_159' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12458 [1/1] (0.00ns)   --->   "%tmp_453 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_159, i16 %select_ln348_31" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12458 'bitconcatenate' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12459 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_7_addr, i32 %tmp_453, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12459 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12460 [1/1] (0.00ns) (grouped into LUT with out node sum_V_246)   --->   "%xor_ln941_490 = xor i1 %p_Result_825, i1 1"   --->   Operation 12460 'xor' 'xor_ln941_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12461 [1/1] (0.00ns) (grouped into LUT with out node sum_V_246)   --->   "%overflow_326 = and i1 %p_Result_826, i1 %xor_ln941_490"   --->   Operation 12461 'and' 'overflow_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12462 [1/1] (0.00ns) (grouped into LUT with out node sum_V_246)   --->   "%xor_ln348_162 = xor i1 %p_Result_825, i1 %p_Result_826"   --->   Operation 12462 'xor' 'xor_ln348_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12463 [1/1] (0.00ns) (grouped into LUT with out node sum_V_246)   --->   "%select_ln392_490 = select i1 %overflow_326, i16 32767, i16 32768"   --->   Operation 12463 'select' 'select_ln392_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12464 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_246 = select i1 %xor_ln348_162, i16 %select_ln392_490, i16 %sum_V_245"   --->   Operation 12464 'select' 'sum_V_246' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12465 [1/1] (0.00ns)   --->   "%sext_ln859_326 = sext i16 %lhs_40"   --->   Operation 12465 'sext' 'sext_ln859_326' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12466 [1/1] (0.00ns)   --->   "%sext_ln859_327 = sext i16 %sum_V_246"   --->   Operation 12466 'sext' 'sext_ln859_327' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12467 [1/1] (0.85ns)   --->   "%ret_V_166 = add i17 %sext_ln859_327, i17 %sext_ln859_326"   --->   Operation 12467 'add' 'ret_V_166' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12468 [1/1] (0.00ns)   --->   "%p_Result_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_166, i32 16"   --->   Operation 12468 'bitselect' 'p_Result_827' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12469 [1/1] (0.85ns)   --->   "%p_Val2_871 = add i16 %sum_V_246, i16 %lhs_40"   --->   Operation 12469 'add' 'p_Val2_871' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12470 [1/1] (0.00ns)   --->   "%p_Result_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_871, i32 15"   --->   Operation 12470 'bitselect' 'p_Result_828' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12471 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_163)   --->   "%xor_ln941_491 = xor i1 %p_Result_827, i1 1"   --->   Operation 12471 'xor' 'xor_ln941_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12472 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_163)   --->   "%overflow_327 = and i1 %p_Result_828, i1 %xor_ln941_491"   --->   Operation 12472 'and' 'overflow_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12473 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_163)   --->   "%xor_ln348_163 = xor i1 %p_Result_827, i1 %p_Result_828"   --->   Operation 12473 'xor' 'xor_ln348_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12474 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_163)   --->   "%select_ln392_491 = select i1 %overflow_327, i16 32767, i16 32768"   --->   Operation 12474 'select' 'select_ln392_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12475 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_163 = select i1 %xor_ln348_163, i16 %select_ln392_491, i16 %p_Val2_871"   --->   Operation 12475 'select' 'select_ln348_163' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12476 [1/1] (0.00ns)   --->   "%tmp_462 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_163, i16 %select_ln348_35" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12476 'bitconcatenate' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12477 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_8_addr, i32 %tmp_462, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12477 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12478 [1/1] (0.00ns) (grouped into LUT with out node sum_V_252)   --->   "%xor_ln941_502 = xor i1 %p_Result_845, i1 1"   --->   Operation 12478 'xor' 'xor_ln941_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12479 [1/1] (0.00ns) (grouped into LUT with out node sum_V_252)   --->   "%overflow_334 = and i1 %p_Result_846, i1 %xor_ln941_502"   --->   Operation 12479 'and' 'overflow_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12480 [1/1] (0.00ns) (grouped into LUT with out node sum_V_252)   --->   "%xor_ln348_166 = xor i1 %p_Result_845, i1 %p_Result_846"   --->   Operation 12480 'xor' 'xor_ln348_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12481 [1/1] (0.00ns) (grouped into LUT with out node sum_V_252)   --->   "%select_ln392_502 = select i1 %overflow_334, i16 32767, i16 32768"   --->   Operation 12481 'select' 'select_ln392_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12482 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_252 = select i1 %xor_ln348_166, i16 %select_ln392_502, i16 %sum_V_251"   --->   Operation 12482 'select' 'sum_V_252' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12483 [1/1] (0.00ns)   --->   "%sext_ln859_334 = sext i16 %lhs_41"   --->   Operation 12483 'sext' 'sext_ln859_334' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12484 [1/1] (0.00ns)   --->   "%sext_ln859_335 = sext i16 %sum_V_252"   --->   Operation 12484 'sext' 'sext_ln859_335' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12485 [1/1] (0.85ns)   --->   "%ret_V_170 = add i17 %sext_ln859_335, i17 %sext_ln859_334"   --->   Operation 12485 'add' 'ret_V_170' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12486 [1/1] (0.00ns)   --->   "%p_Result_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_170, i32 16"   --->   Operation 12486 'bitselect' 'p_Result_847' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12487 [1/1] (0.85ns)   --->   "%p_Val2_892 = add i16 %sum_V_252, i16 %lhs_41"   --->   Operation 12487 'add' 'p_Val2_892' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12488 [1/1] (0.00ns)   --->   "%p_Result_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_892, i32 15"   --->   Operation 12488 'bitselect' 'p_Result_848' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12489 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_167)   --->   "%xor_ln941_503 = xor i1 %p_Result_847, i1 1"   --->   Operation 12489 'xor' 'xor_ln941_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12490 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_167)   --->   "%overflow_335 = and i1 %p_Result_848, i1 %xor_ln941_503"   --->   Operation 12490 'and' 'overflow_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12491 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_167)   --->   "%xor_ln348_167 = xor i1 %p_Result_847, i1 %p_Result_848"   --->   Operation 12491 'xor' 'xor_ln348_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12492 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_167)   --->   "%select_ln392_503 = select i1 %overflow_335, i16 32767, i16 32768"   --->   Operation 12492 'select' 'select_ln392_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12493 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_167 = select i1 %xor_ln348_167, i16 %select_ln392_503, i16 %p_Val2_892"   --->   Operation 12493 'select' 'select_ln348_167' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12494 [1/1] (0.00ns)   --->   "%tmp_471 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_167, i16 %select_ln348_39" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12494 'bitconcatenate' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12495 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_9_addr, i32 %tmp_471, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12495 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12496 [1/1] (0.00ns) (grouped into LUT with out node sum_V_258)   --->   "%xor_ln941_514 = xor i1 %p_Result_865, i1 1"   --->   Operation 12496 'xor' 'xor_ln941_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12497 [1/1] (0.00ns) (grouped into LUT with out node sum_V_258)   --->   "%overflow_342 = and i1 %p_Result_866, i1 %xor_ln941_514"   --->   Operation 12497 'and' 'overflow_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12498 [1/1] (0.00ns) (grouped into LUT with out node sum_V_258)   --->   "%xor_ln348_170 = xor i1 %p_Result_865, i1 %p_Result_866"   --->   Operation 12498 'xor' 'xor_ln348_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12499 [1/1] (0.00ns) (grouped into LUT with out node sum_V_258)   --->   "%select_ln392_514 = select i1 %overflow_342, i16 32767, i16 32768"   --->   Operation 12499 'select' 'select_ln392_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12500 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_258 = select i1 %xor_ln348_170, i16 %select_ln392_514, i16 %sum_V_257"   --->   Operation 12500 'select' 'sum_V_258' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12501 [1/1] (0.00ns)   --->   "%sext_ln859_342 = sext i16 %lhs_42"   --->   Operation 12501 'sext' 'sext_ln859_342' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12502 [1/1] (0.00ns)   --->   "%sext_ln859_343 = sext i16 %sum_V_258"   --->   Operation 12502 'sext' 'sext_ln859_343' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12503 [1/1] (0.85ns)   --->   "%ret_V_174 = add i17 %sext_ln859_343, i17 %sext_ln859_342"   --->   Operation 12503 'add' 'ret_V_174' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12504 [1/1] (0.00ns)   --->   "%p_Result_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_174, i32 16"   --->   Operation 12504 'bitselect' 'p_Result_867' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12505 [1/1] (0.85ns)   --->   "%p_Val2_913 = add i16 %sum_V_258, i16 %lhs_42"   --->   Operation 12505 'add' 'p_Val2_913' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12506 [1/1] (0.00ns)   --->   "%p_Result_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_913, i32 15"   --->   Operation 12506 'bitselect' 'p_Result_868' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12507 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_171)   --->   "%xor_ln941_515 = xor i1 %p_Result_867, i1 1"   --->   Operation 12507 'xor' 'xor_ln941_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12508 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_171)   --->   "%overflow_343 = and i1 %p_Result_868, i1 %xor_ln941_515"   --->   Operation 12508 'and' 'overflow_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12509 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_171)   --->   "%xor_ln348_171 = xor i1 %p_Result_867, i1 %p_Result_868"   --->   Operation 12509 'xor' 'xor_ln348_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12510 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_171)   --->   "%select_ln392_515 = select i1 %overflow_343, i16 32767, i16 32768"   --->   Operation 12510 'select' 'select_ln392_515' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12511 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_171 = select i1 %xor_ln348_171, i16 %select_ln392_515, i16 %p_Val2_913"   --->   Operation 12511 'select' 'select_ln348_171' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12512 [1/1] (0.00ns)   --->   "%tmp_480 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_171, i16 %select_ln348_43" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12512 'bitconcatenate' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12513 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_10_addr, i32 %tmp_480, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12513 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12514 [1/1] (0.00ns) (grouped into LUT with out node sum_V_264)   --->   "%xor_ln941_526 = xor i1 %p_Result_885, i1 1"   --->   Operation 12514 'xor' 'xor_ln941_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12515 [1/1] (0.00ns) (grouped into LUT with out node sum_V_264)   --->   "%overflow_350 = and i1 %p_Result_886, i1 %xor_ln941_526"   --->   Operation 12515 'and' 'overflow_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12516 [1/1] (0.00ns) (grouped into LUT with out node sum_V_264)   --->   "%xor_ln348_174 = xor i1 %p_Result_885, i1 %p_Result_886"   --->   Operation 12516 'xor' 'xor_ln348_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12517 [1/1] (0.00ns) (grouped into LUT with out node sum_V_264)   --->   "%select_ln392_526 = select i1 %overflow_350, i16 32767, i16 32768"   --->   Operation 12517 'select' 'select_ln392_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12518 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_264 = select i1 %xor_ln348_174, i16 %select_ln392_526, i16 %sum_V_263"   --->   Operation 12518 'select' 'sum_V_264' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12519 [1/1] (0.00ns)   --->   "%sext_ln859_350 = sext i16 %lhs_43"   --->   Operation 12519 'sext' 'sext_ln859_350' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12520 [1/1] (0.00ns)   --->   "%sext_ln859_351 = sext i16 %sum_V_264"   --->   Operation 12520 'sext' 'sext_ln859_351' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12521 [1/1] (0.85ns)   --->   "%ret_V_178 = add i17 %sext_ln859_351, i17 %sext_ln859_350"   --->   Operation 12521 'add' 'ret_V_178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12522 [1/1] (0.00ns)   --->   "%p_Result_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_178, i32 16"   --->   Operation 12522 'bitselect' 'p_Result_887' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12523 [1/1] (0.85ns)   --->   "%p_Val2_934 = add i16 %sum_V_264, i16 %lhs_43"   --->   Operation 12523 'add' 'p_Val2_934' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12524 [1/1] (0.00ns)   --->   "%p_Result_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_934, i32 15"   --->   Operation 12524 'bitselect' 'p_Result_888' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12525 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_175)   --->   "%xor_ln941_527 = xor i1 %p_Result_887, i1 1"   --->   Operation 12525 'xor' 'xor_ln941_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12526 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_175)   --->   "%overflow_351 = and i1 %p_Result_888, i1 %xor_ln941_527"   --->   Operation 12526 'and' 'overflow_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12527 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_175)   --->   "%xor_ln348_175 = xor i1 %p_Result_887, i1 %p_Result_888"   --->   Operation 12527 'xor' 'xor_ln348_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12528 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_175)   --->   "%select_ln392_527 = select i1 %overflow_351, i16 32767, i16 32768"   --->   Operation 12528 'select' 'select_ln392_527' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12529 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_175 = select i1 %xor_ln348_175, i16 %select_ln392_527, i16 %p_Val2_934"   --->   Operation 12529 'select' 'select_ln348_175' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12530 [1/1] (0.00ns)   --->   "%tmp_489 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_175, i16 %select_ln348_47" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12530 'bitconcatenate' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12531 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_11_addr, i32 %tmp_489, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12531 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12532 [1/1] (0.00ns) (grouped into LUT with out node sum_V_270)   --->   "%xor_ln941_538 = xor i1 %p_Result_905, i1 1"   --->   Operation 12532 'xor' 'xor_ln941_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12533 [1/1] (0.00ns) (grouped into LUT with out node sum_V_270)   --->   "%overflow_358 = and i1 %p_Result_906, i1 %xor_ln941_538"   --->   Operation 12533 'and' 'overflow_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12534 [1/1] (0.00ns) (grouped into LUT with out node sum_V_270)   --->   "%xor_ln348_178 = xor i1 %p_Result_905, i1 %p_Result_906"   --->   Operation 12534 'xor' 'xor_ln348_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12535 [1/1] (0.00ns) (grouped into LUT with out node sum_V_270)   --->   "%select_ln392_538 = select i1 %overflow_358, i16 32767, i16 32768"   --->   Operation 12535 'select' 'select_ln392_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12536 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_270 = select i1 %xor_ln348_178, i16 %select_ln392_538, i16 %sum_V_269"   --->   Operation 12536 'select' 'sum_V_270' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12537 [1/1] (0.00ns)   --->   "%sext_ln859_358 = sext i16 %lhs_44"   --->   Operation 12537 'sext' 'sext_ln859_358' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12538 [1/1] (0.00ns)   --->   "%sext_ln859_359 = sext i16 %sum_V_270"   --->   Operation 12538 'sext' 'sext_ln859_359' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12539 [1/1] (0.85ns)   --->   "%ret_V_182 = add i17 %sext_ln859_359, i17 %sext_ln859_358"   --->   Operation 12539 'add' 'ret_V_182' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12540 [1/1] (0.00ns)   --->   "%p_Result_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_182, i32 16"   --->   Operation 12540 'bitselect' 'p_Result_907' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12541 [1/1] (0.85ns)   --->   "%p_Val2_955 = add i16 %sum_V_270, i16 %lhs_44"   --->   Operation 12541 'add' 'p_Val2_955' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12542 [1/1] (0.00ns)   --->   "%p_Result_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_955, i32 15"   --->   Operation 12542 'bitselect' 'p_Result_908' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12543 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_179)   --->   "%xor_ln941_539 = xor i1 %p_Result_907, i1 1"   --->   Operation 12543 'xor' 'xor_ln941_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12544 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_179)   --->   "%overflow_359 = and i1 %p_Result_908, i1 %xor_ln941_539"   --->   Operation 12544 'and' 'overflow_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12545 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_179)   --->   "%xor_ln348_179 = xor i1 %p_Result_907, i1 %p_Result_908"   --->   Operation 12545 'xor' 'xor_ln348_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12546 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_179)   --->   "%select_ln392_539 = select i1 %overflow_359, i16 32767, i16 32768"   --->   Operation 12546 'select' 'select_ln392_539' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12547 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_179 = select i1 %xor_ln348_179, i16 %select_ln392_539, i16 %p_Val2_955"   --->   Operation 12547 'select' 'select_ln348_179' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12548 [1/1] (0.00ns)   --->   "%tmp_498 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_179, i16 %select_ln348_51" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12548 'bitconcatenate' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12549 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_12_addr, i32 %tmp_498, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12549 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12550 [1/1] (0.00ns) (grouped into LUT with out node sum_V_276)   --->   "%xor_ln941_550 = xor i1 %p_Result_925, i1 1"   --->   Operation 12550 'xor' 'xor_ln941_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12551 [1/1] (0.00ns) (grouped into LUT with out node sum_V_276)   --->   "%overflow_366 = and i1 %p_Result_926, i1 %xor_ln941_550"   --->   Operation 12551 'and' 'overflow_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12552 [1/1] (0.00ns) (grouped into LUT with out node sum_V_276)   --->   "%xor_ln348_182 = xor i1 %p_Result_925, i1 %p_Result_926"   --->   Operation 12552 'xor' 'xor_ln348_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12553 [1/1] (0.00ns) (grouped into LUT with out node sum_V_276)   --->   "%select_ln392_550 = select i1 %overflow_366, i16 32767, i16 32768"   --->   Operation 12553 'select' 'select_ln392_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12554 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_276 = select i1 %xor_ln348_182, i16 %select_ln392_550, i16 %sum_V_275"   --->   Operation 12554 'select' 'sum_V_276' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12555 [1/1] (0.00ns)   --->   "%sext_ln859_366 = sext i16 %lhs_45"   --->   Operation 12555 'sext' 'sext_ln859_366' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12556 [1/1] (0.00ns)   --->   "%sext_ln859_367 = sext i16 %sum_V_276"   --->   Operation 12556 'sext' 'sext_ln859_367' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12557 [1/1] (0.85ns)   --->   "%ret_V_186 = add i17 %sext_ln859_367, i17 %sext_ln859_366"   --->   Operation 12557 'add' 'ret_V_186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12558 [1/1] (0.00ns)   --->   "%p_Result_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_186, i32 16"   --->   Operation 12558 'bitselect' 'p_Result_927' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12559 [1/1] (0.85ns)   --->   "%p_Val2_976 = add i16 %sum_V_276, i16 %lhs_45"   --->   Operation 12559 'add' 'p_Val2_976' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12560 [1/1] (0.00ns)   --->   "%p_Result_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_976, i32 15"   --->   Operation 12560 'bitselect' 'p_Result_928' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12561 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_183)   --->   "%xor_ln941_551 = xor i1 %p_Result_927, i1 1"   --->   Operation 12561 'xor' 'xor_ln941_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12562 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_183)   --->   "%overflow_367 = and i1 %p_Result_928, i1 %xor_ln941_551"   --->   Operation 12562 'and' 'overflow_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12563 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_183)   --->   "%xor_ln348_183 = xor i1 %p_Result_927, i1 %p_Result_928"   --->   Operation 12563 'xor' 'xor_ln348_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12564 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_183)   --->   "%select_ln392_551 = select i1 %overflow_367, i16 32767, i16 32768"   --->   Operation 12564 'select' 'select_ln392_551' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12565 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_183 = select i1 %xor_ln348_183, i16 %select_ln392_551, i16 %p_Val2_976"   --->   Operation 12565 'select' 'select_ln348_183' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12566 [1/1] (0.00ns)   --->   "%tmp_507 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_183, i16 %select_ln348_55" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12566 'bitconcatenate' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12567 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_13_addr, i32 %tmp_507, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12567 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12568 [1/1] (0.00ns) (grouped into LUT with out node sum_V_282)   --->   "%xor_ln941_562 = xor i1 %p_Result_945, i1 1"   --->   Operation 12568 'xor' 'xor_ln941_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12569 [1/1] (0.00ns) (grouped into LUT with out node sum_V_282)   --->   "%overflow_374 = and i1 %p_Result_946, i1 %xor_ln941_562"   --->   Operation 12569 'and' 'overflow_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12570 [1/1] (0.00ns) (grouped into LUT with out node sum_V_282)   --->   "%xor_ln348_186 = xor i1 %p_Result_945, i1 %p_Result_946"   --->   Operation 12570 'xor' 'xor_ln348_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12571 [1/1] (0.00ns) (grouped into LUT with out node sum_V_282)   --->   "%select_ln392_562 = select i1 %overflow_374, i16 32767, i16 32768"   --->   Operation 12571 'select' 'select_ln392_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12572 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_282 = select i1 %xor_ln348_186, i16 %select_ln392_562, i16 %sum_V_281"   --->   Operation 12572 'select' 'sum_V_282' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12573 [1/1] (0.00ns)   --->   "%sext_ln859_374 = sext i16 %lhs_46"   --->   Operation 12573 'sext' 'sext_ln859_374' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12574 [1/1] (0.00ns)   --->   "%sext_ln859_375 = sext i16 %sum_V_282"   --->   Operation 12574 'sext' 'sext_ln859_375' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12575 [1/1] (0.85ns)   --->   "%ret_V_190 = add i17 %sext_ln859_375, i17 %sext_ln859_374"   --->   Operation 12575 'add' 'ret_V_190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12576 [1/1] (0.00ns)   --->   "%p_Result_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_190, i32 16"   --->   Operation 12576 'bitselect' 'p_Result_947' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12577 [1/1] (0.85ns)   --->   "%p_Val2_997 = add i16 %sum_V_282, i16 %lhs_46"   --->   Operation 12577 'add' 'p_Val2_997' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12578 [1/1] (0.00ns)   --->   "%p_Result_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_997, i32 15"   --->   Operation 12578 'bitselect' 'p_Result_948' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12579 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_187)   --->   "%xor_ln941_563 = xor i1 %p_Result_947, i1 1"   --->   Operation 12579 'xor' 'xor_ln941_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12580 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_187)   --->   "%overflow_375 = and i1 %p_Result_948, i1 %xor_ln941_563"   --->   Operation 12580 'and' 'overflow_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12581 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_187)   --->   "%xor_ln348_187 = xor i1 %p_Result_947, i1 %p_Result_948"   --->   Operation 12581 'xor' 'xor_ln348_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12582 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_187)   --->   "%select_ln392_563 = select i1 %overflow_375, i16 32767, i16 32768"   --->   Operation 12582 'select' 'select_ln392_563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12583 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_187 = select i1 %xor_ln348_187, i16 %select_ln392_563, i16 %p_Val2_997"   --->   Operation 12583 'select' 'select_ln348_187' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12584 [1/1] (0.00ns)   --->   "%tmp_516 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_187, i16 %select_ln348_59" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12584 'bitconcatenate' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12585 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_14_addr, i32 %tmp_516, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12585 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12586 [1/1] (0.00ns) (grouped into LUT with out node sum_V_288)   --->   "%xor_ln941_574 = xor i1 %p_Result_965, i1 1"   --->   Operation 12586 'xor' 'xor_ln941_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12587 [1/1] (0.00ns) (grouped into LUT with out node sum_V_288)   --->   "%overflow_382 = and i1 %p_Result_966, i1 %xor_ln941_574"   --->   Operation 12587 'and' 'overflow_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12588 [1/1] (0.00ns) (grouped into LUT with out node sum_V_288)   --->   "%xor_ln348_190 = xor i1 %p_Result_965, i1 %p_Result_966"   --->   Operation 12588 'xor' 'xor_ln348_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12589 [1/1] (0.00ns) (grouped into LUT with out node sum_V_288)   --->   "%select_ln392_574 = select i1 %overflow_382, i16 32767, i16 32768"   --->   Operation 12589 'select' 'select_ln392_574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12590 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_288 = select i1 %xor_ln348_190, i16 %select_ln392_574, i16 %sum_V_287"   --->   Operation 12590 'select' 'sum_V_288' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12591 [1/1] (0.00ns)   --->   "%sext_ln859_382 = sext i16 %lhs_47"   --->   Operation 12591 'sext' 'sext_ln859_382' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12592 [1/1] (0.00ns)   --->   "%sext_ln859_383 = sext i16 %sum_V_288"   --->   Operation 12592 'sext' 'sext_ln859_383' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12593 [1/1] (0.85ns)   --->   "%ret_V_194 = add i17 %sext_ln859_383, i17 %sext_ln859_382"   --->   Operation 12593 'add' 'ret_V_194' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12594 [1/1] (0.00ns)   --->   "%p_Result_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_194, i32 16"   --->   Operation 12594 'bitselect' 'p_Result_967' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12595 [1/1] (0.85ns)   --->   "%p_Val2_1018 = add i16 %sum_V_288, i16 %lhs_47"   --->   Operation 12595 'add' 'p_Val2_1018' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12596 [1/1] (0.00ns)   --->   "%p_Result_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1018, i32 15"   --->   Operation 12596 'bitselect' 'p_Result_968' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12597 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_191)   --->   "%xor_ln941_575 = xor i1 %p_Result_967, i1 1"   --->   Operation 12597 'xor' 'xor_ln941_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12598 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_191)   --->   "%overflow_383 = and i1 %p_Result_968, i1 %xor_ln941_575"   --->   Operation 12598 'and' 'overflow_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12599 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_191)   --->   "%xor_ln348_191 = xor i1 %p_Result_967, i1 %p_Result_968"   --->   Operation 12599 'xor' 'xor_ln348_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12600 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_191)   --->   "%select_ln392_575 = select i1 %overflow_383, i16 32767, i16 32768"   --->   Operation 12600 'select' 'select_ln392_575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12601 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_191 = select i1 %xor_ln348_191, i16 %select_ln392_575, i16 %p_Val2_1018"   --->   Operation 12601 'select' 'select_ln348_191' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12602 [1/1] (0.00ns)   --->   "%tmp_525 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_191, i16 %select_ln348_63" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12602 'bitconcatenate' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12603 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_15_addr, i32 %tmp_525, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12603 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12604 [1/1] (0.00ns) (grouped into LUT with out node sum_V_294)   --->   "%xor_ln941_586 = xor i1 %p_Result_985, i1 1"   --->   Operation 12604 'xor' 'xor_ln941_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12605 [1/1] (0.00ns) (grouped into LUT with out node sum_V_294)   --->   "%overflow_390 = and i1 %p_Result_986, i1 %xor_ln941_586"   --->   Operation 12605 'and' 'overflow_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12606 [1/1] (0.00ns) (grouped into LUT with out node sum_V_294)   --->   "%xor_ln348_194 = xor i1 %p_Result_985, i1 %p_Result_986"   --->   Operation 12606 'xor' 'xor_ln348_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12607 [1/1] (0.00ns) (grouped into LUT with out node sum_V_294)   --->   "%select_ln392_586 = select i1 %overflow_390, i16 32767, i16 32768"   --->   Operation 12607 'select' 'select_ln392_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12608 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_294 = select i1 %xor_ln348_194, i16 %select_ln392_586, i16 %sum_V_293"   --->   Operation 12608 'select' 'sum_V_294' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12609 [1/1] (0.00ns)   --->   "%sext_ln859_390 = sext i16 %lhs_48"   --->   Operation 12609 'sext' 'sext_ln859_390' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12610 [1/1] (0.00ns)   --->   "%sext_ln859_391 = sext i16 %sum_V_294"   --->   Operation 12610 'sext' 'sext_ln859_391' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12611 [1/1] (0.85ns)   --->   "%ret_V_198 = add i17 %sext_ln859_391, i17 %sext_ln859_390"   --->   Operation 12611 'add' 'ret_V_198' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12612 [1/1] (0.00ns)   --->   "%p_Result_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_198, i32 16"   --->   Operation 12612 'bitselect' 'p_Result_987' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12613 [1/1] (0.85ns)   --->   "%p_Val2_1039 = add i16 %sum_V_294, i16 %lhs_48"   --->   Operation 12613 'add' 'p_Val2_1039' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12614 [1/1] (0.00ns)   --->   "%p_Result_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1039, i32 15"   --->   Operation 12614 'bitselect' 'p_Result_988' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12615 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_195)   --->   "%xor_ln941_587 = xor i1 %p_Result_987, i1 1"   --->   Operation 12615 'xor' 'xor_ln941_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12616 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_195)   --->   "%overflow_391 = and i1 %p_Result_988, i1 %xor_ln941_587"   --->   Operation 12616 'and' 'overflow_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12617 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_195)   --->   "%xor_ln348_195 = xor i1 %p_Result_987, i1 %p_Result_988"   --->   Operation 12617 'xor' 'xor_ln348_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12618 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_195)   --->   "%select_ln392_587 = select i1 %overflow_391, i16 32767, i16 32768"   --->   Operation 12618 'select' 'select_ln392_587' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12619 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_195 = select i1 %xor_ln348_195, i16 %select_ln392_587, i16 %p_Val2_1039"   --->   Operation 12619 'select' 'select_ln348_195' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12620 [1/1] (0.00ns)   --->   "%tmp_534 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_195, i16 %select_ln348_67" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12620 'bitconcatenate' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12621 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_16_addr, i32 %tmp_534, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12621 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12622 [1/1] (0.00ns) (grouped into LUT with out node sum_V_300)   --->   "%xor_ln941_598 = xor i1 %p_Result_1005, i1 1"   --->   Operation 12622 'xor' 'xor_ln941_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12623 [1/1] (0.00ns) (grouped into LUT with out node sum_V_300)   --->   "%overflow_398 = and i1 %p_Result_1006, i1 %xor_ln941_598"   --->   Operation 12623 'and' 'overflow_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12624 [1/1] (0.00ns) (grouped into LUT with out node sum_V_300)   --->   "%xor_ln348_198 = xor i1 %p_Result_1005, i1 %p_Result_1006"   --->   Operation 12624 'xor' 'xor_ln348_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12625 [1/1] (0.00ns) (grouped into LUT with out node sum_V_300)   --->   "%select_ln392_598 = select i1 %overflow_398, i16 32767, i16 32768"   --->   Operation 12625 'select' 'select_ln392_598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12626 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_300 = select i1 %xor_ln348_198, i16 %select_ln392_598, i16 %sum_V_299"   --->   Operation 12626 'select' 'sum_V_300' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12627 [1/1] (0.00ns)   --->   "%sext_ln859_398 = sext i16 %lhs_49"   --->   Operation 12627 'sext' 'sext_ln859_398' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12628 [1/1] (0.00ns)   --->   "%sext_ln859_399 = sext i16 %sum_V_300"   --->   Operation 12628 'sext' 'sext_ln859_399' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12629 [1/1] (0.85ns)   --->   "%ret_V_202 = add i17 %sext_ln859_399, i17 %sext_ln859_398"   --->   Operation 12629 'add' 'ret_V_202' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12630 [1/1] (0.00ns)   --->   "%p_Result_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_202, i32 16"   --->   Operation 12630 'bitselect' 'p_Result_1007' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12631 [1/1] (0.85ns)   --->   "%p_Val2_1060 = add i16 %sum_V_300, i16 %lhs_49"   --->   Operation 12631 'add' 'p_Val2_1060' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12632 [1/1] (0.00ns)   --->   "%p_Result_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1060, i32 15"   --->   Operation 12632 'bitselect' 'p_Result_1008' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12633 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_199)   --->   "%xor_ln941_599 = xor i1 %p_Result_1007, i1 1"   --->   Operation 12633 'xor' 'xor_ln941_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12634 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_199)   --->   "%overflow_399 = and i1 %p_Result_1008, i1 %xor_ln941_599"   --->   Operation 12634 'and' 'overflow_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12635 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_199)   --->   "%xor_ln348_199 = xor i1 %p_Result_1007, i1 %p_Result_1008"   --->   Operation 12635 'xor' 'xor_ln348_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12636 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_199)   --->   "%select_ln392_599 = select i1 %overflow_399, i16 32767, i16 32768"   --->   Operation 12636 'select' 'select_ln392_599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12637 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_199 = select i1 %xor_ln348_199, i16 %select_ln392_599, i16 %p_Val2_1060"   --->   Operation 12637 'select' 'select_ln348_199' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12638 [1/1] (0.00ns)   --->   "%tmp_543 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_199, i16 %select_ln348_71" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12638 'bitconcatenate' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12639 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_17_addr, i32 %tmp_543, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12639 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12640 [1/1] (0.00ns) (grouped into LUT with out node sum_V_306)   --->   "%xor_ln941_610 = xor i1 %p_Result_1025, i1 1"   --->   Operation 12640 'xor' 'xor_ln941_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12641 [1/1] (0.00ns) (grouped into LUT with out node sum_V_306)   --->   "%overflow_406 = and i1 %p_Result_1026, i1 %xor_ln941_610"   --->   Operation 12641 'and' 'overflow_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12642 [1/1] (0.00ns) (grouped into LUT with out node sum_V_306)   --->   "%xor_ln348_202 = xor i1 %p_Result_1025, i1 %p_Result_1026"   --->   Operation 12642 'xor' 'xor_ln348_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12643 [1/1] (0.00ns) (grouped into LUT with out node sum_V_306)   --->   "%select_ln392_610 = select i1 %overflow_406, i16 32767, i16 32768"   --->   Operation 12643 'select' 'select_ln392_610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12644 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_306 = select i1 %xor_ln348_202, i16 %select_ln392_610, i16 %sum_V_305"   --->   Operation 12644 'select' 'sum_V_306' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12645 [1/1] (0.00ns)   --->   "%sext_ln859_406 = sext i16 %lhs_50"   --->   Operation 12645 'sext' 'sext_ln859_406' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12646 [1/1] (0.00ns)   --->   "%sext_ln859_407 = sext i16 %sum_V_306"   --->   Operation 12646 'sext' 'sext_ln859_407' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12647 [1/1] (0.85ns)   --->   "%ret_V_206 = add i17 %sext_ln859_407, i17 %sext_ln859_406"   --->   Operation 12647 'add' 'ret_V_206' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12648 [1/1] (0.00ns)   --->   "%p_Result_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_206, i32 16"   --->   Operation 12648 'bitselect' 'p_Result_1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12649 [1/1] (0.85ns)   --->   "%p_Val2_1081 = add i16 %sum_V_306, i16 %lhs_50"   --->   Operation 12649 'add' 'p_Val2_1081' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12650 [1/1] (0.00ns)   --->   "%p_Result_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1081, i32 15"   --->   Operation 12650 'bitselect' 'p_Result_1028' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12651 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_203)   --->   "%xor_ln941_611 = xor i1 %p_Result_1027, i1 1"   --->   Operation 12651 'xor' 'xor_ln941_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12652 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_203)   --->   "%overflow_407 = and i1 %p_Result_1028, i1 %xor_ln941_611"   --->   Operation 12652 'and' 'overflow_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12653 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_203)   --->   "%xor_ln348_203 = xor i1 %p_Result_1027, i1 %p_Result_1028"   --->   Operation 12653 'xor' 'xor_ln348_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12654 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_203)   --->   "%select_ln392_611 = select i1 %overflow_407, i16 32767, i16 32768"   --->   Operation 12654 'select' 'select_ln392_611' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12655 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_203 = select i1 %xor_ln348_203, i16 %select_ln392_611, i16 %p_Val2_1081"   --->   Operation 12655 'select' 'select_ln348_203' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12656 [1/1] (0.00ns)   --->   "%tmp_552 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_203, i16 %select_ln348_75" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12656 'bitconcatenate' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12657 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_18_addr, i32 %tmp_552, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12657 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12658 [1/1] (0.00ns) (grouped into LUT with out node sum_V_312)   --->   "%xor_ln941_622 = xor i1 %p_Result_1045, i1 1"   --->   Operation 12658 'xor' 'xor_ln941_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12659 [1/1] (0.00ns) (grouped into LUT with out node sum_V_312)   --->   "%overflow_414 = and i1 %p_Result_1046, i1 %xor_ln941_622"   --->   Operation 12659 'and' 'overflow_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12660 [1/1] (0.00ns) (grouped into LUT with out node sum_V_312)   --->   "%xor_ln348_206 = xor i1 %p_Result_1045, i1 %p_Result_1046"   --->   Operation 12660 'xor' 'xor_ln348_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12661 [1/1] (0.00ns) (grouped into LUT with out node sum_V_312)   --->   "%select_ln392_622 = select i1 %overflow_414, i16 32767, i16 32768"   --->   Operation 12661 'select' 'select_ln392_622' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12662 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_312 = select i1 %xor_ln348_206, i16 %select_ln392_622, i16 %sum_V_311"   --->   Operation 12662 'select' 'sum_V_312' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12663 [1/1] (0.00ns)   --->   "%sext_ln859_414 = sext i16 %lhs_51"   --->   Operation 12663 'sext' 'sext_ln859_414' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12664 [1/1] (0.00ns)   --->   "%sext_ln859_415 = sext i16 %sum_V_312"   --->   Operation 12664 'sext' 'sext_ln859_415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12665 [1/1] (0.85ns)   --->   "%ret_V_210 = add i17 %sext_ln859_415, i17 %sext_ln859_414"   --->   Operation 12665 'add' 'ret_V_210' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12666 [1/1] (0.00ns)   --->   "%p_Result_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_210, i32 16"   --->   Operation 12666 'bitselect' 'p_Result_1047' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12667 [1/1] (0.85ns)   --->   "%p_Val2_1102 = add i16 %sum_V_312, i16 %lhs_51"   --->   Operation 12667 'add' 'p_Val2_1102' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12668 [1/1] (0.00ns)   --->   "%p_Result_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1102, i32 15"   --->   Operation 12668 'bitselect' 'p_Result_1048' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12669 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_207)   --->   "%xor_ln941_623 = xor i1 %p_Result_1047, i1 1"   --->   Operation 12669 'xor' 'xor_ln941_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12670 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_207)   --->   "%overflow_415 = and i1 %p_Result_1048, i1 %xor_ln941_623"   --->   Operation 12670 'and' 'overflow_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12671 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_207)   --->   "%xor_ln348_207 = xor i1 %p_Result_1047, i1 %p_Result_1048"   --->   Operation 12671 'xor' 'xor_ln348_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12672 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_207)   --->   "%select_ln392_623 = select i1 %overflow_415, i16 32767, i16 32768"   --->   Operation 12672 'select' 'select_ln392_623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12673 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_207 = select i1 %xor_ln348_207, i16 %select_ln392_623, i16 %p_Val2_1102"   --->   Operation 12673 'select' 'select_ln348_207' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12674 [1/1] (0.00ns)   --->   "%tmp_561 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_207, i16 %select_ln348_79" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12674 'bitconcatenate' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12675 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_19_addr, i32 %tmp_561, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12675 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12676 [1/1] (0.00ns) (grouped into LUT with out node sum_V_318)   --->   "%xor_ln941_634 = xor i1 %p_Result_1065, i1 1"   --->   Operation 12676 'xor' 'xor_ln941_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12677 [1/1] (0.00ns) (grouped into LUT with out node sum_V_318)   --->   "%overflow_422 = and i1 %p_Result_1066, i1 %xor_ln941_634"   --->   Operation 12677 'and' 'overflow_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12678 [1/1] (0.00ns) (grouped into LUT with out node sum_V_318)   --->   "%xor_ln348_210 = xor i1 %p_Result_1065, i1 %p_Result_1066"   --->   Operation 12678 'xor' 'xor_ln348_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12679 [1/1] (0.00ns) (grouped into LUT with out node sum_V_318)   --->   "%select_ln392_634 = select i1 %overflow_422, i16 32767, i16 32768"   --->   Operation 12679 'select' 'select_ln392_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12680 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_318 = select i1 %xor_ln348_210, i16 %select_ln392_634, i16 %sum_V_317"   --->   Operation 12680 'select' 'sum_V_318' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12681 [1/1] (0.00ns)   --->   "%sext_ln859_422 = sext i16 %lhs_52"   --->   Operation 12681 'sext' 'sext_ln859_422' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12682 [1/1] (0.00ns)   --->   "%sext_ln859_423 = sext i16 %sum_V_318"   --->   Operation 12682 'sext' 'sext_ln859_423' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12683 [1/1] (0.85ns)   --->   "%ret_V_214 = add i17 %sext_ln859_423, i17 %sext_ln859_422"   --->   Operation 12683 'add' 'ret_V_214' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12684 [1/1] (0.00ns)   --->   "%p_Result_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_214, i32 16"   --->   Operation 12684 'bitselect' 'p_Result_1067' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12685 [1/1] (0.85ns)   --->   "%p_Val2_1123 = add i16 %sum_V_318, i16 %lhs_52"   --->   Operation 12685 'add' 'p_Val2_1123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12686 [1/1] (0.00ns)   --->   "%p_Result_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1123, i32 15"   --->   Operation 12686 'bitselect' 'p_Result_1068' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12687 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_211)   --->   "%xor_ln941_635 = xor i1 %p_Result_1067, i1 1"   --->   Operation 12687 'xor' 'xor_ln941_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12688 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_211)   --->   "%overflow_423 = and i1 %p_Result_1068, i1 %xor_ln941_635"   --->   Operation 12688 'and' 'overflow_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12689 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_211)   --->   "%xor_ln348_211 = xor i1 %p_Result_1067, i1 %p_Result_1068"   --->   Operation 12689 'xor' 'xor_ln348_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12690 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_211)   --->   "%select_ln392_635 = select i1 %overflow_423, i16 32767, i16 32768"   --->   Operation 12690 'select' 'select_ln392_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12691 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_211 = select i1 %xor_ln348_211, i16 %select_ln392_635, i16 %p_Val2_1123"   --->   Operation 12691 'select' 'select_ln348_211' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12692 [1/1] (0.00ns)   --->   "%tmp_570 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_211, i16 %select_ln348_83" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12692 'bitconcatenate' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12693 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_20_addr, i32 %tmp_570, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12693 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12694 [1/1] (0.00ns) (grouped into LUT with out node sum_V_324)   --->   "%xor_ln941_646 = xor i1 %p_Result_1085, i1 1"   --->   Operation 12694 'xor' 'xor_ln941_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12695 [1/1] (0.00ns) (grouped into LUT with out node sum_V_324)   --->   "%overflow_430 = and i1 %p_Result_1086, i1 %xor_ln941_646"   --->   Operation 12695 'and' 'overflow_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12696 [1/1] (0.00ns) (grouped into LUT with out node sum_V_324)   --->   "%xor_ln348_214 = xor i1 %p_Result_1085, i1 %p_Result_1086"   --->   Operation 12696 'xor' 'xor_ln348_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12697 [1/1] (0.00ns) (grouped into LUT with out node sum_V_324)   --->   "%select_ln392_646 = select i1 %overflow_430, i16 32767, i16 32768"   --->   Operation 12697 'select' 'select_ln392_646' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12698 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_324 = select i1 %xor_ln348_214, i16 %select_ln392_646, i16 %sum_V_323"   --->   Operation 12698 'select' 'sum_V_324' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12699 [1/1] (0.00ns)   --->   "%sext_ln859_430 = sext i16 %lhs_53"   --->   Operation 12699 'sext' 'sext_ln859_430' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12700 [1/1] (0.00ns)   --->   "%sext_ln859_431 = sext i16 %sum_V_324"   --->   Operation 12700 'sext' 'sext_ln859_431' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12701 [1/1] (0.85ns)   --->   "%ret_V_218 = add i17 %sext_ln859_431, i17 %sext_ln859_430"   --->   Operation 12701 'add' 'ret_V_218' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12702 [1/1] (0.00ns)   --->   "%p_Result_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_218, i32 16"   --->   Operation 12702 'bitselect' 'p_Result_1087' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12703 [1/1] (0.85ns)   --->   "%p_Val2_1144 = add i16 %sum_V_324, i16 %lhs_53"   --->   Operation 12703 'add' 'p_Val2_1144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12704 [1/1] (0.00ns)   --->   "%p_Result_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1144, i32 15"   --->   Operation 12704 'bitselect' 'p_Result_1088' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12705 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_215)   --->   "%xor_ln941_647 = xor i1 %p_Result_1087, i1 1"   --->   Operation 12705 'xor' 'xor_ln941_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12706 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_215)   --->   "%overflow_431 = and i1 %p_Result_1088, i1 %xor_ln941_647"   --->   Operation 12706 'and' 'overflow_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12707 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_215)   --->   "%xor_ln348_215 = xor i1 %p_Result_1087, i1 %p_Result_1088"   --->   Operation 12707 'xor' 'xor_ln348_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12708 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_215)   --->   "%select_ln392_647 = select i1 %overflow_431, i16 32767, i16 32768"   --->   Operation 12708 'select' 'select_ln392_647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12709 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_215 = select i1 %xor_ln348_215, i16 %select_ln392_647, i16 %p_Val2_1144"   --->   Operation 12709 'select' 'select_ln348_215' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12710 [1/1] (0.00ns)   --->   "%tmp_579 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_215, i16 %select_ln348_87" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12710 'bitconcatenate' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12711 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_21_addr, i32 %tmp_579, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12711 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12712 [1/1] (0.00ns) (grouped into LUT with out node sum_V_330)   --->   "%xor_ln941_658 = xor i1 %p_Result_1105, i1 1"   --->   Operation 12712 'xor' 'xor_ln941_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12713 [1/1] (0.00ns) (grouped into LUT with out node sum_V_330)   --->   "%overflow_438 = and i1 %p_Result_1106, i1 %xor_ln941_658"   --->   Operation 12713 'and' 'overflow_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12714 [1/1] (0.00ns) (grouped into LUT with out node sum_V_330)   --->   "%xor_ln348_218 = xor i1 %p_Result_1105, i1 %p_Result_1106"   --->   Operation 12714 'xor' 'xor_ln348_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12715 [1/1] (0.00ns) (grouped into LUT with out node sum_V_330)   --->   "%select_ln392_658 = select i1 %overflow_438, i16 32767, i16 32768"   --->   Operation 12715 'select' 'select_ln392_658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12716 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_330 = select i1 %xor_ln348_218, i16 %select_ln392_658, i16 %sum_V_329"   --->   Operation 12716 'select' 'sum_V_330' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12717 [1/1] (0.00ns)   --->   "%sext_ln859_438 = sext i16 %lhs_54"   --->   Operation 12717 'sext' 'sext_ln859_438' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12718 [1/1] (0.00ns)   --->   "%sext_ln859_439 = sext i16 %sum_V_330"   --->   Operation 12718 'sext' 'sext_ln859_439' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12719 [1/1] (0.85ns)   --->   "%ret_V_222 = add i17 %sext_ln859_439, i17 %sext_ln859_438"   --->   Operation 12719 'add' 'ret_V_222' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12720 [1/1] (0.00ns)   --->   "%p_Result_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_222, i32 16"   --->   Operation 12720 'bitselect' 'p_Result_1107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12721 [1/1] (0.85ns)   --->   "%p_Val2_1165 = add i16 %sum_V_330, i16 %lhs_54"   --->   Operation 12721 'add' 'p_Val2_1165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12722 [1/1] (0.00ns)   --->   "%p_Result_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1165, i32 15"   --->   Operation 12722 'bitselect' 'p_Result_1108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12723 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_219)   --->   "%xor_ln941_659 = xor i1 %p_Result_1107, i1 1"   --->   Operation 12723 'xor' 'xor_ln941_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12724 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_219)   --->   "%overflow_439 = and i1 %p_Result_1108, i1 %xor_ln941_659"   --->   Operation 12724 'and' 'overflow_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12725 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_219)   --->   "%xor_ln348_219 = xor i1 %p_Result_1107, i1 %p_Result_1108"   --->   Operation 12725 'xor' 'xor_ln348_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12726 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_219)   --->   "%select_ln392_659 = select i1 %overflow_439, i16 32767, i16 32768"   --->   Operation 12726 'select' 'select_ln392_659' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12727 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_219 = select i1 %xor_ln348_219, i16 %select_ln392_659, i16 %p_Val2_1165"   --->   Operation 12727 'select' 'select_ln348_219' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12728 [1/1] (0.00ns)   --->   "%tmp_588 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_219, i16 %select_ln348_91" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12728 'bitconcatenate' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12729 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_22_addr, i32 %tmp_588, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12729 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12730 [1/1] (0.00ns) (grouped into LUT with out node sum_V_336)   --->   "%xor_ln941_670 = xor i1 %p_Result_1125, i1 1"   --->   Operation 12730 'xor' 'xor_ln941_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12731 [1/1] (0.00ns) (grouped into LUT with out node sum_V_336)   --->   "%overflow_446 = and i1 %p_Result_1126, i1 %xor_ln941_670"   --->   Operation 12731 'and' 'overflow_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12732 [1/1] (0.00ns) (grouped into LUT with out node sum_V_336)   --->   "%xor_ln348_222 = xor i1 %p_Result_1125, i1 %p_Result_1126"   --->   Operation 12732 'xor' 'xor_ln348_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12733 [1/1] (0.00ns) (grouped into LUT with out node sum_V_336)   --->   "%select_ln392_670 = select i1 %overflow_446, i16 32767, i16 32768"   --->   Operation 12733 'select' 'select_ln392_670' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12734 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_336 = select i1 %xor_ln348_222, i16 %select_ln392_670, i16 %sum_V_335"   --->   Operation 12734 'select' 'sum_V_336' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12735 [1/1] (0.00ns)   --->   "%sext_ln859_446 = sext i16 %lhs_55"   --->   Operation 12735 'sext' 'sext_ln859_446' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12736 [1/1] (0.00ns)   --->   "%sext_ln859_447 = sext i16 %sum_V_336"   --->   Operation 12736 'sext' 'sext_ln859_447' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12737 [1/1] (0.85ns)   --->   "%ret_V_226 = add i17 %sext_ln859_447, i17 %sext_ln859_446"   --->   Operation 12737 'add' 'ret_V_226' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12738 [1/1] (0.00ns)   --->   "%p_Result_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_226, i32 16"   --->   Operation 12738 'bitselect' 'p_Result_1127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12739 [1/1] (0.85ns)   --->   "%p_Val2_1186 = add i16 %sum_V_336, i16 %lhs_55"   --->   Operation 12739 'add' 'p_Val2_1186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12740 [1/1] (0.00ns)   --->   "%p_Result_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1186, i32 15"   --->   Operation 12740 'bitselect' 'p_Result_1128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12741 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_223)   --->   "%xor_ln941_671 = xor i1 %p_Result_1127, i1 1"   --->   Operation 12741 'xor' 'xor_ln941_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12742 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_223)   --->   "%overflow_447 = and i1 %p_Result_1128, i1 %xor_ln941_671"   --->   Operation 12742 'and' 'overflow_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12743 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_223)   --->   "%xor_ln348_223 = xor i1 %p_Result_1127, i1 %p_Result_1128"   --->   Operation 12743 'xor' 'xor_ln348_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12744 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_223)   --->   "%select_ln392_671 = select i1 %overflow_447, i16 32767, i16 32768"   --->   Operation 12744 'select' 'select_ln392_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12745 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_223 = select i1 %xor_ln348_223, i16 %select_ln392_671, i16 %p_Val2_1186"   --->   Operation 12745 'select' 'select_ln348_223' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12746 [1/1] (0.00ns)   --->   "%tmp_597 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_223, i16 %select_ln348_95" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12746 'bitconcatenate' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12747 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_23_addr, i32 %tmp_597, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12747 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12748 [1/1] (0.00ns) (grouped into LUT with out node sum_V_342)   --->   "%xor_ln941_682 = xor i1 %p_Result_1145, i1 1"   --->   Operation 12748 'xor' 'xor_ln941_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12749 [1/1] (0.00ns) (grouped into LUT with out node sum_V_342)   --->   "%overflow_454 = and i1 %p_Result_1146, i1 %xor_ln941_682"   --->   Operation 12749 'and' 'overflow_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12750 [1/1] (0.00ns) (grouped into LUT with out node sum_V_342)   --->   "%xor_ln348_226 = xor i1 %p_Result_1145, i1 %p_Result_1146"   --->   Operation 12750 'xor' 'xor_ln348_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12751 [1/1] (0.00ns) (grouped into LUT with out node sum_V_342)   --->   "%select_ln392_682 = select i1 %overflow_454, i16 32767, i16 32768"   --->   Operation 12751 'select' 'select_ln392_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12752 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_342 = select i1 %xor_ln348_226, i16 %select_ln392_682, i16 %sum_V_341"   --->   Operation 12752 'select' 'sum_V_342' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12753 [1/1] (0.00ns)   --->   "%sext_ln859_454 = sext i16 %lhs_56"   --->   Operation 12753 'sext' 'sext_ln859_454' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12754 [1/1] (0.00ns)   --->   "%sext_ln859_455 = sext i16 %sum_V_342"   --->   Operation 12754 'sext' 'sext_ln859_455' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12755 [1/1] (0.85ns)   --->   "%ret_V_230 = add i17 %sext_ln859_455, i17 %sext_ln859_454"   --->   Operation 12755 'add' 'ret_V_230' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12756 [1/1] (0.00ns)   --->   "%p_Result_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_230, i32 16"   --->   Operation 12756 'bitselect' 'p_Result_1147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12757 [1/1] (0.85ns)   --->   "%p_Val2_1207 = add i16 %sum_V_342, i16 %lhs_56"   --->   Operation 12757 'add' 'p_Val2_1207' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12758 [1/1] (0.00ns)   --->   "%p_Result_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1207, i32 15"   --->   Operation 12758 'bitselect' 'p_Result_1148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12759 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_227)   --->   "%xor_ln941_683 = xor i1 %p_Result_1147, i1 1"   --->   Operation 12759 'xor' 'xor_ln941_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12760 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_227)   --->   "%overflow_455 = and i1 %p_Result_1148, i1 %xor_ln941_683"   --->   Operation 12760 'and' 'overflow_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12761 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_227)   --->   "%xor_ln348_227 = xor i1 %p_Result_1147, i1 %p_Result_1148"   --->   Operation 12761 'xor' 'xor_ln348_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12762 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_227)   --->   "%select_ln392_683 = select i1 %overflow_455, i16 32767, i16 32768"   --->   Operation 12762 'select' 'select_ln392_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12763 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_227 = select i1 %xor_ln348_227, i16 %select_ln392_683, i16 %p_Val2_1207"   --->   Operation 12763 'select' 'select_ln348_227' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12764 [1/1] (0.00ns)   --->   "%tmp_606 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_227, i16 %select_ln348_99" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12764 'bitconcatenate' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12765 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_24_addr, i32 %tmp_606, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12765 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12766 [1/1] (0.00ns) (grouped into LUT with out node sum_V_348)   --->   "%xor_ln941_694 = xor i1 %p_Result_1165, i1 1"   --->   Operation 12766 'xor' 'xor_ln941_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12767 [1/1] (0.00ns) (grouped into LUT with out node sum_V_348)   --->   "%overflow_462 = and i1 %p_Result_1166, i1 %xor_ln941_694"   --->   Operation 12767 'and' 'overflow_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12768 [1/1] (0.00ns) (grouped into LUT with out node sum_V_348)   --->   "%xor_ln348_230 = xor i1 %p_Result_1165, i1 %p_Result_1166"   --->   Operation 12768 'xor' 'xor_ln348_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12769 [1/1] (0.00ns) (grouped into LUT with out node sum_V_348)   --->   "%select_ln392_694 = select i1 %overflow_462, i16 32767, i16 32768"   --->   Operation 12769 'select' 'select_ln392_694' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12770 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_348 = select i1 %xor_ln348_230, i16 %select_ln392_694, i16 %sum_V_347"   --->   Operation 12770 'select' 'sum_V_348' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12771 [1/1] (0.00ns)   --->   "%sext_ln859_462 = sext i16 %lhs_57"   --->   Operation 12771 'sext' 'sext_ln859_462' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12772 [1/1] (0.00ns)   --->   "%sext_ln859_463 = sext i16 %sum_V_348"   --->   Operation 12772 'sext' 'sext_ln859_463' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12773 [1/1] (0.85ns)   --->   "%ret_V_234 = add i17 %sext_ln859_463, i17 %sext_ln859_462"   --->   Operation 12773 'add' 'ret_V_234' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12774 [1/1] (0.00ns)   --->   "%p_Result_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_234, i32 16"   --->   Operation 12774 'bitselect' 'p_Result_1167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12775 [1/1] (0.85ns)   --->   "%p_Val2_1228 = add i16 %sum_V_348, i16 %lhs_57"   --->   Operation 12775 'add' 'p_Val2_1228' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12776 [1/1] (0.00ns)   --->   "%p_Result_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1228, i32 15"   --->   Operation 12776 'bitselect' 'p_Result_1168' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12777 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_231)   --->   "%xor_ln941_695 = xor i1 %p_Result_1167, i1 1"   --->   Operation 12777 'xor' 'xor_ln941_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12778 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_231)   --->   "%overflow_463 = and i1 %p_Result_1168, i1 %xor_ln941_695"   --->   Operation 12778 'and' 'overflow_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12779 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_231)   --->   "%xor_ln348_231 = xor i1 %p_Result_1167, i1 %p_Result_1168"   --->   Operation 12779 'xor' 'xor_ln348_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12780 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_231)   --->   "%select_ln392_695 = select i1 %overflow_463, i16 32767, i16 32768"   --->   Operation 12780 'select' 'select_ln392_695' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12781 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_231 = select i1 %xor_ln348_231, i16 %select_ln392_695, i16 %p_Val2_1228"   --->   Operation 12781 'select' 'select_ln348_231' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12782 [1/1] (0.00ns)   --->   "%tmp_615 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_231, i16 %select_ln348_103" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12782 'bitconcatenate' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12783 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_25_addr, i32 %tmp_615, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12783 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12784 [1/1] (0.00ns) (grouped into LUT with out node sum_V_354)   --->   "%xor_ln941_706 = xor i1 %p_Result_1185, i1 1"   --->   Operation 12784 'xor' 'xor_ln941_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12785 [1/1] (0.00ns) (grouped into LUT with out node sum_V_354)   --->   "%overflow_470 = and i1 %p_Result_1186, i1 %xor_ln941_706"   --->   Operation 12785 'and' 'overflow_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12786 [1/1] (0.00ns) (grouped into LUT with out node sum_V_354)   --->   "%xor_ln348_234 = xor i1 %p_Result_1185, i1 %p_Result_1186"   --->   Operation 12786 'xor' 'xor_ln348_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12787 [1/1] (0.00ns) (grouped into LUT with out node sum_V_354)   --->   "%select_ln392_706 = select i1 %overflow_470, i16 32767, i16 32768"   --->   Operation 12787 'select' 'select_ln392_706' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12788 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_354 = select i1 %xor_ln348_234, i16 %select_ln392_706, i16 %sum_V_353"   --->   Operation 12788 'select' 'sum_V_354' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12789 [1/1] (0.00ns)   --->   "%sext_ln859_470 = sext i16 %lhs_58"   --->   Operation 12789 'sext' 'sext_ln859_470' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12790 [1/1] (0.00ns)   --->   "%sext_ln859_471 = sext i16 %sum_V_354"   --->   Operation 12790 'sext' 'sext_ln859_471' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12791 [1/1] (0.85ns)   --->   "%ret_V_238 = add i17 %sext_ln859_471, i17 %sext_ln859_470"   --->   Operation 12791 'add' 'ret_V_238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12792 [1/1] (0.00ns)   --->   "%p_Result_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_238, i32 16"   --->   Operation 12792 'bitselect' 'p_Result_1187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12793 [1/1] (0.85ns)   --->   "%p_Val2_1249 = add i16 %sum_V_354, i16 %lhs_58"   --->   Operation 12793 'add' 'p_Val2_1249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12794 [1/1] (0.00ns)   --->   "%p_Result_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1249, i32 15"   --->   Operation 12794 'bitselect' 'p_Result_1188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12795 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_235)   --->   "%xor_ln941_707 = xor i1 %p_Result_1187, i1 1"   --->   Operation 12795 'xor' 'xor_ln941_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12796 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_235)   --->   "%overflow_471 = and i1 %p_Result_1188, i1 %xor_ln941_707"   --->   Operation 12796 'and' 'overflow_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12797 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_235)   --->   "%xor_ln348_235 = xor i1 %p_Result_1187, i1 %p_Result_1188"   --->   Operation 12797 'xor' 'xor_ln348_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12798 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_235)   --->   "%select_ln392_707 = select i1 %overflow_471, i16 32767, i16 32768"   --->   Operation 12798 'select' 'select_ln392_707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12799 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_235 = select i1 %xor_ln348_235, i16 %select_ln392_707, i16 %p_Val2_1249"   --->   Operation 12799 'select' 'select_ln348_235' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12800 [1/1] (0.00ns)   --->   "%tmp_624 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_235, i16 %select_ln348_107" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12800 'bitconcatenate' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12801 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_26_addr, i32 %tmp_624, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12801 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12802 [1/1] (0.00ns) (grouped into LUT with out node sum_V_360)   --->   "%xor_ln941_718 = xor i1 %p_Result_1205, i1 1"   --->   Operation 12802 'xor' 'xor_ln941_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12803 [1/1] (0.00ns) (grouped into LUT with out node sum_V_360)   --->   "%overflow_478 = and i1 %p_Result_1206, i1 %xor_ln941_718"   --->   Operation 12803 'and' 'overflow_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12804 [1/1] (0.00ns) (grouped into LUT with out node sum_V_360)   --->   "%xor_ln348_238 = xor i1 %p_Result_1205, i1 %p_Result_1206"   --->   Operation 12804 'xor' 'xor_ln348_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12805 [1/1] (0.00ns) (grouped into LUT with out node sum_V_360)   --->   "%select_ln392_718 = select i1 %overflow_478, i16 32767, i16 32768"   --->   Operation 12805 'select' 'select_ln392_718' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12806 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_360 = select i1 %xor_ln348_238, i16 %select_ln392_718, i16 %sum_V_359"   --->   Operation 12806 'select' 'sum_V_360' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12807 [1/1] (0.00ns)   --->   "%sext_ln859_478 = sext i16 %lhs_59"   --->   Operation 12807 'sext' 'sext_ln859_478' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12808 [1/1] (0.00ns)   --->   "%sext_ln859_479 = sext i16 %sum_V_360"   --->   Operation 12808 'sext' 'sext_ln859_479' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12809 [1/1] (0.85ns)   --->   "%ret_V_242 = add i17 %sext_ln859_479, i17 %sext_ln859_478"   --->   Operation 12809 'add' 'ret_V_242' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12810 [1/1] (0.00ns)   --->   "%p_Result_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_242, i32 16"   --->   Operation 12810 'bitselect' 'p_Result_1207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12811 [1/1] (0.85ns)   --->   "%p_Val2_1270 = add i16 %sum_V_360, i16 %lhs_59"   --->   Operation 12811 'add' 'p_Val2_1270' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12812 [1/1] (0.00ns)   --->   "%p_Result_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1270, i32 15"   --->   Operation 12812 'bitselect' 'p_Result_1208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12813 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_239)   --->   "%xor_ln941_719 = xor i1 %p_Result_1207, i1 1"   --->   Operation 12813 'xor' 'xor_ln941_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12814 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_239)   --->   "%overflow_479 = and i1 %p_Result_1208, i1 %xor_ln941_719"   --->   Operation 12814 'and' 'overflow_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12815 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_239)   --->   "%xor_ln348_239 = xor i1 %p_Result_1207, i1 %p_Result_1208"   --->   Operation 12815 'xor' 'xor_ln348_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12816 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_239)   --->   "%select_ln392_719 = select i1 %overflow_479, i16 32767, i16 32768"   --->   Operation 12816 'select' 'select_ln392_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12817 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_239 = select i1 %xor_ln348_239, i16 %select_ln392_719, i16 %p_Val2_1270"   --->   Operation 12817 'select' 'select_ln348_239' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12818 [1/1] (0.00ns)   --->   "%tmp_633 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_239, i16 %select_ln348_111" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12818 'bitconcatenate' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12819 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_27_addr, i32 %tmp_633, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12819 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12820 [1/1] (0.00ns) (grouped into LUT with out node sum_V_366)   --->   "%xor_ln941_730 = xor i1 %p_Result_1225, i1 1"   --->   Operation 12820 'xor' 'xor_ln941_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12821 [1/1] (0.00ns) (grouped into LUT with out node sum_V_366)   --->   "%overflow_486 = and i1 %p_Result_1226, i1 %xor_ln941_730"   --->   Operation 12821 'and' 'overflow_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12822 [1/1] (0.00ns) (grouped into LUT with out node sum_V_366)   --->   "%xor_ln348_242 = xor i1 %p_Result_1225, i1 %p_Result_1226"   --->   Operation 12822 'xor' 'xor_ln348_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12823 [1/1] (0.00ns) (grouped into LUT with out node sum_V_366)   --->   "%select_ln392_730 = select i1 %overflow_486, i16 32767, i16 32768"   --->   Operation 12823 'select' 'select_ln392_730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12824 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_366 = select i1 %xor_ln348_242, i16 %select_ln392_730, i16 %sum_V_365"   --->   Operation 12824 'select' 'sum_V_366' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12825 [1/1] (0.00ns)   --->   "%sext_ln859_486 = sext i16 %lhs_60"   --->   Operation 12825 'sext' 'sext_ln859_486' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12826 [1/1] (0.00ns)   --->   "%sext_ln859_487 = sext i16 %sum_V_366"   --->   Operation 12826 'sext' 'sext_ln859_487' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12827 [1/1] (0.85ns)   --->   "%ret_V_246 = add i17 %sext_ln859_487, i17 %sext_ln859_486"   --->   Operation 12827 'add' 'ret_V_246' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12828 [1/1] (0.00ns)   --->   "%p_Result_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_246, i32 16"   --->   Operation 12828 'bitselect' 'p_Result_1227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12829 [1/1] (0.85ns)   --->   "%p_Val2_1291 = add i16 %sum_V_366, i16 %lhs_60"   --->   Operation 12829 'add' 'p_Val2_1291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12830 [1/1] (0.00ns)   --->   "%p_Result_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1291, i32 15"   --->   Operation 12830 'bitselect' 'p_Result_1228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12831 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_243)   --->   "%xor_ln941_731 = xor i1 %p_Result_1227, i1 1"   --->   Operation 12831 'xor' 'xor_ln941_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12832 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_243)   --->   "%overflow_487 = and i1 %p_Result_1228, i1 %xor_ln941_731"   --->   Operation 12832 'and' 'overflow_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12833 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_243)   --->   "%xor_ln348_243 = xor i1 %p_Result_1227, i1 %p_Result_1228"   --->   Operation 12833 'xor' 'xor_ln348_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12834 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_243)   --->   "%select_ln392_731 = select i1 %overflow_487, i16 32767, i16 32768"   --->   Operation 12834 'select' 'select_ln392_731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12835 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_243 = select i1 %xor_ln348_243, i16 %select_ln392_731, i16 %p_Val2_1291"   --->   Operation 12835 'select' 'select_ln348_243' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12836 [1/1] (0.00ns)   --->   "%tmp_642 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_243, i16 %select_ln348_115" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12836 'bitconcatenate' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12837 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_28_addr, i32 %tmp_642, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12837 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12838 [1/1] (0.00ns) (grouped into LUT with out node sum_V_372)   --->   "%xor_ln941_742 = xor i1 %p_Result_1245, i1 1"   --->   Operation 12838 'xor' 'xor_ln941_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12839 [1/1] (0.00ns) (grouped into LUT with out node sum_V_372)   --->   "%overflow_494 = and i1 %p_Result_1246, i1 %xor_ln941_742"   --->   Operation 12839 'and' 'overflow_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12840 [1/1] (0.00ns) (grouped into LUT with out node sum_V_372)   --->   "%xor_ln348_246 = xor i1 %p_Result_1245, i1 %p_Result_1246"   --->   Operation 12840 'xor' 'xor_ln348_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12841 [1/1] (0.00ns) (grouped into LUT with out node sum_V_372)   --->   "%select_ln392_742 = select i1 %overflow_494, i16 32767, i16 32768"   --->   Operation 12841 'select' 'select_ln392_742' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12842 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_372 = select i1 %xor_ln348_246, i16 %select_ln392_742, i16 %sum_V_371"   --->   Operation 12842 'select' 'sum_V_372' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12843 [1/1] (0.00ns)   --->   "%sext_ln859_494 = sext i16 %lhs_61"   --->   Operation 12843 'sext' 'sext_ln859_494' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12844 [1/1] (0.00ns)   --->   "%sext_ln859_495 = sext i16 %sum_V_372"   --->   Operation 12844 'sext' 'sext_ln859_495' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12845 [1/1] (0.85ns)   --->   "%ret_V_250 = add i17 %sext_ln859_495, i17 %sext_ln859_494"   --->   Operation 12845 'add' 'ret_V_250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12846 [1/1] (0.00ns)   --->   "%p_Result_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_250, i32 16"   --->   Operation 12846 'bitselect' 'p_Result_1247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12847 [1/1] (0.85ns)   --->   "%p_Val2_1312 = add i16 %sum_V_372, i16 %lhs_61"   --->   Operation 12847 'add' 'p_Val2_1312' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12848 [1/1] (0.00ns)   --->   "%p_Result_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1312, i32 15"   --->   Operation 12848 'bitselect' 'p_Result_1248' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12849 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_247)   --->   "%xor_ln941_743 = xor i1 %p_Result_1247, i1 1"   --->   Operation 12849 'xor' 'xor_ln941_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12850 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_247)   --->   "%overflow_495 = and i1 %p_Result_1248, i1 %xor_ln941_743"   --->   Operation 12850 'and' 'overflow_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12851 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_247)   --->   "%xor_ln348_247 = xor i1 %p_Result_1247, i1 %p_Result_1248"   --->   Operation 12851 'xor' 'xor_ln348_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12852 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_247)   --->   "%select_ln392_743 = select i1 %overflow_495, i16 32767, i16 32768"   --->   Operation 12852 'select' 'select_ln392_743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12853 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_247 = select i1 %xor_ln348_247, i16 %select_ln392_743, i16 %p_Val2_1312"   --->   Operation 12853 'select' 'select_ln348_247' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12854 [1/1] (0.00ns)   --->   "%tmp_651 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_247, i16 %select_ln348_119" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12854 'bitconcatenate' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12855 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_29_addr, i32 %tmp_651, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12855 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12856 [1/1] (0.00ns) (grouped into LUT with out node sum_V_378)   --->   "%xor_ln941_754 = xor i1 %p_Result_1265, i1 1"   --->   Operation 12856 'xor' 'xor_ln941_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12857 [1/1] (0.00ns) (grouped into LUT with out node sum_V_378)   --->   "%overflow_502 = and i1 %p_Result_1266, i1 %xor_ln941_754"   --->   Operation 12857 'and' 'overflow_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12858 [1/1] (0.00ns) (grouped into LUT with out node sum_V_378)   --->   "%xor_ln348_250 = xor i1 %p_Result_1265, i1 %p_Result_1266"   --->   Operation 12858 'xor' 'xor_ln348_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12859 [1/1] (0.00ns) (grouped into LUT with out node sum_V_378)   --->   "%select_ln392_754 = select i1 %overflow_502, i16 32767, i16 32768"   --->   Operation 12859 'select' 'select_ln392_754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12860 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_378 = select i1 %xor_ln348_250, i16 %select_ln392_754, i16 %sum_V_377"   --->   Operation 12860 'select' 'sum_V_378' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12861 [1/1] (0.00ns)   --->   "%sext_ln859_502 = sext i16 %lhs_62"   --->   Operation 12861 'sext' 'sext_ln859_502' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12862 [1/1] (0.00ns)   --->   "%sext_ln859_503 = sext i16 %sum_V_378"   --->   Operation 12862 'sext' 'sext_ln859_503' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12863 [1/1] (0.85ns)   --->   "%ret_V_254 = add i17 %sext_ln859_503, i17 %sext_ln859_502"   --->   Operation 12863 'add' 'ret_V_254' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12864 [1/1] (0.00ns)   --->   "%p_Result_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_254, i32 16"   --->   Operation 12864 'bitselect' 'p_Result_1267' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12865 [1/1] (0.85ns)   --->   "%p_Val2_1333 = add i16 %sum_V_378, i16 %lhs_62"   --->   Operation 12865 'add' 'p_Val2_1333' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12866 [1/1] (0.00ns)   --->   "%p_Result_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1333, i32 15"   --->   Operation 12866 'bitselect' 'p_Result_1268' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12867 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_251)   --->   "%xor_ln941_755 = xor i1 %p_Result_1267, i1 1"   --->   Operation 12867 'xor' 'xor_ln941_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12868 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_251)   --->   "%overflow_503 = and i1 %p_Result_1268, i1 %xor_ln941_755"   --->   Operation 12868 'and' 'overflow_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12869 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_251)   --->   "%xor_ln348_251 = xor i1 %p_Result_1267, i1 %p_Result_1268"   --->   Operation 12869 'xor' 'xor_ln348_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12870 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_251)   --->   "%select_ln392_755 = select i1 %overflow_503, i16 32767, i16 32768"   --->   Operation 12870 'select' 'select_ln392_755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12871 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_251 = select i1 %xor_ln348_251, i16 %select_ln392_755, i16 %p_Val2_1333"   --->   Operation 12871 'select' 'select_ln348_251' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12872 [1/1] (0.00ns)   --->   "%tmp_660 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_251, i16 %select_ln348_123" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12872 'bitconcatenate' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12873 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_30_addr, i32 %tmp_660, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12873 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12874 [1/1] (0.00ns) (grouped into LUT with out node sum_V_384)   --->   "%xor_ln941_766 = xor i1 %p_Result_1285, i1 1"   --->   Operation 12874 'xor' 'xor_ln941_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12875 [1/1] (0.00ns) (grouped into LUT with out node sum_V_384)   --->   "%overflow_510 = and i1 %p_Result_1286, i1 %xor_ln941_766"   --->   Operation 12875 'and' 'overflow_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12876 [1/1] (0.00ns) (grouped into LUT with out node sum_V_384)   --->   "%xor_ln348_254 = xor i1 %p_Result_1285, i1 %p_Result_1286"   --->   Operation 12876 'xor' 'xor_ln348_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12877 [1/1] (0.00ns) (grouped into LUT with out node sum_V_384)   --->   "%select_ln392_765 = select i1 %overflow_510, i16 32767, i16 32768"   --->   Operation 12877 'select' 'select_ln392_765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12878 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_V_384 = select i1 %xor_ln348_254, i16 %select_ln392_765, i16 %sum_V_383"   --->   Operation 12878 'select' 'sum_V_384' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12879 [1/1] (0.00ns)   --->   "%sext_ln859_510 = sext i16 %lhs_63"   --->   Operation 12879 'sext' 'sext_ln859_510' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12880 [1/1] (0.00ns)   --->   "%sext_ln859_511 = sext i16 %sum_V_384"   --->   Operation 12880 'sext' 'sext_ln859_511' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12881 [1/1] (0.85ns)   --->   "%ret_V_258 = add i17 %sext_ln859_511, i17 %sext_ln859_510"   --->   Operation 12881 'add' 'ret_V_258' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12882 [1/1] (0.00ns)   --->   "%p_Result_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_258, i32 16"   --->   Operation 12882 'bitselect' 'p_Result_1287' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12883 [1/1] (0.85ns)   --->   "%p_Val2_1354 = add i16 %sum_V_384, i16 %lhs_63"   --->   Operation 12883 'add' 'p_Val2_1354' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12884 [1/1] (0.00ns)   --->   "%p_Result_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1354, i32 15"   --->   Operation 12884 'bitselect' 'p_Result_1288' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12885 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_255)   --->   "%xor_ln941_767 = xor i1 %p_Result_1287, i1 1"   --->   Operation 12885 'xor' 'xor_ln941_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12886 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_255)   --->   "%overflow_511 = and i1 %p_Result_1288, i1 %xor_ln941_767"   --->   Operation 12886 'and' 'overflow_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12887 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_255)   --->   "%xor_ln348_255 = xor i1 %p_Result_1287, i1 %p_Result_1288"   --->   Operation 12887 'xor' 'xor_ln348_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 12888 [1/1] (0.00ns) (grouped into LUT with out node select_ln348_255)   --->   "%select_ln392_766 = select i1 %overflow_511, i16 32767, i16 32768"   --->   Operation 12888 'select' 'select_ln392_766' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12889 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln348_255 = select i1 %xor_ln348_255, i16 %select_ln392_766, i16 %p_Val2_1354"   --->   Operation 12889 'select' 'select_ln348_255' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 12890 [1/1] (0.00ns)   --->   "%tmp_669 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln348_255, i16 %select_ln348_127" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12890 'bitconcatenate' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 12891 [1/1] (1.23ns)   --->   "%store_ln218 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_31_addr, i32 %tmp_669, i4 15" [Conv_Tile129/Conv_core.cpp:218]   --->   Operation 12891 'store' 'store_ln218' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_9 : Operation 12892 [1/1] (0.00ns)   --->   "%return_ln236 = return void @_ssdm_op_Return" [Conv_Tile129/Conv_core.cpp:236]   --->   Operation 12892 'return' 'return_ln236' <Predicate = (icmp_ln196)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.8ns, clock uncertainty: 1.3ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [171]  (0.427 ns)

 <State 2>: 3.39ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', Conv_Tile129/Conv_core.cpp:196) [180]  (0 ns)
	'add' operation ('add_ln196', Conv_Tile129/Conv_core.cpp:196) [390]  (0.548 ns)
	'select' operation ('ii', Conv_Tile129/Conv_core.cpp:196) [400]  (0.179 ns)
	'sub' operation ('empty_403', Conv_Tile129/Conv_core.cpp:196) [403]  (0.797 ns)
	'add' operation ('empty_404', Conv_Tile129/Conv_core.cpp:196) [419]  (0.797 ns)
	'select' operation ('select_ln198_3', Conv_Tile129/Conv_core.cpp:198) [422]  (0.391 ns)
	'getelementptr' operation ('weight_buffer_0_0_addr', Conv_Tile129/Conv_core.cpp:198) [424]  (0 ns)
	'load' operation ('weight_buffer_0_0_load', Conv_Tile129/Conv_core.cpp:198) on array 'weight_buffer_0_0' [425]  (0.677 ns)

 <State 3>: 2.8ns
The critical path consists of the following:
	'add' operation ('add_ln207', Conv_Tile129/Conv_core.cpp:207) [6464]  (0.789 ns)
	'add' operation ('add_ln213_2', Conv_Tile129/Conv_core.cpp:213) [6468]  (0.776 ns)
	'getelementptr' operation ('input_buffer_0_0_addr_31', Conv_Tile129/Conv_core.cpp:213) [6470]  (0 ns)
	'load' operation ('input_buffer_0_0_load_4', Conv_Tile129/Conv_core.cpp:213) on array 'input_buffer_0_0' [6478]  (1.24 ns)

 <State 4>: 2.2ns
The critical path consists of the following:
	'load' operation ('input_buffer_0_0_load', Conv_Tile129/Conv_core.cpp:213) on array 'input_buffer_0_0' [877]  (1.24 ns)
	'mux' operation ('f_tp.V', Conv_Tile129/Conv_core.cpp:213) [879]  (0.427 ns)
	'mul' operation of DSP[881] ('r.V') [881]  (0.535 ns)

 <State 5>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[881] ('r.V') [881]  (0.535 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[881] ('r.V') [881]  (0.535 ns)

 <State 7>: 2.36ns
The critical path consists of the following:
	'mul' operation of DSP[881] ('r.V') [881]  (0 ns)
	'add' operation ('tp.V') [887]  (0.853 ns)
	'xor' operation ('xor_ln942') [889]  (0.287 ns)
	'and' operation ('carry') [890]  (0.287 ns)
	'select' operation ('deleted_zeros') [896]  (0 ns)
	'xor' operation ('xor_ln941') [902]  (0 ns)
	'or' operation ('or_ln941') [903]  (0 ns)
	'and' operation ('overflow') [905]  (0.287 ns)
	'or' operation ('or_ln392') [911]  (0.287 ns)
	'select' operation ('tp.V') [912]  (0.357 ns)

 <State 8>: 3.27ns
The critical path consists of the following:
	'add' operation ('ret.V') [951]  (0.853 ns)
	'xor' operation ('xor_ln941_4') [955]  (0 ns)
	'and' operation ('overflow') [956]  (0 ns)
	'select' operation ('select_ln392_4') [958]  (0 ns)
	'select' operation ('sum.V') [959]  (0.357 ns)
	'add' operation ('sum.V') [1000]  (0.853 ns)
	'select' operation ('sum.V') [1006]  (0.357 ns)
	'add' operation ('ret.V') [1045]  (0.853 ns)

 <State 9>: 2.8ns
The critical path consists of the following:
	'xor' operation ('xor_ln941_10') [1049]  (0 ns)
	'and' operation ('overflow') [1050]  (0 ns)
	'select' operation ('select_ln392_10') [1052]  (0 ns)
	'select' operation ('sum.V') [1053]  (0.357 ns)
	'add' operation ('__Val2__') [1060]  (0.853 ns)
	'select' operation ('select_ln348') [1066]  (0.357 ns)
	'store' operation ('store_ln218', Conv_Tile129/Conv_core.cpp:218) of constant <constant:_ssdm_op_Write.bram.i32> on array 'output_buffer_0' [6668]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
