Massimiliano Annoni , Alessandro Bardine , Stefano Campanelli , Pierfrancesco Foglia , Cosimo Antonio Prete, A real-time configurable NURBS interpolator with bounded acceleration, jerk and chord error, Computer-Aided Design, v.44 n.6, p.509-521, June, 2012[doi>10.1016/j.cad.2012.01.009]
M. Awasthi, K. Sudan R. Balasubramonian, and J. B. Carter. 2009. Dynamic hardware-assisted software controlled page placement to manage capacity allocation and sharing with larger caches. In Proceedings of the 15<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'09).
Alessandro Bardine , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete, Analysis of static and dynamic energy consumption in NUCA caches: initial results, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.105-112, September 16-16, 2007, Brasov, Romania[doi>10.1145/1327171.1327184]
A. Bardine, M. Comparetti, P. Foglia, G. Gabrielli, and C. A. Prete. 2008a. Impact of on-chip network parameters on nuca cache performances. Comput. Digital Techniques 3, 5, 501--512.
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete , Per Stenström, Leveraging Data Promotion for Low Power D-NUCA Caches, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.307-316, September 03-05, 2008[doi>10.1109/DSD.2008.52]
A. Bardine , M. Comparetti , P. Foglia , G. Gabrielli , C. A. Prete, A power-efficient migration mechanism for D-NUCA caches, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete, Way adaptable D-NUCA caches, International Journal of High Performance Systems Architecture, v.2 n.3/4, p.215-228, August 2010[doi>10.1504/IJHPSA.2010.034542]
A. Bardine, M. Comparetti, P. Foglia, and C. A. Prete. 2014. Evaluation of leakage reduction alternatives for deep sub-micron dynamic non uniform cache architecture caches. IEEE Trans. VLSI. 22, 1, 185--190.
Sandro Bartolini , Pierfrancesco Foglia , Marco Solinas , Cosimo Antonio Prete, Feedback-Driven Restructuring of Multi-threaded Applications for NUCA Cache Performance in CMPs, Proceedings of the 2010 22nd International Symposium on Computer Architecture and High Performance Computing, p.87-94, October 27-30, 2010[doi>10.1109/SBAC-PAD.2010.20]
Bradford M. Beckmann , David A. Wood, Managing Wire Delay in Large Chip-Multiprocessor Caches, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.21]
Bradford M. Beckmann , Michael R. Marty , David A. Wood, ASR: Adaptive Selective Replication for CMP Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.443-454, December 09-13, 2006[doi>10.1109/MICRO.2006.10]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Jichuan Chang , Gurindar S. Sohi, Cooperative Caching for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.264-276, June 17-21, 2006[doi>10.1109/ISCA.2006.17]
M. Chaudhuri. 2009. PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches. In Proceedings of the 15<sup>th</sup> IEEE International on High Performance Computer Architecture (HPCA'09).
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.55, December 03-05, 2003
Zeshan Chishti , Michael D. Powell , T. N. Vijaykumar, Optimizing Replication, Communication, and Capacity Allocation in CMPs, ACM SIGARCH Computer Architecture News, v.33 n.2, p.357-368, May 2005[doi>10.1145/1080695.1070001]
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
M. Comparetti and P. Foglia. 2013. A workload independent energy reduction strategy for d-nuca caches. J. Supercomput. To appear.
J. Duato, S. Yalamanchili, and N. Lionel. 2003. Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers, San Francisco, CA.
P. Foglia, D. Mangano, and C. A. Prete. 2005. A nuca model for embedded systems cache design. In Proceedings of the 3<sup>rd</sup> Workshop on Embedded Systems for Real-Time Multimedia. 41--46.
Pierfrancesco Foglia , Francesco Panicucci , Cosimo Antonio Prete , Marco Solinas, Analysis of Performance Dependencies in NUCA-Based CMP Systems, Proceedings of the 2009 21st International Symposium on Computer Architecture and High Performance Computing, p.49-56, October 28-31, 2009[doi>10.1109/SBAC-PAD.2009.12]
Pierfrancesco Foglia , Francesco Panicucci , Cosimo Antonio Prete , Marco Solinas, An Evaluation of Behaviors of S-NUCA CMPs Running Scientific Workload, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.26-33, August 27-29, 2009[doi>10.1109/DSD.2009.153]
Pierfrancesco Foglia , Cosimo Antonio Prete , Marco Solinas , Giovanna Monni, Re-NUCA: Boosting CMP Performance Through Block Replication, Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, p.199-206, September 01-03, 2010[doi>10.1109/DSD.2010.41]
GEMS. 2008. Winsconsin multifacet gems simulator. http://www.cs.wisc.edu/gems/.
Kourosh Gharachorloo , Madhu Sharma , Simon Steely , Stephen Van Doren, Architecture and design of AlphaServer GS320, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.13-24, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.378997]
D. Greenhill and J. Alabado. 2005. Power savings in the ultrasparc t1 processor. Sun Microsystem Whitepaper.
Zvika Guz , Idit Keidar , Avinoam Kolodny , Uri C. Weiser, Utilizing shared data in chip multiprocessors with the Nahalal architecture, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany[doi>10.1145/1378533.1378535]
Mohammad Hammoud , Sangyeun Cho , Rami Melhem, ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus[doi>10.1007/978-3-540-92990-1_26]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
R. Ho, K. W. Mai, and M. A. Horowitz. 2001. The future of wires. Proc. IEEE 89, 4, 490--504.
Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088154]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
K. Krewell. 1997. UltraSparc iv mirrors predecessors. Microprocessor rep., 1--3.
Feihui Li , Mahmut Kandemir , Mary J. Irwin, Implementation and evaluation of a migration-based NUCA design for chip multiprocessors, ACM SIGMETRICS Performance Evaluation Review, v.36 n.1, June 2008[doi>10.1145/1384529.1375515]
Cameron McNairy , Rohit Bhatia, Montecito: A Dual-Core, Dual-Thread Itanium Processor, IEEE Micro, v.25 n.2, p.10-20, March 2005[doi>10.1109/MM.2005.34]
A. Mendelson, J. Mandelblat, S. Gochman, A. Shemer, R. Chabukswar, E. Niemeyer, and A. Kumar. 2006. CMP implementation in systems based on the intel core duo processor. Intel Technol. J. 10, 2, 99--107.
J. Merino, V. Puente, and J. A. Gregorio. 2010. ESP-NUCA: A low-cost adaptive non-uniform cache architecture. In Proceedings of the 16<sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture. 1--10.
MICRON. 2010. 1 gb ddr2 sdram module datasheet. http://www.micron.com.
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237140]
PTM. 2007. Predictive technology model (ptm). http://www.eas.asu.edu/∼ptm/.
B. Sinharoy , R. N. Kalla , J. M. Tendler , R. J. Eickemeyer , J. B. Joyner, POWER5 System microarchitecture, IBM Journal of Research and Development, v.49 n.4/5, p.505-521, July 2005
VIRTUTEC. 2010. Virtutec simics. http://www.virtutech.com.
Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Michael Zhang , Krste Asanovic, Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.336-345, June 04-08, 2005[doi>10.1109/ISCA.2005.53]
