// Seed: 4051797978
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    output tri id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6
    , id_12,
    input wire id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10
    , id_13, id_14
);
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output uwire id_4
);
  assign id_4 = id_3;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_8 = id_0;
endmodule
