<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8192u › r819xU_cmdpkt.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>r819xU_cmdpkt.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef R819XUSB_CMDPKT_H</span>
<span class="cp">#define R819XUSB_CMDPKT_H</span>
<span class="cm">/* Different command packet have dedicated message length and definition. */</span>
<span class="cp">#define		CMPK_RX_TX_FB_SIZE					sizeof(cmpk_txfb_t)		</span><span class="c1">//20</span>
<span class="cp">#define		CMPK_TX_SET_CONFIG_SIZE				sizeof(cmpk_set_cfg_t)	</span><span class="c1">//16</span>
<span class="cp">#define		CMPK_BOTH_QUERY_CONFIG_SIZE			sizeof(cmpk_set_cfg_t)	</span><span class="c1">//16</span>
<span class="cp">#define		CMPK_RX_TX_STS_SIZE					sizeof(cmpk_tx_status_t)</span><span class="c1">//</span>
<span class="cp">#define		CMPK_RX_DBG_MSG_SIZE			sizeof(cmpk_rx_dbginfo_t)</span><span class="c1">//</span>
<span class="cp">#define		CMPK_TX_RAHIS_SIZE			sizeof(cmpk_tx_rahis_t)</span>

<span class="cm">/* 2008/05/08 amy For USB constant. */</span>
<span class="cp">#define ISR_TxBcnOk					BIT27			</span><span class="c1">// Transmit Beacon OK</span>
<span class="cp">#define ISR_TxBcnErr				BIT26			</span><span class="c1">// Transmit Beacon Error</span>
<span class="cp">#define ISR_BcnTimerIntr			BIT13			</span><span class="c1">// Beacon Timer Interrupt</span>


<span class="cm">/* Define element ID of command packet. */</span>

<span class="cm">/*------------------------------Define structure----------------------------*/</span>
<span class="cm">/* Define different command packet structure. */</span>
<span class="cm">/* 1. RX side: TX feedback packet. */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tag_cmd_pkt_tx_feedback</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>DWORD 0</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u8</span>	<span class="n">element_id</span><span class="p">;</span>			<span class="cm">/* Command packet type. */</span>
	<span class="n">u8</span>	<span class="n">length</span><span class="p">;</span>				<span class="cm">/* Command packet length. */</span>
	<span class="cm">/* 2007/07/05 MH Change tx feedback info field. */</span>
	<span class="cm">/*------TX Feedback Info Field */</span>
	<span class="n">u8</span>	<span class="n">TID</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>				<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">fail_reason</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">tok</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>				<span class="cm">/* Transmit ok. */</span>
	<span class="n">u8</span>	<span class="n">reserve1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">pkt_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>		<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">bandwidth</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">qos_pkt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* */</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>DWORD 1</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u8</span>	<span class="n">reserve2</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="cm">/*------TX Feedback Info Field */</span>
	<span class="n">u8</span>	<span class="n">retry_cnt</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u16</span>	<span class="n">pkt_id</span><span class="p">;</span>				<span class="cm">/* */</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>DWORD 3</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">seq_num</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">s_rate</span><span class="p">;</span>				<span class="cm">/* Start rate. */</span>
	<span class="n">u8</span>	<span class="n">f_rate</span><span class="p">;</span>				<span class="cm">/* Final rate. */</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><p>DWORD 4</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u8</span>	<span class="n">s_rts_rate</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u8</span>	<span class="n">f_rts_rate</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u16</span>	<span class="n">pkt_length</span><span class="p">;</span>			<span class="cm">/* */</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><p>DWORD 5</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">reserve3</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u16</span>	<span class="n">duration</span><span class="p">;</span>			<span class="cm">/* */</span>
<span class="p">}</span><span class="n">cmpk_txfb_t</span><span class="p">;</span>

<span class="cm">/* 2. RX side: Interrupt status packet. It includes Beacon State,</span>
<span class="cm">	  Beacon Timer Interrupt and other useful informations in MAC ISR Reg. */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tag_cmd_pkt_interrupt_status</span>
<span class="p">{</span>
	<span class="n">u8</span>	<span class="n">element_id</span><span class="p">;</span>			<span class="cm">/* Command packet type. */</span>
	<span class="n">u8</span>	<span class="n">length</span><span class="p">;</span>				<span class="cm">/* Command packet length. */</span>
	<span class="n">u16</span>	<span class="n">reserve</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">interrupt_status</span><span class="p">;</span>				<span class="cm">/* Interrupt Status. */</span>
<span class="p">}</span><span class="n">cmpk_intr_sta_t</span><span class="p">;</span>


<span class="cm">/* 3. TX side: Set configuration packet. */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tag_cmd_pkt_set_configuration</span>
<span class="p">{</span>
	<span class="n">u8</span>	<span class="n">element_id</span><span class="p">;</span>			<span class="cm">/* Command packet type. */</span>
	<span class="n">u8</span>	<span class="n">length</span><span class="p">;</span>				<span class="cm">/* Command packet length. */</span>
	<span class="n">u16</span>	<span class="n">reserve1</span><span class="p">;</span>			<span class="cm">/* */</span>
	<span class="n">u8</span> 	<span class="n">cfg_reserve1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cfg_size</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* Configuration info. */</span>
	<span class="n">u8</span>	<span class="n">cfg_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>			<span class="cm">/* Configuration info. */</span>
	<span class="n">u8</span>	<span class="n">cfg_action</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Configuration info. */</span>
	<span class="n">u8</span>	<span class="n">cfg_reserve2</span><span class="p">;</span>		<span class="cm">/* Configuration info. */</span>
	<span class="n">u8</span>	<span class="n">cfg_page</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>			<span class="cm">/* Configuration info. */</span>
	<span class="n">u8</span>	<span class="n">cfg_reserve3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>		<span class="cm">/* Configuration info. */</span>
	<span class="n">u8</span>	<span class="n">cfg_offset</span><span class="p">;</span>			<span class="cm">/* Configuration info. */</span>
	<span class="n">u32</span>	<span class="n">value</span><span class="p">;</span>				<span class="cm">/* */</span>
	<span class="n">u32</span>	<span class="n">mask</span><span class="p">;</span>				<span class="cm">/* */</span>
<span class="p">}</span><span class="n">cmpk_set_cfg_t</span><span class="p">;</span>

<span class="cm">/* 4. Both side : TX/RX query configuraton packet. The query structure is the</span>
<span class="cm">      same as set configuration. */</span>
<span class="cp">#define		cmpk_query_cfg_t	cmpk_set_cfg_t</span>

<span class="cm">/* 5. Multi packet feedback status. */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tag_tx_stats_feedback</span> <span class="c1">// PJ quick rxcmd 09042007</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><p>For endian transfer --> Driver will not the same as firmware structure.
DW 0</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">reserve1</span><span class="p">;</span>
	<span class="n">u8</span> 	<span class="n">length</span><span class="p">;</span>				<span class="c1">// Command packet length</span>
	<span class="n">u8</span> 	<span class="n">element_id</span><span class="p">;</span>			<span class="c1">// Command packet type</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>DW 1</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">txfail</span><span class="p">;</span>				<span class="c1">// Tx Fail count</span>
	<span class="n">u16</span> 	<span class="n">txok</span><span class="p">;</span>				<span class="c1">// Tx ok count</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><p>DW 2</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">txmcok</span><span class="p">;</span>  			<span class="c1">// tx multicast</span>
	<span class="n">u16</span> 	<span class="n">txretry</span><span class="p">;</span>			<span class="c1">// Tx Retry count</span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><p>DW 3</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>  <span class="n">txucok</span><span class="p">;</span>				<span class="c1">// tx unicast</span>
	<span class="n">u16</span>	<span class="n">txbcok</span><span class="p">;</span>  			<span class="c1">// tx broadcast</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><p>DW 4</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">txbcfail</span><span class="p">;</span>			<span class="c1">//</span>
	<span class="n">u16</span>	<span class="n">txmcfail</span><span class="p">;</span>			<span class="c1">//</span></pre></div></td></tr>


<tr id="section-12"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-12">&#182;</a></div><p>DW 5</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">reserve2</span><span class="p">;</span>			<span class="c1">//</span>
	<span class="n">u16</span>	<span class="n">txucfail</span><span class="p">;</span>			<span class="c1">//</span></pre></div></td></tr>


<tr id="section-13"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-13">&#182;</a></div><p>DW 6-8</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u32</span>	<span class="n">txmclength</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">txbclength</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">txuclength</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-14"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-14">&#182;</a></div><p>DW 9</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">reserve3_23</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">reserve3_1</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">rate</span><span class="p">;</span>
<span class="p">}</span><span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">))</span> <span class="n">cmpk_tx_status_t</span><span class="p">;</span>

<span class="cm">/* 6. Debug feedback message. */</span>
<span class="cm">/* 2007/10/23 MH Define RX debug message  */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tag_rx_debug_message_feedback</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-15"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-15">&#182;</a></div><p>For endian transfer --> for driver
DW 0</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">reserve1</span><span class="p">;</span>
	<span class="n">u8</span> 	<span class="n">length</span><span class="p">;</span>				<span class="c1">// Command packet length</span>
	<span class="n">u8</span> 	<span class="n">element_id</span><span class="p">;</span>			<span class="c1">// Command packet type</span></pre></div></td></tr>


<tr id="section-16"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-16">&#182;</a></div><p>DW 1-??
Variable debug message.</p></td><td class="code"><div class="highlight"><pre><span class="p">}</span><span class="n">cmpk_rx_dbginfo_t</span><span class="p">;</span>

<span class="cm">/* 2008/03/20 MH Define transmit rate history. For big endian format. */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">tag_tx_rate_history</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-17"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-17">&#182;</a></div><p>For endian transfer --> for driver
DW 0</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u8</span> 	<span class="n">element_id</span><span class="p">;</span>			<span class="c1">// Command packet type</span>
	<span class="n">u8</span> 	<span class="n">length</span><span class="p">;</span>				<span class="c1">// Command packet length</span>
	<span class="n">u16</span>	<span class="n">reserved1</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-18"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-18">&#182;</a></div><p>DW 1-2    CCK rate counter</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span> 	<span class="n">cck</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span></pre></div></td></tr>


<tr id="section-19"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-19">&#182;</a></div><p>DW 3-6</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span> 	<span class="n">ofdm</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span></pre></div></td></tr>


<tr id="section-20"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-20">&#182;</a></div><p>DW 7-14
UINT16    MCS<em>BW0</em>SG0[16];</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-21"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-21">&#182;</a></div><p>DW 15-22
UINT16    MCS<em>BW1</em>SG0[16];</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-22"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-22">&#182;</a></div><p>DW 23-30
UINT16    MCS<em>BW0</em>SG1[16];</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-23"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-23">&#182;</a></div><p>DW 31-38
UINT16    MCS<em>BW1</em>SG1[16];</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-24"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-24">&#182;</a></div><p>DW 7-14    BW=0 SG=0
DW 15-22    BW=1 SG=0
DW 23-30    BW=0 SG=1
DW 31-38    BW=1 SG=1</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u16</span>	<span class="n">ht_mcs</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">16</span><span class="p">];</span>

<span class="p">}</span><span class="n">__attribute__</span><span class="p">((</span><span class="n">packed</span><span class="p">))</span> <span class="n">cmpk_tx_rahis_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="n">tag_command_packet_directories</span>
<span class="p">{</span>
    <span class="n">RX_TX_FEEDBACK</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
    <span class="n">RX_INTERRUPT_STATUS</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
    <span class="n">TX_SET_CONFIG</span>				<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
    <span class="n">BOTH_QUERY_CONFIG</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
    <span class="n">RX_TX_STATUS</span>				<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
    <span class="n">RX_DBGINFO_FEEDBACK</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
    <span class="n">RX_TX_PER_PKT_FEEDBACK</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
    <span class="n">RX_TX_RATE_HISTORY</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
    <span class="n">RX_CMD_ELE_MAX</span>
<span class="p">}</span><span class="n">cmpk_element_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="n">_rt_status</span><span class="p">{</span>
	<span class="n">RT_STATUS_SUCCESS</span><span class="p">,</span>
	<span class="n">RT_STATUS_FAILURE</span><span class="p">,</span>
	<span class="n">RT_STATUS_PENDING</span><span class="p">,</span>
	<span class="n">RT_STATUS_RESOURCE</span>
<span class="p">}</span><span class="n">rt_status</span><span class="p">,</span><span class="o">*</span><span class="n">prt_status</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">rt_status</span> <span class="n">cmpk_message_handle_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span><span class="o">*</span> <span class="n">codevirtualaddress</span><span class="p">,</span> <span class="n">u32</span> <span class="n">packettype</span><span class="p">,</span> <span class="n">u32</span> <span class="n">buffer_len</span><span class="p">);</span>

<span class="k">extern</span>  <span class="n">u32</span> <span class="n">cmpk_message_handle_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ieee80211_rx_stats</span> <span class="o">*</span> <span class="n">pstats</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">rt_status</span> <span class="n">SendTxCommandPacket</span><span class="p">(</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span><span class="o">*</span> <span class="n">pData</span><span class="p">,</span> <span class="n">u32</span> <span class="n">DataLen</span><span class="p">);</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
