<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84884709943</prism:url><dc:identifier>SCOPUS_ID:84884709943</dc:identifier><eid>2-s2.0-84884709943</eid><prism:doi>10.2498/cit.2000.02.01</prism:doi><dc:title>Beyond dataflow</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>3</citedby-count><prism:publicationName>Journal of Computing and Information Technology</prism:publicationName><dc:publisher> University of Zagreb cit@srce.hr </dc:publisher><source-id>21100199727</source-id><prism:issn>18463908 13301136</prism:issn><prism:volume>8</prism:volume><prism:issueIdentifier>2</prism:issueIdentifier><prism:startingPage>89</prism:startingPage><prism:endingPage>101</prism:endingPage><prism:pageRange>89-101</prism:pageRange><prism:coverDate>2000-01-01</prism:coverDate><openaccess>1</openaccess><openaccessFlag>true</openaccessFlag><dc:creator><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"> <ce:para>This paper presents some recent advanced dataflow architectures. While the dataflow concept offers the potential of high performance, the performance of an actual dataflow implementation can be restricted by a limited number of functional units, limited memory bandwidth, and the need to associatively match pending operations with available functional units. Since the early 1970s, there have been significant developments in both fundamental research and practical realizations of dataflow models of computation. In particular, there has been active research and development in multithreaded architectures that evolved from the dataflow model. Also some other techniques for combining control-flow and dataflow emerged, such as coarse-grain dataflow, dataflow with complex machine operations, RISC dataflow, and micro dataflow. These developments have also had certain impact on the conception of highperformance superscalar processors in the "post-RISC" era.</ce:para> </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84884709943" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84884709943&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84884709943&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60029428" href="https://api.elsevier.com/content/affiliation/affiliation_id/60029428"><affilname>Karlsruhe Institute of Technology, Campus South</affilname><affiliation-city>Karlsruhe</affiliation-city><affiliation-country>Germany</affiliation-country></affiliation><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="3" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:degrees>Prof.</ce:degrees><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60029428" href="https://api.elsevier.com/content/affiliation/affiliation_id/60029428"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Coarse-grain dataflow</author-keyword><author-keyword>Computer architecture</author-keyword><author-keyword>Hybrid von neumann/dataflow</author-keyword><author-keyword>Micro dataflow</author-keyword><author-keyword>Risc dataflow</author-keyword><author-keyword>Superscalar microprocessor</author-keyword><author-keyword>Survey</author-keyword><author-keyword>Threaded dataflow</author-keyword></authkeywords><idxterms><mainterm weight="b" candidate="n">Data-flow architectures</mainterm><mainterm weight="b" candidate="n">Dataflow</mainterm><mainterm weight="b" candidate="n">Fundamental research</mainterm><mainterm weight="b" candidate="n">Multithreaded architecture</mainterm><mainterm weight="b" candidate="n">Neumann</mainterm><mainterm weight="b" candidate="n">Research and development</mainterm><mainterm weight="b" candidate="n">Superscalar micro-processors</mainterm><mainterm weight="b" candidate="n">Superscalar Processor</mainterm></idxterms><subject-areas><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-addon-generated-timestamp>2018-02-13T07:20:36.625Z</xocs:funding-addon-generated-timestamp></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered day="26" month="01" timestamp="2018-01-26T10:20:10.000010-05:00" year="2018"/><ait:date-sort day="01" month="01" year="2000"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2018 Elsevier B.V., All rights reserved.</copyright><itemidlist> <ce:doi>10.2498/cit.2000.02.01</ce:doi> <itemid idtype="PUI">620302025</itemid> <itemid idtype="CAR-ID">907365416</itemid> <itemid idtype="CPX">20180404672846</itemid> <itemid idtype="SCOPUS">20180138142</itemid> <itemid idtype="SCP">84884709943</itemid> <itemid idtype="SGR">84884709943</itemid> </itemidlist><history> <date-created day="24" month="01" timestamp="BST 08:20:58" year="2018"/> </history><dbcollection>CPX</dbcollection><dbcollection>SCOPUS</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords> <author-keyword>Coarse-grain dataflow</author-keyword> <author-keyword>Computer architecture</author-keyword> <author-keyword>Hybrid von neumann/dataflow</author-keyword> <author-keyword>Micro dataflow</author-keyword> <author-keyword>Risc dataflow</author-keyword> <author-keyword>Superscalar microprocessor</author-keyword> <author-keyword>Survey</author-keyword> <author-keyword>Threaded dataflow</author-keyword> </author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Beyond dataflow</titletext></citation-title><author-group><author auid="55947972500" seq="1" type="auth"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name> <ce:initials>B.</ce:initials> <ce:indexed-name>Robič B.</ce:indexed-name> <ce:surname>Robič</ce:surname> <ce:given-name>Borut</ce:given-name> </preferred-name></author><affiliation afid="60031106" country="svn" dptid="104580834"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><affiliation-id afid="60031106" dptid="104580834"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6602885301" seq="2" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name> <ce:initials>J.</ce:initials> <ce:indexed-name>Šilc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> <ce:given-name>Jurij</ce:given-name> </preferred-name></author><affiliation afid="60023955" country="svn" dptid="104208728"><organization>Computer Systems Department</organization><organization>Jožef Stefan Institute</organization><city>Ljubljana</city><affiliation-id afid="60023955" dptid="104208728"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6603728018" seq="3" type="auth"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:degrees>Prof.</ce:degrees><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> <ce:given-name>Theo</ce:given-name> </preferred-name></author><affiliation afid="60029428" country="deu" dptid="104488709"><organization>Department of Computer Design and Fault Tolerance</organization><organization>University of Karlsruhe</organization><affiliation-id afid="60029428" dptid="104488709"/><country>Germany</country></affiliation></author-group><abstracts><abstract original="y" xml:lang="eng"> <ce:para>This paper presents some recent advanced dataflow architectures. While the dataflow concept offers the potential of high performance, the performance of an actual dataflow implementation can be restricted by a limited number of functional units, limited memory bandwidth, and the need to associatively match pending operations with available functional units. Since the early 1970s, there have been significant developments in both fundamental research and practical realizations of dataflow models of computation. In particular, there has been active research and development in multithreaded architectures that evolved from the dataflow model. Also some other techniques for combining control-flow and dataflow emerged, such as coarse-grain dataflow, dataflow with complex machine operations, RISC dataflow, and micro dataflow. These developments have also had certain impact on the conception of highperformance superscalar processors in the "post-RISC" era.</ce:para> </abstract></abstracts><source country="hrv" srcid="21100199727" type="j"><sourcetitle>Journal of Computing and Information Technology</sourcetitle><sourcetitle-abbrev>J. Compt. Inf. Technol.</sourcetitle-abbrev><translated-sourcetitle xml:lang="eng">Journal of Computing and Information Technology</translated-sourcetitle><issn type="electronic">18463908</issn><issn type="print">13301136</issn><volisspag> <voliss issue="2" volume="8"/> <pagerange first="89" last="101"/> </volisspag><publicationyear first="2000"/><publicationdate> <year>2000</year> <date-text xfab-added="true">2000</date-text></publicationdate><website> <ce:e-address type="email">http://cit.fer.hr/index.php/CIT/article/download/1416/1120</ce:e-address> </website><publisher> <publishername>University of Zagreb</publishername> <ce:e-address type="email">cit@srce.hr</ce:e-address> </publisher></source><enhancement><classificationgroup><classifications type="CPXCLASS"> <classification> <classification-code>405.3</classification-code> <classification-description>Surveying</classification-description> </classification> </classifications><classifications type="FLXCLASS"> <classification> <classification-code>902</classification-code> <classification-description>FLUIDEX; Related Topics</classification-description> </classification> </classifications><classifications type="ASJC"> <classification>1700</classification> </classifications><classifications type="SUBJABBR"><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="29"> <reference id="1"> <ref-info> <ref-title> <ref-titletext>StarT the next generation: Integrating global caches and dataflow architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0003392013</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.S.</ce:initials> <ce:indexed-name>Ang B.S.</ce:indexed-name> <ce:surname>Ang</ce:surname> </author> <author seq="2"> <ce:initials>D.C.</ce:initials> <ce:indexed-name>Arvind D.C.</ce:indexed-name> <ce:surname>Arvind</ce:surname> </author> </ref-authors> <ref-sourcetitle>Advanced Topics in Dataflow Computing and Multithreading</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="19" last="54"/> </ref-volisspag> <ref-text>G.R. GAO, L. BIC, J.-L. GAUDIOT, Eds, IEEE Computer Society Press, Los Alamitos</ref-text> </ref-info> <ref-fulltext>B.S. ANG, ARVIND, D.CHIOU, StarT the next generation: Integrating global caches and dataflow architecture. In Advanced Topics in Dataflow Computing and Multithreading (G.R. GAO, L. BIC, J.-L. GAUDIOT, Eds). (1995) pp. 19-54. IEEE Computer Society Press, Los Alamitos.</ref-fulltext> </reference> <reference id="2"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0347988761</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>B.S.</ce:initials> <ce:indexed-name>Ang B.S.</ce:indexed-name> <ce:surname>Ang</ce:surname> </author> <author seq="2"> <ce:initials>D.</ce:initials> <ce:indexed-name>Chiou D.</ce:indexed-name> <ce:surname>Chiou</ce:surname> </author> <author seq="3"> <ce:initials>L.</ce:initials> <ce:indexed-name>Rudolph L.</ce:indexed-name> <ce:surname>Rudolph</ce:surname> </author> <author seq="4"> <ce:indexed-name>Arvind</ce:indexed-name> <ce:surname>Arvind</ce:surname> </author> </ref-authors> <ref-sourcetitle>Message passing support on StarT-Voyager</ref-sourcetitle> <ref-publicationyear first="1996"/> <ref-text>Technical Report MIT/CSG Memo 387, Laboratory for Computer Science, MIT, Cambridge</ref-text> </ref-info> <ref-fulltext>B.S. ANG, D. CHIOU, L. RUDOLPH, ARVIND, Message passing support on StarT-Voyager. Technical Report MIT/CSG Memo 387, Laboratory for Computer Science, MIT, Cambridge, 1996.</ref-fulltext> </reference> <reference id="3"> <ref-info> <ref-title> <ref-titletext>Evolution of dataflow computers</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">33750647621</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>L.B.</ce:initials> <ce:indexed-name>Arvind L.B.</ce:indexed-name> <ce:surname>Arvind</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>Advanced Topics in Data-Flow Computing</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="3" last="33"/> </ref-volisspag> <ref-text>J.-L. GAUDIOT, L. BIC, Eds, Prentice Hall, Engelewood Cliffs</ref-text> </ref-info> <ref-fulltext>ARVIND, L.BIC, T.UNGERER, Evolution of dataflow computers. In Advanced Topics in Data-Flow Computing (J.-L. GAUDIOT, L. BIC, Eds.) (1991) pp. 3-33. Prentice Hall, Engelewood Cliffs.</ref-fulltext> </reference> <reference id="4"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">85040730853</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>A.T.</ce:initials> <ce:indexed-name>Arvind A.T.</ce:indexed-name> <ce:surname>Arvind</ce:surname> </author> <author seq="2"> <ce:initials>A.</ce:initials> <ce:indexed-name>Caro A.</ce:indexed-name> <ce:surname>Caro</ce:surname> </author> </ref-authors> <ref-sourcetitle>Computer architecture research and the real world. Technical Report MIT/CSG Memo 397</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-text>Laboratory for Computer Science, MIT, Cambridge 1997</ref-text> </ref-info> <ref-fulltext>ARVIND, A.T. DAHBURA, A. CARO (1997), Computer architecture research and the real world. Technical Report MIT/CSG Memo 397, Laboratory for Computer Science, MIT, Cambridge, 1997.</ref-fulltext> </reference> <reference id="5"> <ref-info> <ref-title> <ref-titletext>Classification and performance evaluation of hybrid dataflowtechniques with respect to matrix multiplication</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">85040721943</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>M.</ce:initials> <ce:indexed-name>Beck M.</ce:indexed-name> <ce:surname>Beck</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> <author seq="3"> <ce:initials>E.</ce:initials> <ce:indexed-name>Zehender E.</ce:indexed-name> <ce:surname>Zehender</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the GI/ITG Workshop PARS</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-volisspag> <pagerange first="118" last="126"/> </ref-volisspag> <ref-text>Dresden, Germany</ref-text> </ref-info> <ref-fulltext>M.BECK, T.UNGERER, E.ZEHENDER, Classification and performance evaluation of hybrid dataflowtechniques with respect to matrix multiplication. Presented at the Proceedings of the GI/ITG Workshop PARS, (1993) pp. 118-126, Dresden, Germany.</ref-fulltext> </reference> <reference id="6"> <ref-info> <ref-title> <ref-titletext>Arctic routing chip</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0008922389</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.A.</ce:initials> <ce:indexed-name>Boughton G.A.</ce:indexed-name> <ce:surname>Boughton</ce:surname> </author> </ref-authors> <ref-sourcetitle>Lect. Notes Comput. Sc.</ref-sourcetitle> <ref-publicationyear first="1994"/> <ref-volisspag> <voliss volume="853"/> <pagerange first="310" last="317"/> </ref-volisspag> </ref-info> <ref-fulltext>G.A. BOUGHTON, Arctic routing chip. Lect. Notes Comput. Sc., 853 (1994),310-317.</ref-fulltext> </reference> <reference id="7"> <ref-info> <ref-title> <ref-titletext>Branch classification: A new mechanism for improving branch predictor performance</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0028767981</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>P.-Y.</ce:initials> <ce:indexed-name>Chang P.-Y.</ce:indexed-name> <ce:surname>Chang</ce:surname> </author> <author seq="2"> <ce:initials>E.</ce:initials> <ce:indexed-name>Hao E.</ce:indexed-name> <ce:surname>Hao</ce:surname> </author> <author seq="3"> <ce:initials>T.-Y.</ce:initials> <ce:indexed-name>Yeh T.-Y.</ce:indexed-name> <ce:surname>Yeh</ce:surname> </author> <author seq="4"> <ce:initials>Y.N.</ce:initials> <ce:indexed-name>Patt Y.N.</ce:indexed-name> <ce:surname>Patt</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 27th International Symposium on Microarchitecture</ref-sourcetitle> <ref-publicationyear first="1994"/> <ref-volisspag> <pagerange first="22" last="31"/> </ref-volisspag> <ref-text>San Jose, CA</ref-text> </ref-info> <ref-fulltext>P.-Y. CHANG, E.HAO, T.-Y.YEH, Y.N. PATT, Branch classification: A new mechanism for improving branch predictor performance. Presented at the Proceedings of the 27th International Symposium on Microarchitecture, (1994) pp. 22-31, San Jose, CA.</ref-fulltext> </reference> <reference id="8"> <ref-info> <ref-title> <ref-titletext>A 0.6 m BiCMOS processor with dynamic execution</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029256210</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.P.</ce:initials> <ce:indexed-name>Colwell R.P.</ce:indexed-name> <ce:surname>Colwell</ce:surname> </author> <author seq="2"> <ce:initials>R.L.</ce:initials> <ce:indexed-name>Steck R.L.</ce:indexed-name> <ce:surname>Steck</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the International Solid State Circuits Conference</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="176" last="177"/> </ref-volisspag> </ref-info> <ref-fulltext>R.P. COLWELL, R.L. STECK, A 0.6 m BiCMOS processor with dynamic execution. Presented at the Proceedings of the International Solid State Circuits Conference, (1995) pp. 176-177.</ref-fulltext> </reference> <reference id="9"> <ref-info> <ref-title> <ref-titletext>Fine-grain parallelism with minimal hardware support: A compilercontrolled threaded abstract machine</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84976794625</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>D.E.</ce:initials> <ce:indexed-name>Culler D.E.</ce:indexed-name> <ce:surname>Culler</ce:surname> </author> <author seq="2"> <ce:initials>A.</ce:initials> <ce:indexed-name>Sah A.</ce:indexed-name> <ce:surname>Sah</ce:surname> </author> <author seq="3"> <ce:initials>K.E.</ce:initials> <ce:indexed-name>Schauser K.E.</ce:indexed-name> <ce:surname>Schauser</ce:surname> </author> <author seq="4"> <ce:initials>T.</ce:initials> <ce:indexed-name>Von Eicken T.</ce:indexed-name> <ce:surname>Von Eicken</ce:surname> </author> <author seq="5"> <ce:initials>J.</ce:initials> <ce:indexed-name>Wawrzynek J.</ce:indexed-name> <ce:surname>Wawrzynek</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="164" last="175"/> </ref-volisspag> <ref-text>Santa Clara, CA</ref-text> </ref-info> <ref-fulltext>D.E. CULLER, A. SAH, K.E. SCHAUSER, T. VON EICKEN, J. WAWRZYNEK, Fine-grain parallelism with minimal hardware support: A compilercontrolled threaded abstract machine. Presented at the Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, (1991) pp. 164-175, Santa Clara, CA.</ref-fulltext> </reference> <reference id="10"> <ref-info> <ref-title> <ref-titletext>The USC decoupled multilevel data-flow execution model</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0342891455</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>P.</ce:initials> <ce:indexed-name>Evripidou P.</ce:indexed-name> <ce:surname>Evripidou</ce:surname> </author> <author seq="2"> <ce:initials>J.-L.</ce:initials> <ce:indexed-name>Gaudiot J.-L.</ce:indexed-name> <ce:surname>Gaudiot</ce:surname> </author> </ref-authors> <ref-sourcetitle>Advanced Topics in Data-Flow Computing</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="347" last="379"/> </ref-volisspag> <ref-text>J.-L. GAUDIOT, L. BIC, Eds.), Prentice Hall, Englewood Cliffs</ref-text> </ref-info> <ref-fulltext>P. EVRIPIDOU, J.-L. GAUDIOT, The USC decoupled multilevel data-flow execution model. In Advanced Topics in Data-Flow Computing (J.-L. GAUDIOT, L. BIC, Eds.) (1991) pp. 347-379. Prentice Hall, Englewood Cliffs.</ref-fulltext> </reference> <reference id="11"> <ref-info> <ref-title> <ref-titletext>The Stollman dataflow machine</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">85029770280</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>E.</ce:initials> <ce:indexed-name>Gluck-Hiltrop E.</ce:indexed-name> <ce:surname>Glück-Hiltrop</ce:surname> </author> <author seq="2"> <ce:initials>M.</ce:initials> <ce:indexed-name>Ramlow M.</ce:indexed-name> <ce:surname>Ramlow</ce:surname> </author> <author seq="3"> <ce:initials>U.</ce:initials> <ce:indexed-name>Schurfeld U.</ce:indexed-name> <ce:surname>Schürfeld</ce:surname> </author> </ref-authors> <ref-sourcetitle>Lect. Notes Comput. Sc.</ref-sourcetitle> <ref-publicationyear first="1989"/> <ref-volisspag> <voliss volume="365"/> <pagerange first="433" last="457"/> </ref-volisspag> </ref-info> <ref-fulltext>E. GLÜCK-HILTROP, M. RAMLOW, U. SCHÜRFELD, The Stollman dataflow machine. Lect. Notes Comput. Sc., 365 (1989),433-457.</ref-fulltext> </reference> <reference id="12"> <ref-info> <ref-title> <ref-titletext>The Epsilon-2 multiprocessor system</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">38249017241</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>V.G.</ce:initials> <ce:indexed-name>Grafe V.G.</ce:indexed-name> <ce:surname>Grafe</ce:surname> </author> <author seq="2"> <ce:initials>J.E.</ce:initials> <ce:indexed-name>Hoch J.E.</ce:indexed-name> <ce:surname>Hoch</ce:surname> </author> </ref-authors> <ref-sourcetitle>J. Parall. Distr. Comput.</ref-sourcetitle> <ref-publicationyear first="1990"/> <ref-volisspag> <voliss volume="10"/> <pagerange first="309" last="318"/> </ref-volisspag> </ref-info> <ref-fulltext>V.G. GRAFE, J.E. HOCH, The Epsilon-2 multiprocessor system. J. Parall. Distr. Comput., 10 (1990),309-318.</ref-fulltext> </reference> <reference id="13"> <ref-info> <ref-title> <ref-titletext>Building multithreaded architectures with off-theshelf microprocessor</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0028137985</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>H.H.J.</ce:initials> <ce:indexed-name>Hum H.H.J.</ce:indexed-name> <ce:surname>Hum</ce:surname> </author> <author seq="2"> <ce:initials>K.B.</ce:initials> <ce:indexed-name>Theobald K.B.</ce:indexed-name> <ce:surname>Theobald</ce:surname> </author> <author seq="3"> <ce:initials>G.R.</ce:initials> <ce:indexed-name>Gao G.R.</ce:indexed-name> <ce:surname>Gao</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 8th International Parallel Processing Symposium</ref-sourcetitle> <ref-publicationyear first="1994"/> <ref-volisspag> <pagerange first="288" last="294"/> </ref-volisspag> <ref-text>Cancún, Mexico 1994</ref-text> </ref-info> <ref-fulltext>H.H.J. HUM, K.B. THEOBALD, G.R. GAO (1994), Building multithreaded architectures with off-theshelf microprocessor. Presented at the Proceedings of the 8th International Parallel Processing Symposium, (1994) pp. 288-294, Cancún, Mexico.</ref-fulltext> </reference> <reference id="14"> <ref-info> <ref-title> <ref-titletext>The EM-X parallel computer: Architecture and basic performance</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029190382</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Kodama Y.</ce:indexed-name> <ce:surname>Kodama</ce:surname> </author> <author seq="2"> <ce:initials>H.</ce:initials> <ce:indexed-name>Sakane H.</ce:indexed-name> <ce:surname>Sakane</ce:surname> </author> <author seq="3"> <ce:initials>M.</ce:initials> <ce:indexed-name>Sato M.</ce:indexed-name> <ce:surname>Sato</ce:surname> </author> <author seq="4"> <ce:initials>H.</ce:initials> <ce:indexed-name>Yamana H.</ce:indexed-name> <ce:surname>Yamana</ce:surname> </author> <author seq="5"> <ce:initials>S.</ce:initials> <ce:indexed-name>Sakai S.</ce:indexed-name> <ce:surname>Sakai</ce:surname> </author> <author seq="6"> <ce:initials>Y.Y.</ce:initials> <ce:indexed-name>Yamaguchi Y.Y.</ce:indexed-name> <ce:surname>Yamaguchi</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 22nd Annual International Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="14" last="23"/> </ref-volisspag> <ref-text>Santa Margherita Ligure, Italy</ref-text> </ref-info> <ref-fulltext>Y. KODAMA, H. SAKANE, M. SATO, H. YAMANA, S. SAKAI, Y. YAMAGUCHI Y, The EM-X parallel computer: Architecture and basic performance. Presented at the Proceedings of the 22nd Annual International Symposium on Computer Architecture, (1995) pp. 14-23, Santa Margherita Ligure, Italy.</ref-fulltext> </reference> <reference id="15"> <ref-info> <ref-title> <ref-titletext>Costs and benefits of multithreading with off-the-shelf processors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84956624959</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>O.C.</ce:initials> <ce:indexed-name>Maquelin O.C.</ce:indexed-name> <ce:surname>Maquelin</ce:surname> </author> <author seq="2"> <ce:initials>H.H.J.</ce:initials> <ce:indexed-name>Hum H.H.J.</ce:indexed-name> <ce:surname>Hum</ce:surname> </author> <author seq="3"> <ce:initials>G.R.</ce:initials> <ce:indexed-name>Gao G.R.</ce:indexed-name> <ce:surname>Gao</ce:surname> </author> </ref-authors> <ref-sourcetitle>Lect. Notes Comput. Sc.</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <voliss volume="966"/> <pagerange first="117" last="128"/> </ref-volisspag> </ref-info> <ref-fulltext>O.C.MAQUELIN, H.H.J. HUM, G.R. GAO, Costs and benefits of multithreading with off-the-shelf processors. Lect. Notes Comput. Sc., 966 (1995),117-128.</ref-fulltext> </reference> <reference id="16"> <ref-info> <ref-title> <ref-titletext>Pipeline design and enhancement for fast network message handling in RWC-1 multiprocessor</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">85040734654</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>H.</ce:initials> <ce:indexed-name>Matsuoka H.</ce:indexed-name> <ce:surname>Matsuoka</ce:surname> </author> <author seq="2"> <ce:initials>K.</ce:initials> <ce:indexed-name>Okamoto K.</ce:indexed-name> <ce:surname>Okamoto</ce:surname> </author> <author seq="3"> <ce:initials>H.</ce:initials> <ce:indexed-name>Hirono H.</ce:indexed-name> <ce:surname>Hirono</ce:surname> </author> <author seq="4"> <ce:initials>M.</ce:initials> <ce:indexed-name>Sato M.</ce:indexed-name> <ce:surname>Sato</ce:surname> </author> <author seq="5"> <ce:initials>T.</ce:initials> <ce:indexed-name>Yokota T.</ce:indexed-name> <ce:surname>Yokota</ce:surname> </author> <author seq="6"> <ce:initials>S.</ce:initials> <ce:indexed-name>Sakai S.</ce:indexed-name> <ce:surname>Sakai</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-text>Las Vegas, NE</ref-text> </ref-info> <ref-fulltext>H.MATSUOKA, K.OKAMOTO, H. HIRONO, M. SATO, T. YOKOTA, S. SAKAI, Pipeline design and enhancement for fast network message handling in RWC-1 multiprocessor. Presented at the Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation, (1998), Las Vegas, NE.</ref-fulltext> </reference> <reference id="17"> <ref-info> <ref-title> <ref-titletext>Can dataflow subsume von Neumann computing?</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0024667829</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.S.</ce:initials> <ce:indexed-name>Nikhil R.S.</ce:indexed-name> <ce:surname>Nikhil</ce:surname> </author> <author seq="2"> <ce:indexed-name>Arvind</ce:indexed-name> <ce:surname>Arvind</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 16th Annual Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1989"/> <ref-volisspag> <pagerange first="262" last="272"/> </ref-volisspag> <ref-text>Jerusalem, Israel</ref-text> </ref-info> <ref-fulltext>R.S. NIKHIL, ARVIND, Can dataflow subsume von Neumann computing? Presented at the Proceedings of the 16th Annual Symposium on Computer Architecture, (1989) pp. 262-272, Jerusalem, Israel.</ref-fulltext> </reference> <reference id="18"> <ref-info> <ref-title> <ref-titletext>A multithreaded massively parallel architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0026868775</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>R.S.</ce:initials> <ce:indexed-name>Nikhil R.S.</ce:indexed-name> <ce:surname>Nikhil</ce:surname> </author> <author seq="2"> <ce:initials>G.M.</ce:initials> <ce:indexed-name>Papadopoulos G.M.</ce:indexed-name> <ce:surname>Papadopoulos</ce:surname> </author> <author seq="3"> <ce:initials>Z.</ce:initials> <ce:indexed-name>Arvind Z.</ce:indexed-name> <ce:surname>Arvind</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 19th Annual Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1992"/> <ref-volisspag> <pagerange first="156" last="167"/> </ref-volisspag> <ref-text>Golden Coast, Australia</ref-text> </ref-info> <ref-fulltext>R.S. NIKHIL, G.M. PAPADOPOULOS, ARVIND, *T: A multithreaded massively parallel architecture. Presented at the Proceedings of the 19th Annual Symposium on Computer Architecture, (1992) pp. 156-167, Golden Coast, Australia.</ref-fulltext> </reference> <reference id="19"> <ref-info> <ref-title> <ref-titletext>Complexity-effective superscalar processors</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0030676681</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>Palacharla S.</ce:indexed-name> <ce:surname>Palacharla</ce:surname> </author> <author seq="2"> <ce:initials>N.P.</ce:initials> <ce:indexed-name>Jouppi N.P.</ce:indexed-name> <ce:surname>Jouppi</ce:surname> </author> <author seq="3"> <ce:initials>J.E.</ce:initials> <ce:indexed-name>Smith J.E.</ce:indexed-name> <ce:surname>Smith</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 24th Annual International Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1997"/> <ref-volisspag> <pagerange first="206" last="218"/> </ref-volisspag> <ref-text>Denver, CO</ref-text> </ref-info> <ref-fulltext>S. PALACHARLA, N.P. JOUPPI, J.E. SMITH, Complexity-effective superscalar processors. Presented at the Proceedings of the 24th Annual International Symposium on Computer Architecture, (1997) pp. 206-218, Denver, CO.</ref-fulltext> </reference> <reference id="20"> <ref-info> <ref-title> <ref-titletext>Monsoon: An explicit token-store architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0025431466</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.M.</ce:initials> <ce:indexed-name>Papadopoulos G.M.</ce:indexed-name> <ce:surname>Papadopoulos</ce:surname> </author> <author seq="2"> <ce:initials>D.E.</ce:initials> <ce:indexed-name>Culler D.E.</ce:indexed-name> <ce:surname>Culler</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 17th Annual Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1990"/> <ref-volisspag> <pagerange first="82" last="91"/> </ref-volisspag> <ref-text>Seattle, WA</ref-text> </ref-info> <ref-fulltext>G.M. PAPADOPOULOS, D.E. CULLER, Monsoon: An explicit token-store architecture. Presented at the Proceedings of the 17th Annual Symposium on Computer Architecture, (1990) pp. 82-91, Seattle, WA.</ref-fulltext> </reference> <reference id="21"> <ref-info> <ref-title> <ref-titletext>Multithreading: A revisionist view of dataflow architectures</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0026152116</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>G.M.</ce:initials> <ce:indexed-name>Papadopoulos G.M.</ce:indexed-name> <ce:surname>Papadopoulos</ce:surname> </author> <author seq="2"> <ce:initials>K.R.</ce:initials> <ce:indexed-name>Traub K.R.</ce:indexed-name> <ce:surname>Traub</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 18th Annual Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1991"/> <ref-volisspag> <pagerange first="342" last="351"/> </ref-volisspag> <ref-text>Toronto, Canada</ref-text> </ref-info> <ref-fulltext>G.M. PAPADOPOULOS, K.R. TRAUB, Multithreading: A revisionist view of dataflow architectures. Presented at the Proceedings of the 18th Annual Symposium on Computer Architecture, (1991) pp. 342-351, Toronto, Canada.</ref-fulltext> </reference> <reference id="22"> <ref-info> <ref-title> <ref-titletext>Design of storage hierarchy in multithreaded architectures</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0029511260</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>L.</ce:initials> <ce:indexed-name>Roh L.</ce:indexed-name> <ce:surname>Roh</ce:surname> </author> <author seq="2"> <ce:initials>W.A.</ce:initials> <ce:indexed-name>Najjar W.A.</ce:indexed-name> <ce:surname>Najjar</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 28th International Symposium on Microarchitecture</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="271" last="278"/> </ref-volisspag> <ref-text>Ann Arbo, MI</ref-text> </ref-info> <ref-fulltext>L. ROH, W.A. NAJJAR, Design of storage hierarchy in multithreaded architectures. Presented at the Proceedings of the 28th International Symposium on Microarchitecture, (1995) pp. 271-278, Ann Arbo, MI.</ref-fulltext> </reference> <reference id="23"> <ref-info> <ref-title> <ref-titletext>Synchronization and pipeline design for a multithreaded massively parallel computer</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">85040726381</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>Sakai S.</ce:indexed-name> <ce:surname>Sakai</ce:surname> </author> </ref-authors> <ref-sourcetitle>Advanced Topics in Dataflow Computing and Multithreading</ref-sourcetitle> <ref-publicationyear first="1995"/> <ref-volisspag> <pagerange first="55" last="74"/> </ref-volisspag> <ref-text>G.R.GAO, L.BIC, J.-L.GAUDIOT, Eds, IEEE Computer Society Press, Los Alamitos</ref-text> </ref-info> <ref-fulltext>S. SAKAI, Synchronization and pipeline design for a multithreaded massively parallel computer. In Advanced Topics in Dataflow Computing and Multithreading (G.R.GAO, L.BIC, J.-L.GAUDIOT, Eds).(1995) pp. 55-74. IEEE Computer Society Press, Los Alamitos.</ref-fulltext> </reference> <reference id="24"> <ref-info> <ref-title> <ref-titletext>Basic features of a massively parallel computer RWC-1</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84958771852</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>Sakai S.</ce:indexed-name> <ce:surname>Sakai</ce:surname> </author> <author seq="2"> <ce:initials>K.</ce:initials> <ce:indexed-name>Okamoto K.</ce:indexed-name> <ce:surname>Okamoto</ce:surname> </author> <author seq="3"> <ce:initials>K.</ce:initials> <ce:indexed-name>Matsuoka K.</ce:indexed-name> <ce:surname>Matsuoka</ce:surname> </author> <author seq="4"> <ce:initials>H.</ce:initials> <ce:indexed-name>Hirono H.</ce:indexed-name> <ce:surname>Hirono</ce:surname> </author> <author seq="5"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Kodama Y.</ce:indexed-name> <ce:surname>Kodama</ce:surname> </author> <author seq="6"> <ce:initials>M.</ce:initials> <ce:indexed-name>Sato M.</ce:indexed-name> <ce:surname>Sato</ce:surname> </author> <author seq="7"> <ce:initials>T.</ce:initials> <ce:indexed-name>Yokota T.</ce:indexed-name> <ce:surname>Yokota</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 1993 Joint Symposium on Parallel Processing</ref-sourcetitle> <ref-publicationyear first="1993"/> <ref-text>Tokyo, Japan</ref-text> </ref-info> <ref-fulltext>S. SAKAI, K. OKAMOTO, K.MATSUOKA, H.HIRONO, Y. KODAMA, M. SATO, T. YOKOTA, Basic features of a massively parallel computer RWC-1. Presented at the Proceedings of the 1993 Joint Symposium on Parallel Processing, (1993), Tokyo, Japan.</ref-fulltext> </reference> <reference id="25"> <ref-info> <ref-title> <ref-titletext>An architecture of a dataflow single chip processor</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0024666730</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>S.</ce:initials> <ce:indexed-name>Sakai S.</ce:indexed-name> <ce:surname>Sakai</ce:surname> </author> <author seq="2"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Yamaguchi Y.</ce:indexed-name> <ce:surname>Yamaguchi</ce:surname> </author> <author seq="3"> <ce:initials>K.</ce:initials> <ce:indexed-name>Hiraki K.</ce:indexed-name> <ce:surname>Hiraki</ce:surname> </author> <author seq="4"> <ce:initials>Y.</ce:initials> <ce:indexed-name>Kodama Y.</ce:indexed-name> <ce:surname>Kodama</ce:surname> </author> <author seq="5"> <ce:initials>T.</ce:initials> <ce:indexed-name>Yuba T.</ce:indexed-name> <ce:surname>Yuba</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 16th Annual Symposium on Computer Architecture</ref-sourcetitle> <ref-publicationyear first="1989"/> <ref-volisspag> <pagerange first="46" last="53"/> </ref-volisspag> <ref-text>Jerusalem, Israel</ref-text> </ref-info> <ref-fulltext>S. SAKAI, Y. YAMAGUCHI, K. HIRAKI, Y. KODAMA, T. YUBA, An architecture of a dataflow single chip processor. Presented at the Proceedings of the 16th Annual Symposium on Computer Architecture, (1989) pp. 46-53, Jerusalem, Israel.</ref-fulltext> </reference> <reference id="26"> <ref-info> <ref-title> <ref-titletext>Asynchrony in parallel computing: From dataflow to multithreading</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0039285280</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.</ce:initials> <ce:indexed-name>Silc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> </author> <author seq="2"> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> </author> <author seq="3"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>Parall. Distr. Comput. Practices</ref-sourcetitle> <ref-publicationyear first="1998"/> <ref-volisspag> <voliss volume="1"/> <pagerange first="57" last="83"/> </ref-volisspag> </ref-info> <ref-fulltext>J. ŠILC, B. ROBIČ, T.UNGERER, Asynchrony in parallel computing: From dataflow to multithreading. Parall. Distr. Comput. Practices, 1 (1998),57-83.</ref-fulltext> </reference> <reference id="27"> <ref-info> <refd-itemidlist> <itemid idtype="SGR">0004204741</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.</ce:initials> <ce:indexed-name>Silc J.</ce:indexed-name> <ce:surname>Šilc</ce:surname> </author> <author seq="2"> <ce:initials>B.</ce:initials> <ce:indexed-name>Robic B.</ce:indexed-name> <ce:surname>Robič</ce:surname> </author> <author seq="3"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>Processor Architecture - From Dataflow to Superscalar and Beyond</ref-sourcetitle> <ref-publicationyear first="1999"/> <ref-text>Springer-Verlag, Heidelberg, Berlin, New York</ref-text> </ref-info> <ref-fulltext>J. ŠILC, B.ROBIČ, T.UNGERER, Processor Architecture - From Dataflow to Superscalar and Beyond. Springer-Verlag, Heidelberg, Berlin, New York 1999.</ref-fulltext> </reference> <reference id="28"> <ref-info> <ref-title> <ref-titletext>Adarc: A fine grain dataflow architecture with associative communication network</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">84889006939</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>J.</ce:initials> <ce:indexed-name>Strohschneider J.</ce:indexed-name> <ce:surname>Strohschneider</ce:surname> </author> <author seq="2"> <ce:initials>B.</ce:initials> <ce:indexed-name>Klauer B.</ce:indexed-name> <ce:surname>Klauer</ce:surname> </author> <author seq="3"> <ce:initials>S.</ce:initials> <ce:indexed-name>Zickenheimer S.</ce:indexed-name> <ce:surname>Zickenheimer</ce:surname> </author> <author seq="4"> <ce:initials>K.</ce:initials> <ce:indexed-name>Waldschmidt K.</ce:indexed-name> <ce:surname>Waldschmidt</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 20th Euromicro Conference: System Architecture and Integration</ref-sourcetitle> <ref-publicationyear first="1994"/> <ref-volisspag> <pagerange first="445" last="450"/> </ref-volisspag> <ref-text>Liverpool, England</ref-text> </ref-info> <ref-fulltext>J. STROHSCHNEIDER, B.KLAUER, S.ZICKENHEIMER, K.WALDSCHMIDT, Adarc: A fine grain dataflow architecture with associative communication network. Presented at the Proceedings of the 20th Euromicro Conference: System Architecture and Integration, (1994) pp. 445-450, Liverpool, England.</ref-fulltext> </reference> <reference id="29"> <ref-info> <ref-title> <ref-titletext>The ASTOR architecture</ref-titletext> </ref-title> <refd-itemidlist> <itemid idtype="SGR">0023565755</itemid> </refd-itemidlist> <ref-authors> <author seq="1"> <ce:initials>E.</ce:initials> <ce:indexed-name>Zehendner E.</ce:indexed-name> <ce:surname>Zehendner</ce:surname> </author> <author seq="2"> <ce:initials>T.</ce:initials> <ce:indexed-name>Ungerer T.</ce:indexed-name> <ce:surname>Ungerer</ce:surname> </author> </ref-authors> <ref-sourcetitle>Presented at the Proceedings of the 7th International Conference on Distributed Computing Systems</ref-sourcetitle> <ref-publicationyear first="1987"/> <ref-volisspag> <pagerange first="424" last="430"/> </ref-volisspag> <ref-text>Berlin, Germany</ref-text> </ref-info> <ref-fulltext>E. ZEHENDNER, T. UNGERER, The ASTOR architecture. Presented at the Proceedings of the 7th International Conference on Distributed Computing Systems, (1987) pp. 424-430, Berlin, Germany.</ref-fulltext> </reference> </bibliography></tail></bibrecord></item></abstracts-retrieval-response>