// Seed: 425400104
module module_0 (
    output wand id_0,
    input  wire id_1,
    input  wand id_2
);
  assign id_0 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    output logic id_3,
    input  tri   id_4
);
  always @(*) begin
    $display(id_2 && 1 - 1 && 1 && 1 && id_4, 1'b0);
    id_1 = 1'h0;
    if (id_0) id_3 <= "";
    assert (1);
    `define pp_6 0
    `pp_6 <= `pp_6 && ~id_0;
    id_3  <= 1;
    `pp_6 <= 1'b0;
  end
  assign id_1 = 1;
  not (id_3, id_0);
  module_0(
      id_1, id_2, id_4
  );
  wire id_7, id_8;
endmodule
