.TH "CMSIS_CORE" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_CORE \- Status and Control Registers
.PP
 \- Core Register type definitions\&.  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBNested Vectored Interrupt Controller (NVIC)\fP"
.br
.RI "Type definitions for the NVIC Registers\&. "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "union \fBAPSR_Type\fP"
.br
.RI "Union type to access the Application Program Status Register (APSR)\&. "
.ti -1c
.RI "union \fBIPSR_Type\fP"
.br
.RI "Union type to access the Interrupt Program Status Register (IPSR)\&. "
.ti -1c
.RI "union \fBxPSR_Type\fP"
.br
.RI "Union type to access the Special-Purpose Program Status Registers (xPSR)\&. "
.ti -1c
.RI "union \fBCONTROL_Type\fP"
.br
.RI "Union type to access the Control Registers (CONTROL)\&. "
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_IC_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_IC_Msk\fP   (1UL << \fBSCB_CLIDR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_DC_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_DC_Msk\fP   (1UL << \fBSCB_CLIDR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_LEVEL_Msk\fP   (7UL << \fBSCB_DCISW_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0xFFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_LEVEL_Msk\fP   (7UL << \fBSCB_DCCSW_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0xFFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_LEVEL_Msk\fP   (7UL << \fBSCB_DCCISW_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0xFFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCCLEAN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCCLEAN_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ICACTIVE_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ICACTIVE_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCACTIVE_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCACTIVE_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Msk\fP   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISFOLD_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISFOLD_Msk\fP   (1UL << \fBSCnSCB_ACTLR_DISFOLD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISDEFWBUF_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISDEFWBUF_Msk\fP   (1UL << \fBSCnSCB_ACTLR_DISDEFWBUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Msk\fP   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Msk\fP   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Msk\fP   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Msk\fP   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Msk\fP   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Msk\fP   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Msk\fP   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Msk\fP   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Msk\fP   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Msk\fP   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBEMSS_BASE\fP   (0xE001E000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBEMSS\fP   ((\fBEMSS_Type\fP      *)     \fBEMSS_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBAPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBAPSR_N_Msk\fP   (1UL << \fBAPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBAPSR_Z_Msk\fP   (1UL << \fBAPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBAPSR_C_Msk\fP   (1UL << \fBAPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBAPSR_V_Msk\fP   (1UL << \fBAPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBAPSR_Q_Msk\fP   (1UL << \fBAPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBAPSR_GE_Msk\fP   (0xFUL << \fBAPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBIPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBxPSR_N_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBxPSR_N_Msk\fP   (1UL << \fBxPSR_N_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBxPSR_Z_Msk\fP   (1UL << \fBxPSR_Z_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_C_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBxPSR_C_Msk\fP   (1UL << \fBxPSR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_V_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBxPSR_V_Msk\fP   (1UL << \fBxPSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBxPSR_Q_Msk\fP   (1UL << \fBxPSR_Q_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_IT_Msk\fP   (3UL << \fBxPSR_IT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_T_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBxPSR_T_Msk\fP   (1UL << \fBxPSR_T_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBxPSR_GE_Msk\fP   (0xFUL << \fBxPSR_GE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBxPSR_ISR_Msk\fP   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCONTROL_SFPA_Msk\fP   (1UL << \fBCONTROL_SFPA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCONTROL_FPCA_Msk\fP   (1UL << \fBCONTROL_FPCA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCONTROL_SPSEL_Msk\fP   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCONTROL_nPRIV_Msk\fP   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x3UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Msk\fP   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Msk\fP   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Msk\fP   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Msk\fP   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x3UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Msk\fP   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Msk\fP   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Msk\fP   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Msk\fP   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD0_ATB_IF1_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF1_bytecount_Msk\fP   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data2_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data1_Msk\fP   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITFTTD1_ATB_IF2_data0_Msk\fP   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID2S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_AFVALID1S_Msk\fP   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1S_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Msk\fP   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Msk\fP   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Msk\fP   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Msk\fP   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Msk\fP   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Msk\fP   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Msk\fP   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Msk\fP   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_rounding_modes_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Short_vectors_Msk\fP   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Square_root_Msk\fP   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Divide_Msk\fP   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FP_excep_trapping_Msk\fP   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Double_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_Single_precision_Msk\fP   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_A_SIMD_registers_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_fused_MAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP_HPFP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_D_NaN_mode_Msk\fP   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FtZ_mode_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_STIM_DISABLED_Msk\fP   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_STIM_FIFOREADY_Msk\fP   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TRACEBUSID_Msk\fP   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPRESCALE_Msk\fP   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBITM_TCR_STALLENA_Msk\fP   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCDISS_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ID_Msk\fP   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_ACTION_Msk\fP   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCH_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_FOnMan_Msk\fP   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_FIFOSZ_Msk\fP   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_RALIASES\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_BASE_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_SH_Msk\fP   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_AP_Msk\fP   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_XN_Msk\fP   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_LIMIT_Msk\fP   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_AttrIndx_Msk\fP   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_EN_Msk\fP   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr3_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr2_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr1_Msk\fP   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR0_Attr0_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr7_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr6_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr5_Msk\fP   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_MAIR1_Attr4_Msk\fP   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_ASPEN_Msk\fP   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPEN_Msk\fP   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPENS_Msk\fP   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRET_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_CLRONRETS_Msk\fP   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_TS_Msk\fP   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_UFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SPLIMVIOL_Msk\fP   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MONRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_SFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_BFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_MMRDY_Msk\fP   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_HFRDY_Msk\fP   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_THREAD_Msk\fP   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_S_Msk\fP   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_USER_Msk\fP   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_FPCCR_LSPACT_Msk\fP   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBFPU_FPCAR_ADDRESS_Msk\fP   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_AHP_Msk\fP   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_DN_Msk\fP   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_RMode_Msk\fP   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR2_FPMisc_Msk\fP   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLAR_KEY_Msk\fP   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_nTT_Msk\fP   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLK_Msk\fP   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DLSR_SLI_Msk\fP   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSID_Msk\fP   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHITECT_Msk\fP   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_PRESENT_Msk\fP   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_REVISION_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHVER_Msk\fP   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVARCH_ARCHPART_Msk\fP   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_SUB_Msk\fP   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDIB_DDEVTYPE_MAJOR_Msk\fP   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBDCB_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBDIB_BASE\fP   (0xE000EFB0UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDCB\fP   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBDIB\fP   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBFPU_BASE\fP   (\fBSCS_BASE\fP +  0x0F30UL)"
.br
.ti -1c
.RI "#define \fBFPU\fP   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBFNC_RETURN\fP   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_PREFIX\fP   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_S\fP   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_DCRS\fP   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_FTYPE\fP   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_MODE\fP   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_SPSEL\fP   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_ES\fP   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"
.br
.ti -1c
.RI "#define \fBEXC_INTEGRITY_SIGNATURE\fP   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x3FFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_COUNTFLAG_Msk\fP   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_CLKSOURCE_Msk\fP   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_TICKINT_Msk\fP   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_LOAD_RELOAD_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_VAL_CURRENT_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_NOREF_Msk\fP   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_SKEW_Msk\fP   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSysTick_CALIB_TENMS_Msk\fP   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TPR_PRIVMASK_Msk\fP   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBITM_TCR_BUSY_Msk\fP   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBITM_TCR_GTSFREQ_Msk\fP   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SWOENA_Msk\fP   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBITM_TCR_DWTENA_Msk\fP   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_TCR_SYNCENA_Msk\fP   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSENA_Msk\fP   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_TCR_ITMENA_Msk\fP   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBITM_LSR_ByteAcc_Msk\fP   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Access_Msk\fP   (1UL << \fBITM_LSR_Access_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBITM_LSR_Present_Msk\fP   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NUMCOMP_Msk\fP   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOTRCPKT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOEXTTRIG_Msk\fP   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOCYCCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_NOPRFCNT_Msk\fP   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_FOLDEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_LSUEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SLEEPEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CPIEVTENA_Msk\fP   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_EXCTRCENA_Msk\fP   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_PCSAMPLENA_Msk\fP   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_SYNCTAP_Msk\fP   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCTAP_Msk\fP   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTINIT_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_POSTPRESET_Msk\fP   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CTRL_CYCCNTENA_Msk\fP   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_CPICNT_CPICNT_Msk\fP   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_EXCCNT_EXCCNT_Msk\fP   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_SLEEPCNT_SLEEPCNT_Msk\fP   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_LSUCNT_LSUCNT_Msk\fP   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FOLDCNT_FOLDCNT_Msk\fP   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_MATCHED_Msk\fP   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVSIZE_Msk\fP   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_PRESCALER_Msk\fP   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_SPPR_TXMODE_Msk\fP   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtNonStop_Msk\fP   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_TCPresent_Msk\fP   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FtStopped_Msk\fP   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFSR_FlInProg_Msk\fP   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_TrigIn_Msk\fP   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFCont_Msk\fP   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_TRIGGER_TRIGGER_Msk\fP   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITCTRL_Mode_Msk\fP   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NRZVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MANCVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_PTINVALID_Msk\fP   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_NrTraceInput_Msk\fP   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_SubType_Msk\fP   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_DEVTYPE_MajorType_Msk\fP   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_IREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_DREGION_Msk\fP   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_TYPE_SEPARATE_Msk\fP   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_PRIVDEFENA_Msk\fP   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_HFNMIENA_Msk\fP   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_CTRL_ENABLE_Msk\fP   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RNR_REGION_Msk\fP   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  value)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  value)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fBSCS_BASE\fP   (0xE000E000UL)"
.br
.ti -1c
.RI "#define \fBITM_BASE\fP   (0xE0000000UL)"
.br
.ti -1c
.RI "#define \fBDWT_BASE\fP   (0xE0001000UL)"
.br
.ti -1c
.RI "#define \fBTPI_BASE\fP   (0xE0040000UL)"
.br
.ti -1c
.RI "#define \fBSysTick_BASE\fP   (\fBSCS_BASE\fP +  0x0010UL)"
.br
.ti -1c
.RI "#define \fBNVIC_BASE\fP   (\fBSCS_BASE\fP +  0x0100UL)"
.br
.ti -1c
.RI "#define \fBSCB_BASE\fP   (\fBSCS_BASE\fP +  0x0D00UL)"
.br
.ti -1c
.RI "#define \fBSCnSCB\fP   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSCB\fP   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBSysTick\fP   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
.br
.ti -1c
.RI "#define \fBNVIC\fP   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
.br
.ti -1c
.RI "#define \fBITM\fP   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBDWT\fP   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBTPI\fP   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBMPU_BASE\fP   (\fBSCS_BASE\fP +  0x0D90UL)"
.br
.ti -1c
.RI "#define \fBMPU\fP   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriorityGrouping\fP   __NVIC_SetPriorityGrouping"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriorityGrouping\fP   \fB__NVIC_GetPriorityGrouping\fP"
.br
.ti -1c
.RI "#define \fBNVIC_EnableIRQ\fP   \fB__NVIC_EnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetEnableIRQ\fP   \fB__NVIC_GetEnableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_DisableIRQ\fP   \fB__NVIC_DisableIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPendingIRQ\fP   \fB__NVIC_GetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPendingIRQ\fP   \fB__NVIC_SetPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_ClearPendingIRQ\fP   \fB__NVIC_ClearPendingIRQ\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetActive\fP   \fB__NVIC_GetActive\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetPriority\fP   \fB__NVIC_SetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetPriority\fP   \fB__NVIC_GetPriority\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SystemReset\fP   \fB__NVIC_SystemReset\fP"
.br
.ti -1c
.RI "#define \fBNVIC_SetVector\fP   \fB__NVIC_SetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_GetVector\fP   \fB__NVIC_GetVector\fP"
.br
.ti -1c
.RI "#define \fBNVIC_USER_IRQ_OFFSET\fP   16"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Msk\fP   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Msk\fP   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Msk\fP   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Msk\fP   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Msk\fP   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Msk\fP   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_2_Msk\fP   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBxPSR_ICI_IT_1_Msk\fP   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Msk\fP   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Msk\fP   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Msk\fP   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Msk\fP   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Msk\fP   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISFOLD_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISFOLD_Msk\fP   (1UL << \fBSCnSCB_ACTLR_DISFOLD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISDEFWBUF_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISDEFWBUF_Msk\fP   (1UL << \fBSCnSCB_ACTLR_DISDEFWBUF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Msk\fP   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Msk\fP   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Msk\fP   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Msk\fP   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Msk\fP   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Msk\fP   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISFOLD_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISFOLD_Msk\fP   (1UL << \fBSCnSCB_ACTLR_DISFOLD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Msk\fP   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TraceBusID_Msk\fP   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBITM_TCR_TSPrescale_Msk\fP   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_MASK_MASK_Msk\fP   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR1_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVADDR0_Msk\fP   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_LNK1ENA_Msk\fP   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_DATAVMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_CYCMATCH_Msk\fP   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_EMITRANGE_Msk\fP   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDWT_FUNCTION_FUNCTION_Msk\fP   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM2_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM1_Msk\fP   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO0_ETM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR2_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_ATVALID_Msk\fP   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ETM_bytecount_Msk\fP   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM2_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM1_Msk\fP   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FIFO1_ITM0_Msk\fP   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY2_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ITATBCTR0_ATREADY1_Msk\fP   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_MinBufSz_Msk\fP   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBTPI_DEVID_AsynClkIn_Msk\fP   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_BASE\fP   (0xE000EDF0UL)"
.br
.ti -1c
.RI "#define \fBCoreDebug\fP   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBxPSR_B_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBxPSR_B_Msk\fP   (1UL << \fBxPSR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_UPAC_EN_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCONTROL_UPAC_EN_Msk\fP   (1UL << \fBCONTROL_UPAC_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_PAC_EN_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCONTROL_PAC_EN_Msk\fP   (1UL << \fBCONTROL_PAC_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_UBTI_EN_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCONTROL_UBTI_EN_Msk\fP   (1UL << \fBCONTROL_UBTI_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCONTROL_BTI_EN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCONTROL_BTI_EN_Msk\fP   (1UL << \fBCONTROL_BTI_EN_Pos\fP)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Core Register type definitions\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB3081\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB1288\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB2111\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB521\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB635\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB547\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB1363\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB1367\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB2186\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB2186\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB1537\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB3577\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB1764\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB3482\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB649\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB1350\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define _FLD2VAL( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
.PP
.fi

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line \fB2113\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB3073\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB1280\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB2103\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB513\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB627\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB539\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB1355\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB1359\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB2178\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB2178\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB1529\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB3569\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB1756\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB3474\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB641\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB1342\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define _VAL2FLD( field,  value)"
\fBValue:\fP
.nf
(((uint32_t)(value) << field ## _Pos) & field ## _Msk)
.PP
.fi

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. This parameter is interpreted as an uint32_t type\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line \fB2105\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB352\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB256\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB345\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB220\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB231\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB220\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB256\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB233\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB345\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB345\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB288\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB354\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB303\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB350\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB231\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB233\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_C_Msk   (1UL << \fBAPSR_C_Pos\fP)"
APSR: C Mask 
.PP
Definition at line \fB351\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB351\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB255\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB344\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB219\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB230\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB219\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB255\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB232\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB344\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB344\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB287\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB353\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB302\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB349\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB230\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB232\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_C_Pos   29U"
APSR: C Position 
.PP
Definition at line \fB350\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB361\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB354\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB354\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB354\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB297\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB363\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB312\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB359\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_GE_Msk   (0xFUL << \fBAPSR_GE_Pos\fP)"
APSR: GE Mask 
.PP
Definition at line \fB360\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB360\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB353\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB353\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB353\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB296\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB362\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB311\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB358\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_GE_Pos   16U"
APSR: GE Position 
.PP
Definition at line \fB359\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB346\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB250\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB339\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB214\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB225\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB214\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB250\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB227\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB339\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB339\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB282\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB348\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB297\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB344\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB225\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB227\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_N_Msk   (1UL << \fBAPSR_N_Pos\fP)"
APSR: N Mask 
.PP
Definition at line \fB345\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB345\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB249\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB338\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB213\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB224\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB213\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB249\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB226\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB338\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB338\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB281\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB347\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB296\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB343\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB224\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB226\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_N_Pos   31U"
APSR: N Position 
.PP
Definition at line \fB344\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB358\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB351\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB239\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB351\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB351\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB294\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB360\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB309\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB356\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB239\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_Q_Msk   (1UL << \fBAPSR_Q_Pos\fP)"
APSR: Q Mask 
.PP
Definition at line \fB357\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB357\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB350\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB238\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB350\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB350\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB293\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB359\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB308\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB355\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB238\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_Q_Pos   27U"
APSR: Q Position 
.PP
Definition at line \fB356\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB355\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB259\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB348\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB223\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB234\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB223\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB259\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB236\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB348\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB348\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB291\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB357\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB306\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB353\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB234\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB236\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_V_Msk   (1UL << \fBAPSR_V_Pos\fP)"
APSR: V Mask 
.PP
Definition at line \fB354\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB354\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB258\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB347\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB222\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB233\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB222\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB258\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB235\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB347\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB347\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB290\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB356\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB305\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB352\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB233\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB235\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_V_Pos   28U"
APSR: V Position 
.PP
Definition at line \fB353\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB349\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB253\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB342\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB217\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB228\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB217\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB253\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB230\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB342\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB342\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB285\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB351\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB300\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB347\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB228\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB230\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_Z_Msk   (1UL << \fBAPSR_Z_Pos\fP)"
APSR: Z Mask 
.PP
Definition at line \fB348\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB348\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB252\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB341\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB216\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB227\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB216\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB252\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB229\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB341\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB341\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB284\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB350\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB299\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB346\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB227\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB229\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define APSR_Z_Pos   30U"
APSR: Z Position 
.PP
Definition at line \fB347\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_BTI_EN_Msk   (1UL << \fBCONTROL_BTI_EN_Pos\fP)"
CONTROL: BTI_EN Mask 
.PP
Definition at line \fB467\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_BTI_EN_Pos   4U"
CONTROL: BTI_EN Position 
.PP
Definition at line \fB466\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB454\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB447\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB447\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB447\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB390\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB456\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB473\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_FPCA_Msk   (1UL << \fBCONTROL_FPCA_Pos\fP)"
CONTROL: FPCA Mask 
.PP
Definition at line \fB453\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB453\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB446\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB446\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB446\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB389\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB455\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB472\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_FPCA_Pos   2U"
CONTROL: FPCA Position 
.PP
Definition at line \fB452\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB460\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB338\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB453\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB313\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB338\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB330\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB453\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB453\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB462\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB479\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB330\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Msk   (1UL /*<< \fBCONTROL_nPRIV_Pos\fP*/)"
CONTROL: nPRIV Mask 
.PP
Definition at line \fB459\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB459\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB337\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB452\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB312\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB337\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB329\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB452\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB452\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB461\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB478\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB329\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CONTROL_nPRIV_Pos   0U"
CONTROL: nPRIV Position 
.PP
Definition at line \fB458\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_PAC_EN_Msk   (1UL << \fBCONTROL_PAC_EN_Pos\fP)"
CONTROL: PAC_EN Mask 
.PP
Definition at line \fB461\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_PAC_EN_Pos   6U"
CONTROL: PAC_EN Position 
.PP
Definition at line \fB460\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB451\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB444\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB444\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB444\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB453\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB470\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_SFPA_Msk   (1UL << \fBCONTROL_SFPA_Pos\fP)"
CONTROL: SFPA Mask 
.PP
Definition at line \fB450\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB450\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB443\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB443\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB443\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB452\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB469\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_SFPA_Pos   3U"
CONTROL: SFPA Position 
.PP
Definition at line \fB449\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB457\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB335\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB450\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB299\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB310\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB299\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB335\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB327\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB450\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB450\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB459\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB476\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB310\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB327\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Msk   (1UL << \fBCONTROL_SPSEL_Pos\fP)"
CONTROL: SPSEL Mask 
.PP
Definition at line \fB456\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB456\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB334\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB449\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB298\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB309\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB298\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB334\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB326\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB449\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB449\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB458\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB475\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB309\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB326\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define CONTROL_SPSEL_Pos   1U"
CONTROL: SPSEL Position 
.PP
Definition at line \fB455\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define CONTROL_UBTI_EN_Msk   (1UL << \fBCONTROL_UBTI_EN_Pos\fP)"
CONTROL: UBTI_EN Mask 
.PP
Definition at line \fB464\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_UBTI_EN_Pos   5U"
CONTROL: UBTI_EN Position 
.PP
Definition at line \fB463\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_UPAC_EN_Msk   (1UL << \fBCONTROL_UPAC_EN_Pos\fP)"
CONTROL: UPAC_EN Mask 
.PP
Definition at line \fB458\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CONTROL_UPAC_EN_Pos   7U"
CONTROL: UPAC_EN Position 
.PP
Definition at line \fB457\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1396\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1566\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug   ((\fBCoreDebug_Type\fP *)     \fBCoreDebug_BASE\fP)"
Core Debug configuration struct

.PP
\fBDeprecated\fP
.RS 4
Core Debug configuration struct 
.RE
.PP

.PP
Definition at line \fB1793\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1384\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1554\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_BASE   (0xE000EDF0UL)"
Core Debug Base Address

.PP
\fBDeprecated\fP
.RS 4
Core Debug Base Address 
.RE
.PP

.PP
Definition at line \fB1781\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1301\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1471\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< \fBCoreDebug_DCRSR_REGSEL_Pos\fP*/)"
CoreDebug DCRSR: REGSEL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Mask 
.RE
.PP

.PP
Definition at line \fB1698\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1300\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1470\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGSEL Position 
.RE
.PP

.PP
Definition at line \fB1697\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1298\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1468\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << \fBCoreDebug_DCRSR_REGWnR_Pos\fP)"
CoreDebug DCRSR: REGWnR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Mask 
.RE
.PP

.PP
Definition at line \fB1695\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1297\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1467\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DCRSR: REGWnR Position 
.RE
.PP

.PP
Definition at line \fB1694\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1317\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1487\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << \fBCoreDebug_DEMCR_MON_EN_Pos\fP)"
CoreDebug DEMCR: MON_EN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Mask 
.RE
.PP

.PP
Definition at line \fB1714\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1316\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1486\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_EN Position 
.RE
.PP

.PP
Definition at line \fB1713\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1314\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1484\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << \fBCoreDebug_DEMCR_MON_PEND_Pos\fP)"
CoreDebug DEMCR: MON_PEND Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Mask 
.RE
.PP

.PP
Definition at line \fB1711\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1313\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1483\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_PEND Position 
.RE
.PP

.PP
Definition at line \fB1710\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1308\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1478\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << \fBCoreDebug_DEMCR_MON_REQ_Pos\fP)"
CoreDebug DEMCR: MON_REQ Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Mask 
.RE
.PP

.PP
Definition at line \fB1705\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1307\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1477\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_REQ Position 
.RE
.PP

.PP
Definition at line \fB1704\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1311\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1481\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << \fBCoreDebug_DEMCR_MON_STEP_Pos\fP)"
CoreDebug DEMCR: MON_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1708\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1310\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1480\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: MON_STEP Position 
.RE
.PP

.PP
Definition at line \fB1707\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1305\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1475\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << \fBCoreDebug_DEMCR_TRCENA_Pos\fP)"
CoreDebug DEMCR: TRCENA Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Mask 
.RE
.PP

.PP
Definition at line \fB1702\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1304\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1474\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: TRCENA Position 
.RE
.PP

.PP
Definition at line \fB1701\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1326\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1496\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP)"
CoreDebug DEMCR: VC_BUSERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Mask 
.RE
.PP

.PP
Definition at line \fB1723\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1325\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1495\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_BUSERR Position 
.RE
.PP

.PP
Definition at line \fB1722\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1332\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1502\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP)"
CoreDebug DEMCR: VC_CHKERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Mask 
.RE
.PP

.PP
Definition at line \fB1729\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1331\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1501\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CHKERR Position 
.RE
.PP

.PP
Definition at line \fB1728\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1341\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1511\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP*/)"
CoreDebug DEMCR: VC_CORERESET Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Mask 
.RE
.PP

.PP
Definition at line \fB1738\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1340\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1510\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_CORERESET Position 
.RE
.PP

.PP
Definition at line \fB1737\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1320\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1490\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP)"
CoreDebug DEMCR: VC_HARDERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Mask 
.RE
.PP

.PP
Definition at line \fB1717\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1319\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1489\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_HARDERR Position 
.RE
.PP

.PP
Definition at line \fB1716\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1323\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1493\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP)"
CoreDebug DEMCR: VC_INTERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Mask 
.RE
.PP

.PP
Definition at line \fB1720\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1322\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1492\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_INTERR Position 
.RE
.PP

.PP
Definition at line \fB1719\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1338\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1508\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP)"
CoreDebug DEMCR: VC_MMERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Mask 
.RE
.PP

.PP
Definition at line \fB1735\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1337\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1507\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_MMERR Position 
.RE
.PP

.PP
Definition at line \fB1734\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1335\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1505\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP)"
CoreDebug DEMCR: VC_NOCPERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Mask 
.RE
.PP

.PP
Definition at line \fB1732\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1334\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1504\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_NOCPERR Position 
.RE
.PP

.PP
Definition at line \fB1731\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1329\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1499\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP)"
CoreDebug DEMCR: VC_STATERR Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Mask 
.RE
.PP

.PP
Definition at line \fB1726\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1328\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1498\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DEMCR: VC_STATERR Position 
.RE
.PP

.PP
Definition at line \fB1725\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1294\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1464\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP*/)"
CoreDebug DHCSR: C_DEBUGEN Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Mask 
.RE
.PP

.PP
Definition at line \fB1691\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1293\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1463\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_DEBUGEN Position 
.RE
.PP

.PP
Definition at line \fB1690\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1291\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1461\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_C_HALT_Pos\fP)"
CoreDebug DHCSR: C_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1688\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1290\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1460\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_HALT Position 
.RE
.PP

.PP
Definition at line \fB1687\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1285\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1455\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP)"
CoreDebug DHCSR: C_MASKINTS Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Mask 
.RE
.PP

.PP
Definition at line \fB1682\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1284\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1454\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_MASKINTS Position 
.RE
.PP

.PP
Definition at line \fB1681\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1282\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1452\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP)"
CoreDebug DHCSR: C_SNAPSTALL Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Mask 
.RE
.PP

.PP
Definition at line \fB1679\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1281\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1451\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_SNAPSTALL Position 
.RE
.PP

.PP
Definition at line \fB1678\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1288\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1458\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << \fBCoreDebug_DHCSR_C_STEP_Pos\fP)"
CoreDebug DHCSR: C_STEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Mask 
.RE
.PP

.PP
Definition at line \fB1685\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1287\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1457\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_STEP Position 
.RE
.PP

.PP
Definition at line \fB1684\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1261\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1431\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBCoreDebug_DHCSR_DBGKEY_Pos\fP)"
CoreDebug DHCSR: DBGKEY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Mask 
.RE
.PP

.PP
Definition at line \fB1658\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1260\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1430\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: DBGKEY Position 
.RE
.PP

.PP
Definition at line \fB1657\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1276\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1446\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << \fBCoreDebug_DHCSR_S_HALT_Pos\fP)"
CoreDebug DHCSR: S_HALT Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Mask 
.RE
.PP

.PP
Definition at line \fB1673\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1275\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1445\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_HALT Position 
.RE
.PP

.PP
Definition at line \fB1672\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1270\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1440\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP)"
CoreDebug DHCSR: S_LOCKUP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Mask 
.RE
.PP

.PP
Definition at line \fB1667\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1269\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1439\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_LOCKUP Position 
.RE
.PP

.PP
Definition at line \fB1666\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1279\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1449\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP)"
CoreDebug DHCSR: S_REGRDY Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Mask 
.RE
.PP

.PP
Definition at line \fB1676\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1278\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1448\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_REGRDY Position 
.RE
.PP

.PP
Definition at line \fB1675\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1264\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1434\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP)"
CoreDebug DHCSR: S_RESET_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Mask 
.RE
.PP

.PP
Definition at line \fB1661\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1263\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1433\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESET_ST Position 
.RE
.PP

.PP
Definition at line \fB1660\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1267\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1437\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP)"
CoreDebug DHCSR: S_RETIRE_ST Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Mask 
.RE
.PP

.PP
Definition at line \fB1664\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1266\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1436\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RETIRE_ST Position 
.RE
.PP

.PP
Definition at line \fB1663\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1273\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1443\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP)"
CoreDebug DHCSR: S_SLEEP Mask

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Mask 
.RE
.PP

.PP
Definition at line \fB1670\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1272\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1442\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SLEEP Position 
.RE
.PP

.PP
Definition at line \fB1669\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB3113\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB1318\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB2143\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB1393\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB2218\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB2218\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB3621\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB3524\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB   ((\fBDCB_Type\fP       *)     \fBDCB_BASE\fP         )"
DCB configuration struct 
.PP
Definition at line \fB2145\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB3099\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB1305\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB2129\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB1380\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB2204\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB2204\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB3601\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB3505\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_BASE   (0xE000EDF0UL)"
DCB Base Address 
.PP
Definition at line \fB2130\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB2953\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1172\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1995\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1247\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB2070\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB2070\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB3449\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB3354\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1997\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB2952\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1171\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1994\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1246\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB2069\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB2069\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB3448\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB3353\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1996\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB2947\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1166\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1989\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1241\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB2064\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB2064\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB3443\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB3348\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1991\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB2946\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1165\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1988\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1240\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB2063\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB2063\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB3442\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB3347\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1990\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2956\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB1175\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB1998\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB1250\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2073\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2073\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB3452\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB3357\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2000\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB2955\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1174\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1997\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1249\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB2072\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB2072\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB3451\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB3356\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1999\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB2950\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1169\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1992\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1244\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB2067\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB2067\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB3446\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB3351\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1994\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB2949\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1168\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1991\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1243\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB2066\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB2066\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB3445\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB3350\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1993\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB2869\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1152\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1933\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1227\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB2008\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB2008\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB3365\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB3270\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1935\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB2868\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1151\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1932\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1226\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB2007\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB2007\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB3364\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB3269\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1934\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB2865\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1148\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1929\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1223\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB2004\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB2004\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB3361\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB3266\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1931\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB2864\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1147\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1928\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1222\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB2003\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB2003\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB3360\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB3265\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1930\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB2862\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1145\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1926\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1220\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB2001\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB2001\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB3358\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB3263\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1928\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB2861\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1144\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1925\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1219\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB2000\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB2000\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB3357\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB3262\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1927\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB2894\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB1958\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB2033\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB2033\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB3390\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB3295\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB1960\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB2893\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB1957\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB2032\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB2032\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB3389\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB3294\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB1959\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB2891\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB1955\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB2030\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB2030\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB3387\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB3292\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB1957\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB2890\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB1954\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB2029\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB2029\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB3386\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB3291\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB1956\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB2885\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB1949\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB2024\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB2024\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB3381\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB3286\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB1951\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB2884\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB1948\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB2023\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB2023\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB3380\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB3285\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB1950\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB2888\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB1952\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB2027\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB2027\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB3384\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB3289\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB1954\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB2887\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB1951\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB2026\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB2026\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB3383\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB3288\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB1953\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB2876\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB1940\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB2015\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB2015\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB3372\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB3277\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB1942\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB2875\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB1939\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB2014\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB2014\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB3371\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB3276\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB1941\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB2882\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB1946\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB2021\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB2021\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB3378\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB3283\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB1948\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB2881\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB1945\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB2020\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB2020\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB3377\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB3282\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB1947\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB2873\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1156\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1937\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1231\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB2012\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB2012\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB3369\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB3274\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1939\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB2872\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1155\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1936\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1230\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB2011\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB2011\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB3368\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB3273\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1938\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB2879\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB1943\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB2018\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB2018\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB3375\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB3280\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB1945\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB2878\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB1942\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB2017\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB2017\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB3374\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB3279\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB1944\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB2906\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB1970\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB2045\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB2045\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB3402\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB3307\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB1972\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB2905\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB1969\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB2044\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB2044\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB3401\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB3306\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB1971\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB2912\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB1976\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB2051\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB2051\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB3408\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB3313\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB1978\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB2911\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB1975\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB2050\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB2050\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB3407\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB3312\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB1977\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB2921\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1162\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1985\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1237\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB2060\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB2060\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB3417\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB3322\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1987\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB2920\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1161\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1984\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1236\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB2059\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB2059\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB3416\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB3321\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1986\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB2900\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1159\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1964\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1234\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB2039\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB2039\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB3396\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB3301\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1966\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB2899\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1158\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1963\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1233\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB2038\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB2038\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB3395\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB3300\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1965\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB2903\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB1967\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB2042\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB2042\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB3399\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB3304\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB1969\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB2902\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB1966\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB2041\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB2041\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB3398\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB3303\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB1968\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB2918\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB1982\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB2057\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB2057\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB3414\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB3319\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB1984\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB2917\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB1981\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB2056\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB2056\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB3413\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB3318\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB1983\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB2915\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB1979\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB2054\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB2054\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB3411\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB3316\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB1981\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB2914\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB1978\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB2053\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB2053\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB3410\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB3315\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB1980\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB2897\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB1961\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB2036\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB2036\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB3393\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB3298\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB1963\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB2896\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB1960\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB2035\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB2035\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB3392\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB3297\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB1962\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB2909\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB1973\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB2048\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB2048\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB3405\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB3310\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB1975\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB2908\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB1972\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB2047\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB2047\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB3404\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB3309\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB1974\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB2858\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1141\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1922\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1216\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1997\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1997\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB3354\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB3259\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1924\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB2857\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1140\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1921\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1215\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1996\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1996\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB3353\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB3258\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1923\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB2855\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1138\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1919\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1213\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1994\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1994\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB3351\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB3256\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1921\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB2854\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1137\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1918\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1212\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1993\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1993\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB3350\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB3255\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1920\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB2849\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1132\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1913\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1207\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1988\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1988\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB3345\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB3250\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1915\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB2848\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1131\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1912\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1206\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1987\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1987\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB3344\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB3249\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1914\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB2846\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1910\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1985\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1985\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB3342\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB3247\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1912\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB2845\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1909\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1984\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1984\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB3341\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB3246\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1911\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB2852\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1135\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1916\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1210\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1991\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1991\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB3348\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB3253\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1918\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB2851\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1134\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1915\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1209\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1990\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1990\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB3347\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB3252\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1917\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB2807\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1883\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1180\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1958\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1958\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB3303\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB3208\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1885\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB2806\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1104\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1882\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1179\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1957\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1957\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB3302\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB3207\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1884\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB2837\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1126\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1904\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1979\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1979\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB3333\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB3238\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1906\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB2836\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1125\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1903\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1978\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1978\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB3332\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB3237\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1905\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB2831\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1120\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1898\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1195\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1973\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1973\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB3327\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB3232\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1900\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB2830\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1119\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1897\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1194\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1972\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1972\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB3326\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB3231\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1899\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB2840\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1129\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1907\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1982\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1982\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB3336\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB3241\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1909\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB2839\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1128\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1906\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1981\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1981\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB3335\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB3240\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1908\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB2813\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1111\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1889\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1186\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1964\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1964\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB3309\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB3214\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1891\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB2812\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1110\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1888\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1185\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1963\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1963\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB3308\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB3213\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1890\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB2810\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1108\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1886\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1183\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1961\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1961\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB3306\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB3211\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1888\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB2809\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1107\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1885\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1182\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1960\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1960\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB3305\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB3210\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1887\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB2816\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1114\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1892\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1189\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1967\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1967\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB3312\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB3217\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1894\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB2815\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1113\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1891\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1188\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1966\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1966\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB3311\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB3216\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1893\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB2828\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1117\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1895\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1192\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1970\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1970\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB3324\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB3229\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1897\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB2827\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1116\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1894\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1191\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1969\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1969\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB3323\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB3228\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1896\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB2834\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1123\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1901\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1976\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1976\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB3330\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB3235\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1903\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB2833\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1122\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1900\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1975\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1975\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB3329\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB3234\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1902\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2963\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB1182\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2005\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB1257\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2080\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2080\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB3459\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB3364\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2007\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2962\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB1181\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2004\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB1256\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2079\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2079\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB3458\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB3363\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2006\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2960\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB1179\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2002\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB1254\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2077\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2077\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB3456\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB3361\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2004\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2959\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB1178\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2001\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB1253\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2076\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2076\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB3455\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB3360\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2003\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2966\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB1185\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2008\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2083\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2083\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB3462\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB3367\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2010\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2965\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB1184\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2007\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB1259\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2082\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2082\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB3461\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB3366\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2009\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2969\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB1188\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2011\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB1263\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2086\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2086\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB3465\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB3370\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2013\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2968\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB1187\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2010\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB1262\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2085\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2085\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB3464\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB3369\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2012\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB3114\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB1319\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB2144\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB1394\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB2219\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB2219\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB3622\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB3525\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB   ((\fBDIB_Type\fP       *)     \fBDIB_BASE\fP         )"
DIB configuration struct 
.PP
Definition at line \fB2146\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB3100\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB1306\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB2130\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB1381\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB2205\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB2205\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB3602\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB3506\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_BASE   (0xE000EFB0UL)"
DIB Base Address 
.PP
Definition at line \fB2131\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB3031\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB1238\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB2061\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB1313\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB2136\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB2136\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB3527\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB3432\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Msk   (0x3UL /*<< \fBDIB_DAUTHSTATUS_NSID_Pos\fP*/)"
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask 
.PP
Definition at line \fB2063\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB3030\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB1237\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB2060\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB1312\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB2135\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB2135\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB3526\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB3431\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSID_Pos   0U"
DIB DAUTHSTATUS: Non-secure Invasive Debug Position 
.PP
Definition at line \fB2062\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB3028\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB2058\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB1310\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB2133\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB2133\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB3524\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB3429\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask 
.PP
Definition at line \fB2060\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB3027\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB1234\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB2057\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB1309\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB2132\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB2132\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB3523\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB3428\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSNID_Pos   2U"
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position 
.PP
Definition at line \fB2059\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB3025\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB1232\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB2055\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB1307\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB2130\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB2130\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB3521\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB3426\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SID_Pos\fP )"
DIB DAUTHSTATUS: Secure Invasive Debug Mask 
.PP
Definition at line \fB2057\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB3024\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB1231\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB2054\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB1306\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB2129\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB2129\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB3520\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB3425\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SID_Pos   4U"
DIB DAUTHSTATUS: Secure Invasive Debug Position 
.PP
Definition at line \fB2056\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB3022\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB1229\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB2052\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB1304\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB2127\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB2127\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB3518\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB3423\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask 
.PP
Definition at line \fB2054\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB3021\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB1228\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB2051\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB1303\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB2126\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB2126\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB3517\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB3422\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SNID_Pos   6U"
DIB DAUTHSTATUS: Secure Non-invasive Debug Position 
.PP
Definition at line \fB2053\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB3035\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB1242\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB2065\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB1317\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB2140\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB2140\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB3531\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB3436\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Msk   (0x7FFUL << \fBDIB_DDEVARCH_ARCHITECT_Pos\fP )"
DIB DDEVARCH: Architect Mask 
.PP
Definition at line \fB2067\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB3034\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB1241\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB2064\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB1316\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB2139\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB2139\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB3530\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB3435\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHITECT_Pos   21U"
DIB DDEVARCH: Architect Position 
.PP
Definition at line \fB2066\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB3047\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB1254\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB2077\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB1329\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB2152\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB2152\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB3543\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB3448\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Msk   (0xFFFUL /*<< \fBDIB_DDEVARCH_ARCHPART_Pos\fP*/)"
DIB DDEVARCH: Architecture Part Mask 
.PP
Definition at line \fB2079\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB3046\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB1253\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB2076\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB1328\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB2151\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB2151\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB3542\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB3447\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHPART_Pos   0U"
DIB DDEVARCH: Architecture Part Position 
.PP
Definition at line \fB2078\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB3044\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB1251\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB2074\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB1326\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB2149\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB2149\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB3540\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB3445\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Msk   (0xFUL << \fBDIB_DDEVARCH_ARCHVER_Pos\fP )"
DIB DDEVARCH: Architecture Version Mask 
.PP
Definition at line \fB2076\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB3043\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB1250\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB2073\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB1325\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB2148\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB2148\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB3539\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB3444\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_ARCHVER_Pos   12U"
DIB DDEVARCH: Architecture Version Position 
.PP
Definition at line \fB2075\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB3038\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB1245\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB2068\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB1320\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB2143\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB2143\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB3534\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB3439\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Msk   (0x1FUL << \fBDIB_DDEVARCH_PRESENT_Pos\fP )"
DIB DDEVARCH: DEVARCH Present Mask 
.PP
Definition at line \fB2070\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB3037\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB1244\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB2067\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB1319\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB2142\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB2142\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB3533\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB3438\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_PRESENT_Pos   20U"
DIB DDEVARCH: DEVARCH Present Position 
.PP
Definition at line \fB2069\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB3041\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB1248\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB2071\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB1323\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB2146\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB2146\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB3537\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB3442\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Msk   (0xFUL << \fBDIB_DDEVARCH_REVISION_Pos\fP )"
DIB DDEVARCH: Revision Mask 
.PP
Definition at line \fB2073\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB3040\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB1247\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB2070\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB1322\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB2145\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB2145\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB3536\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB3441\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVARCH_REVISION_Pos   16U"
DIB DDEVARCH: Revision Position 
.PP
Definition at line \fB2072\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB3054\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB1261\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB2084\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB1336\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB2159\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB2159\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB3550\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB3455\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Msk   (0xFUL /*<< \fBDIB_DDEVTYPE_MAJOR_Pos\fP*/)"
DIB DDEVTYPE: Major type Mask 
.PP
Definition at line \fB2086\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB3053\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB1260\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB2083\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB1335\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB2158\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB2158\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB3549\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB3454\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_MAJOR_Pos   0U"
DIB DDEVTYPE: Major type Position 
.PP
Definition at line \fB2085\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB3051\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB1258\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB2081\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB2156\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB2156\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB3547\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB3452\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Msk   (0xFUL << \fBDIB_DDEVTYPE_SUB_Pos\fP )"
DIB DDEVTYPE: Sub-type Mask 
.PP
Definition at line \fB2083\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB3050\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB1257\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB2080\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB1332\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB2155\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB2155\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB3546\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB3451\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DDEVTYPE_SUB_Pos   4U"
DIB DDEVTYPE: Sub-type Position 
.PP
Definition at line \fB2082\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB2996\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB1215\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB2038\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB1290\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB2113\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB2113\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB3492\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB3397\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Msk   (0xFFFFFFFFUL /*<< \fBDIB_DLAR_KEY_Pos\fP */)"
DIB DLAR: KEY Mask 
.PP
Definition at line \fB2040\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB2995\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB1214\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB2037\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB1289\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB2112\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB2112\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB3491\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB3396\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLAR_KEY_Pos   0U"
DIB DLAR: KEY Position 
.PP
Definition at line \fB2039\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB3000\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB1219\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB2042\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB1294\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB2117\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB2117\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB3496\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB3401\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Msk   (0x1UL << \fBDIB_DLSR_nTT_Pos\fP )"
DIB DLSR: Not thirty-two bit Mask 
.PP
Definition at line \fB2044\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB2999\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB1218\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB2041\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB1293\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB2116\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB2116\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB3495\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB3400\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLSR_nTT_Pos   2U"
DIB DLSR: Not thirty-two bit Position 
.PP
Definition at line \fB2043\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB3006\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB1225\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB2048\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB1300\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB2123\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB2123\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB3502\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB3407\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Msk   (0x1UL /*<< \fBDIB_DLSR_SLI_Pos\fP*/)"
DIB DLSR: Software Lock implemented Mask 
.PP
Definition at line \fB2050\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB3005\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB1224\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB2047\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB1299\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB2122\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB2122\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB3501\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB3406\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLSR_SLI_Pos   0U"
DIB DLSR: Software Lock implemented Position 
.PP
Definition at line \fB2049\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB3003\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB1222\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB2045\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB1297\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB2120\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB2120\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB3499\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB3404\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Msk   (0x1UL << \fBDIB_DLSR_SLK_Pos\fP )"
DIB DLSR: Software Lock status Mask 
.PP
Definition at line \fB2047\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB3002\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB1221\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB2044\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB1296\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB2119\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB2119\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB3498\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB3403\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DLSR_SLK_Pos   1U"
DIB DLSR: Software Lock status Position 
.PP
Definition at line \fB2046\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB3110\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB1315\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB2140\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB1390\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
DWT configuration struct 
.PP
Definition at line \fB1394\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB2215\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB2215\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
DWT configuration struct 
.PP
Definition at line \fB1564\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB3612\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
DWT configuration struct 
.PP
Definition at line \fB1791\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB3516\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP      )"
DWT configuration struct 
.PP
Definition at line \fB1377\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT   ((\fBDWT_Type\fP       *)     \fBDWT_BASE\fP         )"
DWT configuration struct 
.PP
Definition at line \fB2143\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB3096\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB1302\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB2126\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB1377\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB1382\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB2201\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB2201\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB1552\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB3592\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB1779\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB3497\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB1365\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_BASE   (0xE0001000UL)"
DWT Base Address 
.PP
Definition at line \fB2128\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1318\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB930\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1363\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1215\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1359\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB915\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Msk   (0xFFUL /*<< \fBDWT_CPICNT_CPICNT_Pos\fP*/)"
DWT CPICNT: CPICNT Mask 
.PP
Definition at line \fB1314\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1317\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1255\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB929\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1255\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1255\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1362\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1214\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1358\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB914\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CPICNT_CPICNT_Pos   0U"
DWT CPICNT: CPICNT Position 
.PP
Definition at line \fB1313\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1293\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1231\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB905\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1231\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1231\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB963\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1338\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1190\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1334\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB890\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CPIEVTENA_Pos\fP)"
DWT CTRL: CPIEVTENA Mask 
.PP
Definition at line \fB1289\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1292\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1230\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB904\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1230\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1230\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB962\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1337\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1189\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1333\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB889\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CPIEVTENA_Pos   17U"
DWT CTRL: CPIEVTENA Position 
.PP
Definition at line \fB1288\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1314\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1252\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB926\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1252\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1252\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB984\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1359\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1211\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1355\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB911\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Msk   (0x1UL /*<< \fBDWT_CTRL_CYCCNTENA_Pos\fP*/)"
DWT CTRL: CYCCNTENA Mask 
.PP
Definition at line \fB1310\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1313\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1251\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB925\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1251\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1251\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB983\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1358\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1210\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1354\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB910\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CYCCNTENA_Pos   0U"
DWT CTRL: CYCCNTENA Position 
.PP
Definition at line \fB1309\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1275\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1213\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1213\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1213\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1320\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1316\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Msk   (0x1UL << \fBDWT_CTRL_CYCDISS_Pos\fP)"
DWT CTRL: CYCDISS Mask 
.PP
Definition at line \fB1271\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1274\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1212\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1212\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1212\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1319\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1315\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCDISS_Pos   23U"
DWT CTRL: CYCDISS Position 
.PP
Definition at line \fB1270\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1278\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1216\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1216\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1216\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB948\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1323\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1175\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1319\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB875\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_CYCEVTENA_Pos\fP)"
DWT CTRL: CYCEVTENA Mask 
.PP
Definition at line \fB1274\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1277\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1215\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1215\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1215\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB947\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1322\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1174\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1318\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB874\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CYCEVTENA_Pos   22U"
DWT CTRL: CYCEVTENA Position 
.PP
Definition at line \fB1273\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1305\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1243\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB917\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1243\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1243\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB975\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1202\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB902\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Msk   (0x1UL << \fBDWT_CTRL_CYCTAP_Pos\fP)"
DWT CTRL: CYCTAP Mask 
.PP
Definition at line \fB1301\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1304\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1242\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB916\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1242\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1242\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB974\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1349\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1201\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1345\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB901\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_CYCTAP_Pos   9U"
DWT CTRL: CYCTAP Position 
.PP
Definition at line \fB1300\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1290\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1228\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB902\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1228\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1228\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB960\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1335\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1331\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB887\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Msk   (0x1UL << \fBDWT_CTRL_EXCEVTENA_Pos\fP)"
DWT CTRL: EXCEVTENA Mask 
.PP
Definition at line \fB1286\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1289\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1227\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB901\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1227\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1227\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB959\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1334\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1186\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1330\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB886\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_EXCEVTENA_Pos   18U"
DWT CTRL: EXCEVTENA Position 
.PP
Definition at line \fB1285\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1296\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1234\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1234\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1234\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB966\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1341\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1193\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB893\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Msk   (0x1UL << \fBDWT_CTRL_EXCTRCENA_Pos\fP)"
DWT CTRL: EXCTRCENA Mask 
.PP
Definition at line \fB1292\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1295\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1233\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1233\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1233\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB965\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1340\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1192\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1336\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB892\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_EXCTRCENA_Pos   16U"
DWT CTRL: EXCTRCENA Position 
.PP
Definition at line \fB1291\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1281\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1219\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1219\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1219\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB951\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1326\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1178\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1322\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB878\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Msk   (0x1UL << \fBDWT_CTRL_FOLDEVTENA_Pos\fP)"
DWT CTRL: FOLDEVTENA Mask 
.PP
Definition at line \fB1277\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1280\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1218\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1218\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1218\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB950\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1325\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1177\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1321\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB877\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_FOLDEVTENA_Pos   21U"
DWT CTRL: FOLDEVTENA Position 
.PP
Definition at line \fB1276\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1284\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1222\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB896\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1222\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1222\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB954\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1329\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1181\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1325\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Msk   (0x1UL << \fBDWT_CTRL_LSUEVTENA_Pos\fP)"
DWT CTRL: LSUEVTENA Mask 
.PP
Definition at line \fB1280\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1283\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1221\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB895\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1221\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1221\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB953\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1328\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1180\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1324\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB880\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_LSUEVTENA_Pos   20U"
DWT CTRL: LSUEVTENA Position 
.PP
Definition at line \fB1279\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1269\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB693\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1207\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB693\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1207\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1207\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB942\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1314\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1169\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1310\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB869\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Msk   (0x1UL << \fBDWT_CTRL_NOCYCCNT_Pos\fP)"
DWT CTRL: NOCYCCNT Mask 
.PP
Definition at line \fB1265\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1268\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB692\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1206\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB692\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1206\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1206\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB941\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1313\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1168\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1309\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB868\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOCYCCNT_Pos   25U"
DWT CTRL: NOCYCCNT Position 
.PP
Definition at line \fB1264\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1266\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB690\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB690\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB881\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB939\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1311\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1166\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1307\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB866\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Msk   (0x1UL << \fBDWT_CTRL_NOEXTTRIG_Pos\fP)"
DWT CTRL: NOEXTTRIG Mask 
.PP
Definition at line \fB1262\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1265\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB689\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1203\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB689\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB880\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB938\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1310\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1165\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1306\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB865\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOEXTTRIG_Pos   26U"
DWT CTRL: NOEXTTRIG Position 
.PP
Definition at line \fB1261\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB696\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1210\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB696\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1210\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1210\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB945\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1317\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1172\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1313\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB872\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Msk   (0x1UL << \fBDWT_CTRL_NOPRFCNT_Pos\fP)"
DWT CTRL: NOPRFCNT Mask 
.PP
Definition at line \fB1268\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1271\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB695\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1209\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB695\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1209\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1209\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB944\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1316\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1171\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1312\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB871\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOPRFCNT_Pos   24U"
DWT CTRL: NOPRFCNT Position 
.PP
Definition at line \fB1267\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1263\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB687\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB687\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB936\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1308\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1163\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1304\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB863\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Msk   (0x1UL << \fBDWT_CTRL_NOTRCPKT_Pos\fP)"
DWT CTRL: NOTRCPKT Mask 
.PP
Definition at line \fB1259\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1262\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB686\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1200\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB686\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB935\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1307\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1162\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1303\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB862\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NOTRCPKT_Pos   27U"
DWT CTRL: NOTRCPKT Position 
.PP
Definition at line \fB1258\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB684\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB684\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB933\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1305\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1301\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB860\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Msk   (0xFUL << \fBDWT_CTRL_NUMCOMP_Pos\fP)"
DWT CTRL: NUMCOMP Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1259\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB683\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1197\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB683\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB932\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1304\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1159\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1300\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB859\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_NUMCOMP_Pos   28U"
DWT CTRL: NUMCOMP Position 
.PP
Definition at line \fB1255\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1299\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1237\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB911\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1237\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1237\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB969\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1344\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1196\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1340\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB896\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Msk   (0x1UL << \fBDWT_CTRL_PCSAMPLENA_Pos\fP)"
DWT CTRL: PCSAMPLENA Mask 
.PP
Definition at line \fB1295\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1298\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1236\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB910\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1236\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1236\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB968\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1343\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1195\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1339\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB895\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_PCSAMPLENA_Pos   12U"
DWT CTRL: PCSAMPLENA Position 
.PP
Definition at line \fB1294\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1308\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1246\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB920\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1246\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1246\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1353\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1205\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1349\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB905\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Msk   (0xFUL << \fBDWT_CTRL_POSTINIT_Pos\fP)"
DWT CTRL: POSTINIT Mask 
.PP
Definition at line \fB1304\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1307\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1245\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB919\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1245\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1245\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1352\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1204\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1348\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB904\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_POSTINIT_Pos   5U"
DWT CTRL: POSTINIT Position 
.PP
Definition at line \fB1303\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1311\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1249\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB923\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1249\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1249\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB981\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1356\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1208\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1352\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB908\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Msk   (0xFUL << \fBDWT_CTRL_POSTPRESET_Pos\fP)"
DWT CTRL: POSTPRESET Mask 
.PP
Definition at line \fB1307\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1310\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1248\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB922\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1248\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1248\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB980\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1355\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1207\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1351\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB907\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_POSTPRESET_Pos   1U"
DWT CTRL: POSTPRESET Position 
.PP
Definition at line \fB1306\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1287\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1225\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB899\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1225\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1225\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB957\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1332\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1328\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Msk   (0x1UL << \fBDWT_CTRL_SLEEPEVTENA_Pos\fP)"
DWT CTRL: SLEEPEVTENA Mask 
.PP
Definition at line \fB1283\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1286\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1224\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB898\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1224\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1224\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB956\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1331\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1183\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1327\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB883\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_SLEEPEVTENA_Pos   19U"
DWT CTRL: SLEEPEVTENA Position 
.PP
Definition at line \fB1282\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1302\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1240\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB914\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1240\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1240\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB972\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1347\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1199\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1343\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB899\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Msk   (0x3UL << \fBDWT_CTRL_SYNCTAP_Pos\fP)"
DWT CTRL: SYNCTAP Mask 
.PP
Definition at line \fB1298\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1301\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1239\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB913\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1239\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1239\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB971\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1346\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1198\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1342\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB898\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_CTRL_SYNCTAP_Pos   10U"
DWT CTRL: SYNCTAP Position 
.PP
Definition at line \fB1297\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1322\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB934\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB992\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1367\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1219\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1363\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB919\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Msk   (0xFFUL /*<< \fBDWT_EXCCNT_EXCCNT_Pos\fP*/)"
DWT EXCCNT: EXCCNT Mask 
.PP
Definition at line \fB1318\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1321\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1259\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB933\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1259\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1259\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB991\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1366\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1218\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1362\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB918\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_EXCCNT_EXCCNT_Pos   0U"
DWT EXCCNT: EXCCNT Position 
.PP
Definition at line \fB1317\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1334\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB946\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1004\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1379\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1231\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1375\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB931\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Msk   (0xFFUL /*<< \fBDWT_FOLDCNT_FOLDCNT_Pos\fP*/)"
DWT FOLDCNT: FOLDCNT Mask 
.PP
Definition at line \fB1330\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1333\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1271\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB945\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1271\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1271\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1003\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1378\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1230\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1374\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB930\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FOLDCNT_FOLDCNT_Pos   0U"
DWT FOLDCNT: FOLDCNT Position 
.PP
Definition at line \fB1329\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1347\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x3UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB709\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1285\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x3UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1285\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1285\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1392\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1388\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Msk   (0x1UL << \fBDWT_FUNCTION_ACTION_Pos\fP)"
DWT FUNCTION: ACTION Mask 
.PP
Definition at line \fB1343\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1346\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB708\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1284\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1284\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1284\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1391\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1387\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_ACTION_Pos   4U"
DWT FUNCTION: ACTION Position 
.PP
Definition at line \fB1342\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
DWT FUNCTION: CYCMATCH Mask 
.PP
Definition at line \fB972\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
DWT FUNCTION: CYCMATCH Mask 
.PP
Definition at line \fB1030\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
DWT FUNCTION: CYCMATCH Mask 
.PP
Definition at line \fB1257\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_CYCMATCH_Pos\fP)"
DWT FUNCTION: CYCMATCH Mask 
.PP
Definition at line \fB957\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Pos   7U"
DWT FUNCTION: CYCMATCH Position 
.PP
Definition at line \fB971\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Pos   7U"
DWT FUNCTION: CYCMATCH Position 
.PP
Definition at line \fB1029\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Pos   7U"
DWT FUNCTION: CYCMATCH Position 
.PP
Definition at line \fB1256\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_CYCMATCH_Pos   7U"
DWT FUNCTION: CYCMATCH Position 
.PP
Definition at line \fB956\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
DWT FUNCTION: DATAVADDR0 Mask 
.PP
Definition at line \fB960\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
DWT FUNCTION: DATAVADDR0 Mask 
.PP
Definition at line \fB1018\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
DWT FUNCTION: DATAVADDR0 Mask 
.PP
Definition at line \fB1245\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR0_Pos\fP)"
DWT FUNCTION: DATAVADDR0 Mask 
.PP
Definition at line \fB945\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Pos   12U"
DWT FUNCTION: DATAVADDR0 Position 
.PP
Definition at line \fB959\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Pos   12U"
DWT FUNCTION: DATAVADDR0 Position 
.PP
Definition at line \fB1017\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Pos   12U"
DWT FUNCTION: DATAVADDR0 Position 
.PP
Definition at line \fB1244\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR0_Pos   12U"
DWT FUNCTION: DATAVADDR0 Position 
.PP
Definition at line \fB944\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
DWT FUNCTION: DATAVADDR1 Mask 
.PP
Definition at line \fB957\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
DWT FUNCTION: DATAVADDR1 Mask 
.PP
Definition at line \fB1015\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
DWT FUNCTION: DATAVADDR1 Mask 
.PP
Definition at line \fB1242\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Msk   (0xFUL << \fBDWT_FUNCTION_DATAVADDR1_Pos\fP)"
DWT FUNCTION: DATAVADDR1 Mask 
.PP
Definition at line \fB942\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Pos   16U"
DWT FUNCTION: DATAVADDR1 Position 
.PP
Definition at line \fB956\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Pos   16U"
DWT FUNCTION: DATAVADDR1 Position 
.PP
Definition at line \fB1014\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Pos   16U"
DWT FUNCTION: DATAVADDR1 Position 
.PP
Definition at line \fB1241\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVADDR1_Pos   16U"
DWT FUNCTION: DATAVADDR1 Position 
.PP
Definition at line \fB941\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
DWT FUNCTION: DATAVMATCH Mask 
.PP
Definition at line \fB969\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
DWT FUNCTION: DATAVMATCH Mask 
.PP
Definition at line \fB1027\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
DWT FUNCTION: DATAVMATCH Mask 
.PP
Definition at line \fB1254\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Msk   (0x1UL << \fBDWT_FUNCTION_DATAVMATCH_Pos\fP)"
DWT FUNCTION: DATAVMATCH Mask 
.PP
Definition at line \fB954\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Pos   8U"
DWT FUNCTION: DATAVMATCH Position 
.PP
Definition at line \fB968\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Pos   8U"
DWT FUNCTION: DATAVMATCH Position 
.PP
Definition at line \fB1026\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Pos   8U"
DWT FUNCTION: DATAVMATCH Position 
.PP
Definition at line \fB1253\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVMATCH_Pos   8U"
DWT FUNCTION: DATAVMATCH Position 
.PP
Definition at line \fB953\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1344\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB706\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1282\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB963\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1282\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1282\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1021\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1389\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1248\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1385\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB948\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Msk   (0x3UL << \fBDWT_FUNCTION_DATAVSIZE_Pos\fP)"
DWT FUNCTION: DATAVSIZE Mask 
.PP
Definition at line \fB1340\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1343\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB705\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1281\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB962\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1281\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1281\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1020\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1388\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1247\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1384\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB947\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_DATAVSIZE_Pos   10U"
DWT FUNCTION: DATAVSIZE Position 
.PP
Definition at line \fB1339\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Msk   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
DWT FUNCTION: EMITRANGE Mask 
.PP
Definition at line \fB975\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Msk   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
DWT FUNCTION: EMITRANGE Mask 
.PP
Definition at line \fB1033\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Msk   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
DWT FUNCTION: EMITRANGE Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Msk   (0x1UL << \fBDWT_FUNCTION_EMITRANGE_Pos\fP)"
DWT FUNCTION: EMITRANGE Mask 
.PP
Definition at line \fB960\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Pos   5U"
DWT FUNCTION: EMITRANGE Position 
.PP
Definition at line \fB974\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Pos   5U"
DWT FUNCTION: EMITRANGE Position 
.PP
Definition at line \fB1032\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Pos   5U"
DWT FUNCTION: EMITRANGE Position 
.PP
Definition at line \fB1259\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_EMITRANGE_Pos   5U"
DWT FUNCTION: EMITRANGE Position 
.PP
Definition at line \fB959\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Msk   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
DWT FUNCTION: FUNCTION Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Msk   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
DWT FUNCTION: FUNCTION Mask 
.PP
Definition at line \fB1036\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Msk   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
DWT FUNCTION: FUNCTION Mask 
.PP
Definition at line \fB1263\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Msk   (0xFUL /*<< \fBDWT_FUNCTION_FUNCTION_Pos\fP*/)"
DWT FUNCTION: FUNCTION Mask 
.PP
Definition at line \fB963\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Pos   0U"
DWT FUNCTION: FUNCTION Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Pos   0U"
DWT FUNCTION: FUNCTION Position 
.PP
Definition at line \fB1035\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Pos   0U"
DWT FUNCTION: FUNCTION Position 
.PP
Definition at line \fB1262\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_FUNCTION_Pos   0U"
DWT FUNCTION: FUNCTION Position 
.PP
Definition at line \fB962\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1338\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB700\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1276\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1276\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1276\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1379\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Msk   (0x1FUL << \fBDWT_FUNCTION_ID_Pos\fP)"
DWT FUNCTION: ID Mask 
.PP
Definition at line \fB1334\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1337\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB699\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1275\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1275\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1275\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1382\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1378\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_ID_Pos   27U"
DWT FUNCTION: ID Position 
.PP
Definition at line \fB1333\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Msk   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
DWT FUNCTION: LNK1ENA Mask 
.PP
Definition at line \fB966\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Msk   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
DWT FUNCTION: LNK1ENA Mask 
.PP
Definition at line \fB1024\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Msk   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
DWT FUNCTION: LNK1ENA Mask 
.PP
Definition at line \fB1251\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Msk   (0x1UL << \fBDWT_FUNCTION_LNK1ENA_Pos\fP)"
DWT FUNCTION: LNK1ENA Mask 
.PP
Definition at line \fB951\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Pos   9U"
DWT FUNCTION: LNK1ENA Position 
.PP
Definition at line \fB965\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Pos   9U"
DWT FUNCTION: LNK1ENA Position 
.PP
Definition at line \fB1023\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Pos   9U"
DWT FUNCTION: LNK1ENA Position 
.PP
Definition at line \fB1250\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_LNK1ENA_Pos   9U"
DWT FUNCTION: LNK1ENA Position 
.PP
Definition at line \fB950\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB712\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1288\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1288\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1288\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1395\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Msk   (0xFUL /*<< \fBDWT_FUNCTION_MATCH_Pos\fP*/)"
DWT FUNCTION: MATCH Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1349\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB711\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1287\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1287\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1287\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1394\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1390\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCH_Pos   0U"
DWT FUNCTION: MATCH Position 
.PP
Definition at line \fB1345\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1341\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1279\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB954\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1279\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1279\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1012\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1239\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1382\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB939\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Msk   (0x1UL << \fBDWT_FUNCTION_MATCHED_Pos\fP)"
DWT FUNCTION: MATCHED Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1340\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB702\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1278\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB953\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1278\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1278\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1011\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1385\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1238\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1381\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB938\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_FUNCTION_MATCHED_Pos   24U"
DWT FUNCTION: MATCHED Position 
.PP
Definition at line \fB1336\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1330\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1268\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB942\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1268\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1268\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1000\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1375\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1227\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1371\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB927\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Msk   (0xFFUL /*<< \fBDWT_LSUCNT_LSUCNT_Pos\fP*/)"
DWT LSUCNT: LSUCNT Mask 
.PP
Definition at line \fB1326\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1329\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1267\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB941\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1267\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1267\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB999\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1374\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1226\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1370\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB926\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_LSUCNT_LSUCNT_Pos   0U"
DWT LSUCNT: LSUCNT Position 
.PP
Definition at line \fB1325\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Msk   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
DWT MASK: MASK Mask 
.PP
Definition at line \fB950\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Msk   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
DWT MASK: MASK Mask 
.PP
Definition at line \fB1008\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Msk   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
DWT MASK: MASK Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Msk   (0x1FUL /*<< \fBDWT_MASK_MASK_Pos\fP*/)"
DWT MASK: MASK Mask 
.PP
Definition at line \fB935\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Pos   0U"
DWT MASK: MASK Position 
.PP
Definition at line \fB949\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Pos   0U"
DWT MASK: MASK Position 
.PP
Definition at line \fB1007\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Pos   0U"
DWT MASK: MASK Position 
.PP
Definition at line \fB1234\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_MASK_MASK_Pos   0U"
DWT MASK: MASK Position 
.PP
Definition at line \fB934\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1326\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1264\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB938\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1264\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1264\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB996\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1371\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1223\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1367\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB923\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Msk   (0xFFUL /*<< \fBDWT_SLEEPCNT_SLEEPCNT_Pos\fP*/)"
DWT SLEEPCNT: SLEEPCNT Mask 
.PP
Definition at line \fB1322\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1325\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1263\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB937\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1263\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1263\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB995\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1370\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1222\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1366\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB922\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define DWT_SLEEPCNT_SLEEPCNT_Pos   0U"
DWT SLEEPCNT: SLEEPCNT Position 
.PP
Definition at line \fB1321\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define EMSS   ((\fBEMSS_Type\fP      *)     \fBEMSS_BASE\fP        )"
Ehanced MSS Registers struct 
.PP
Definition at line \fB2147\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define EMSS_BASE   (0xE001E000UL)"
Enhanced Memory SubSystem Base Address 
.PP
Definition at line \fB2132\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB3244\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB1428\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB2269\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB1503\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB2344\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB2344\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB3806\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_INTEGRITY_SIGNATURE   (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */"

.PP
Definition at line \fB3655\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB3236\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB1420\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB2261\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB1495\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB2336\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB2336\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB3798\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_DCRS   (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */"

.PP
Definition at line \fB3647\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB3240\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB1424\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB2265\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB1499\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB2340\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB2340\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB3802\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_ES   (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non\-secure 1=Secure */"

.PP
Definition at line \fB3651\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB3237\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB1421\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB2262\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB1496\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB2337\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB2337\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB3799\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_FTYPE   (0x00000010UL)     /* bit [4] allocate stack for floating\-point context: 0=done 1=skipped  */"

.PP
Definition at line \fB3648\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1463\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1636\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1863\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB3238\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB1422\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB2263\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB1497\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB2338\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB2338\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB3800\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_MODE   (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */"

.PP
Definition at line \fB3649\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB3234\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB1418\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB2259\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB1493\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB2334\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB2334\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB3796\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_PREFIX   (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */"

.PP
Definition at line \fB3645\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB3235\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB1419\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB2260\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB1494\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB2335\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB2335\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB3797\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_S   (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non\-secure 1=Secure          */"

.PP
Definition at line \fB3646\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB3239\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB1423\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB2264\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB1498\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB2339\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB2339\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB3801\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EXC_RETURN_SPSEL   (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */"

.PP
Definition at line \fB3650\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1464\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1637\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1864\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1465\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1638\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1865\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB3231\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB1415\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB2256\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB1490\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB2331\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB2331\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB3793\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FNC_RETURN   (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */"

.PP
Definition at line \fB3642\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB3132\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB2157\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB2232\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB2232\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP      )"
Floating Point Unit 
.PP
Definition at line \fB1574\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB3640\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP      )"
Floating Point Unit 
.PP
Definition at line \fB1801\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB3543\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU   ((\fBFPU_Type\fP       *)     \fBFPU_BASE\fP         )"
Floating Point Unit 
.PP
Definition at line \fB2160\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB3131\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB2156\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB2231\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB2231\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB1573\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB3639\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB1800\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB3542\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_BASE   (\fBSCS_BASE\fP +  0x0F30UL)"
Floating Point Unit 
.PP
Definition at line \fB2159\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB2547\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB1666\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB1741\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB1741\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB3043\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB1577\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB2948\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Msk   (0x1FFFFFFFUL << \fBFPU_FPCAR_ADDRESS_Pos\fP)"
FPCAR: ADDRESS bit Mask 
.PP
Definition at line \fB1799\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB2546\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB1665\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB1740\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB1740\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB1349\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB3042\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB1576\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB2947\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCAR_ADDRESS_Pos   3U"
FPCAR: ADDRESS bit Position 
.PP
Definition at line \fB1798\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB2495\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB1614\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB1689\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB1689\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB1322\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB2991\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB1549\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB2896\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Msk   (1UL << \fBFPU_FPCCR_ASPEN_Pos\fP)"
FPCCR: ASPEN bit Mask 
.PP
Definition at line \fB1747\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB2494\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB1613\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB1688\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB1688\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB1321\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB2990\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB1548\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB2895\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_ASPEN_Pos   31U"
FPCCR: ASPEN bit Position 
.PP
Definition at line \fB1746\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB2525\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB1644\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB1719\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB1719\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB1331\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB3021\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB1558\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB2926\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Msk   (1UL << \fBFPU_FPCCR_BFRDY_Pos\fP)"
FPCCR: BFRDY bit Mask 
.PP
Definition at line \fB1777\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB2524\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB1643\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB1718\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB1718\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB1330\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB3020\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB1557\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB2925\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_BFRDY_Pos   6U"
FPCCR: BFRDY Position 
.PP
Definition at line \fB1776\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB2504\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB1623\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB1698\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB1698\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB3000\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB2905\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Msk   (1UL << \fBFPU_FPCCR_CLRONRET_Pos\fP)"
FPCCR: CLRONRET bit Mask 
.PP
Definition at line \fB1756\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB2503\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB1622\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB1697\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB1697\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB2999\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB2904\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRET_Pos   28U"
FPCCR: CLRONRET Position 
.PP
Definition at line \fB1755\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB2507\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB1626\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB1701\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB1701\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB3003\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB2908\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Msk   (1UL << \fBFPU_FPCCR_CLRONRETS_Pos\fP)"
FPCCR: CLRONRETS bit Mask 
.PP
Definition at line \fB1759\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB2506\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB1625\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB1700\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB1700\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB3002\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB2907\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_CLRONRETS_Pos   27U"
FPCCR: CLRONRETS Position 
.PP
Definition at line \fB1758\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB2531\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB1650\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB1725\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB1725\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB3027\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB1564\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB2932\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Msk   (1UL << \fBFPU_FPCCR_HFRDY_Pos\fP)"
FPCCR: HFRDY bit Mask 
.PP
Definition at line \fB1783\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB2530\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB1649\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB1724\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB1724\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB1336\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB3026\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB1563\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB2931\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_HFRDY_Pos   4U"
FPCCR: HFRDY Position 
.PP
Definition at line \fB1782\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB2543\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB1662\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB1737\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB1737\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB3039\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB1573\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB2944\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Msk   (1UL /*<< \fBFPU_FPCCR_LSPACT_Pos\fP*/)"
FPCCR: Lazy state preservation active bit Mask 
.PP
Definition at line \fB1795\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB2542\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB1661\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB1736\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB1736\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB1345\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB3038\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB1572\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB2943\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPACT_Pos   0U"
FPCCR: Lazy state preservation active bit Position 
.PP
Definition at line \fB1794\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB2498\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB1617\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB1692\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB1692\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB1325\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB2994\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB1552\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB2899\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Msk   (1UL << \fBFPU_FPCCR_LSPEN_Pos\fP)"
FPCCR: LSPEN bit Mask 
.PP
Definition at line \fB1750\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB2497\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB1616\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB1691\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB1691\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB1324\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB2993\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB1551\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB2898\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPEN_Pos   30U"
FPCCR: LSPEN Position 
.PP
Definition at line \fB1749\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB2501\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB1620\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB1695\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB1695\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB2997\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB2902\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Msk   (1UL << \fBFPU_FPCCR_LSPENS_Pos\fP)"
FPCCR: LSPENS bit Mask 
.PP
Definition at line \fB1753\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB2500\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB1619\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB1694\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB1694\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB2996\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB2901\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_LSPENS_Pos   29U"
FPCCR: LSPENS Position 
.PP
Definition at line \fB1752\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB2528\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB1647\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB1722\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB1722\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB1334\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB3024\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB1561\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB2929\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Msk   (1UL << \fBFPU_FPCCR_MMRDY_Pos\fP)"
FPCCR: MMRDY bit Mask 
.PP
Definition at line \fB1780\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB2527\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB1646\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB1721\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB1721\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB1333\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB3023\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB1560\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB2928\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_MMRDY_Pos   5U"
FPCCR: MMRDY Position 
.PP
Definition at line \fB1779\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB2519\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB1638\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB1713\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB1713\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB1328\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB3015\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB1555\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB2920\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Msk   (1UL << \fBFPU_FPCCR_MONRDY_Pos\fP)"
FPCCR: MONRDY bit Mask 
.PP
Definition at line \fB1771\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB2518\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB1637\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB1712\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB1712\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB1327\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB3014\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB1554\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB2919\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_MONRDY_Pos   8U"
FPCCR: MONRDY Position 
.PP
Definition at line \fB1770\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB2537\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB1656\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB1731\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB1731\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB3033\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB2938\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Msk   (1UL << \fBFPU_FPCCR_S_Pos\fP)"
FPCCR: Security status of the FP context bit Mask 
.PP
Definition at line \fB1789\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB2536\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB1655\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB1730\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB1730\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB3032\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB2937\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_S_Pos   2U"
FPCCR: Security status of the FP context bit Position 
.PP
Definition at line \fB1788\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB2522\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB1641\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB1716\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB1716\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB3018\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB2923\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Msk   (1UL << \fBFPU_FPCCR_SFRDY_Pos\fP)"
FPCCR: SFRDY bit Mask 
.PP
Definition at line \fB1774\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB2521\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB1640\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB1715\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB1715\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB3017\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB2922\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_SFRDY_Pos   7U"
FPCCR: SFRDY Position 
.PP
Definition at line \fB1773\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB2516\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB1635\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB1710\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB1710\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB3012\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB2917\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Msk   (1UL << \fBFPU_FPCCR_SPLIMVIOL_Pos\fP)"
FPCCR: SPLIMVIOL bit Mask 
.PP
Definition at line \fB1768\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB2515\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB1634\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB1709\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB1709\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB3011\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB2916\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_SPLIMVIOL_Pos   9U"
FPCCR: SPLIMVIOL Position 
.PP
Definition at line \fB1767\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB2534\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB1653\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB1728\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB1728\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB1340\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB3030\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB1567\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB2935\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Msk   (1UL << \fBFPU_FPCCR_THREAD_Pos\fP)"
FPCCR: processor mode active bit Mask 
.PP
Definition at line \fB1786\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB2533\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB1652\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB1727\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB1727\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB1339\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB3029\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB1566\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB2934\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_THREAD_Pos   3U"
FPCCR: processor mode bit Position 
.PP
Definition at line \fB1785\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB2510\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB1629\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB1704\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB1704\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB3006\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB2911\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Msk   (1UL << \fBFPU_FPCCR_TS_Pos\fP)"
FPCCR: TS bit Mask 
.PP
Definition at line \fB1762\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB2509\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB1628\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB1703\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB1703\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB3005\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB2910\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_TS_Pos   26U"
FPCCR: TS Position 
.PP
Definition at line \fB1761\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB2513\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB1632\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB1707\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB1707\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB3009\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB2914\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Msk   (1UL << \fBFPU_FPCCR_UFRDY_Pos\fP)"
FPCCR: UFRDY bit Mask 
.PP
Definition at line \fB1765\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB2512\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB1631\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB1706\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB1706\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB3008\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB2913\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_UFRDY_Pos   10U"
FPCCR: UFRDY Position 
.PP
Definition at line \fB1764\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB2540\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB1659\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB1734\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB1734\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB1343\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB3036\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB1570\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB2941\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Msk   (1UL << \fBFPU_FPCCR_USER_Pos\fP)"
FPCCR: privilege level bit Mask 
.PP
Definition at line \fB1792\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB2539\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB1658\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB1733\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB1733\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB1342\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB3035\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB1569\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB2940\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPCCR_USER_Pos   1U"
FPCCR: privilege level bit Position 
.PP
Definition at line \fB1791\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB2551\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB1670\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB1745\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB1745\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB1354\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB3047\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB1581\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB2952\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Msk   (1UL << \fBFPU_FPDSCR_AHP_Pos\fP)"
FPDSCR: AHP bit Mask 
.PP
Definition at line \fB1803\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB2550\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB1669\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB1744\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB1744\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB1353\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB3046\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB1580\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB2951\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_AHP_Pos   26U"
FPDSCR: AHP bit Position 
.PP
Definition at line \fB1802\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB2554\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB1673\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB1748\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB1748\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB1357\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB3050\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB1584\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB2955\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Msk   (1UL << \fBFPU_FPDSCR_DN_Pos\fP)"
FPDSCR: DN bit Mask 
.PP
Definition at line \fB1806\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB2553\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB1672\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB1747\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB1747\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB1356\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB3049\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB1583\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB2954\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_DN_Pos   25U"
FPDSCR: DN bit Position 
.PP
Definition at line \fB1805\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB2557\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB1676\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB1751\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB1751\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB3053\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB1587\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB2958\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Msk   (1UL << \fBFPU_FPDSCR_FZ_Pos\fP)"
FPDSCR: FZ bit Mask 
.PP
Definition at line \fB1809\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB2556\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB1675\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB1750\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB1750\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB1359\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB3052\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB1586\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB2957\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ_Pos   24U"
FPDSCR: FZ bit Position 
.PP
Definition at line \fB1808\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB2560\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB1679\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB1754\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB1754\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB1363\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB3056\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB1590\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB2961\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Msk   (3UL << \fBFPU_FPDSCR_RMode_Pos\fP)"
FPDSCR: RMode bit Mask 
.PP
Definition at line \fB1812\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB2559\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB1678\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB1753\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB1753\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB1362\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB3055\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB1589\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB2960\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_RMode_Pos   22U"
FPDSCR: RMode bit Position 
.PP
Definition at line \fB1811\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
MVFR0: A_SIMD registers bits Mask 
.PP
Definition at line \fB1704\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
MVFR0: A_SIMD registers bits Mask 
.PP
Definition at line \fB1779\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
MVFR0: A_SIMD registers bits Mask 
.PP
Definition at line \fB1779\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
MVFR0: A_SIMD registers bits Mask 
.PP
Definition at line \fB1388\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
MVFR0: A_SIMD registers bits Mask 
.PP
Definition at line \fB1615\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Msk   (0xFUL /*<< \fBFPU_MVFR0_A_SIMD_registers_Pos\fP*/)"
MVFR0: A_SIMD registers bits Mask 
.PP
Definition at line \fB1837\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Pos   0U"
MVFR0: A_SIMD registers bits Position 
.PP
Definition at line \fB1703\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Pos   0U"
MVFR0: A_SIMD registers bits Position 
.PP
Definition at line \fB1778\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Pos   0U"
MVFR0: A_SIMD registers bits Position 
.PP
Definition at line \fB1778\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Pos   0U"
MVFR0: A_SIMD registers bits Position 
.PP
Definition at line \fB1387\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Pos   0U"
MVFR0: A_SIMD registers bits Position 
.PP
Definition at line \fB1614\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_A_SIMD_registers_Pos   0U"
MVFR0: A_SIMD registers bits Position 
.PP
Definition at line \fB1836\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Msk   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB1692\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Msk   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB1767\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Msk   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB1767\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Msk   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB1376\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Msk   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB1603\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Msk   (0xFUL << \fBFPU_MVFR0_Divide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB1825\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Pos   16U"
MVFR0: Divide bits Position 
.PP
Definition at line \fB1691\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Pos   16U"
MVFR0: Divide bits Position 
.PP
Definition at line \fB1766\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Pos   16U"
MVFR0: Divide bits Position 
.PP
Definition at line \fB1766\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Pos   16U"
MVFR0: Divide bits Position 
.PP
Definition at line \fB1375\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Pos   16U"
MVFR0: Divide bits Position 
.PP
Definition at line \fB1602\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Divide_Pos   16U"
MVFR0: Divide bits Position 
.PP
Definition at line \fB1824\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Msk   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
MVFR0: Double-precision bits Mask 
.PP
Definition at line \fB1698\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Msk   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
MVFR0: Double-precision bits Mask 
.PP
Definition at line \fB1773\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Msk   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
MVFR0: Double-precision bits Mask 
.PP
Definition at line \fB1773\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Msk   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
MVFR0: Double-precision bits Mask 
.PP
Definition at line \fB1382\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Msk   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
MVFR0: Double-precision bits Mask 
.PP
Definition at line \fB1609\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Msk   (0xFUL << \fBFPU_MVFR0_Double_precision_Pos\fP)"
MVFR0: Double-precision bits Mask 
.PP
Definition at line \fB1831\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Pos   8U"
MVFR0: Double-precision bits Position 
.PP
Definition at line \fB1697\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Pos   8U"
MVFR0: Double-precision bits Position 
.PP
Definition at line \fB1772\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Pos   8U"
MVFR0: Double-precision bits Position 
.PP
Definition at line \fB1772\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Pos   8U"
MVFR0: Double-precision bits Position 
.PP
Definition at line \fB1381\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Pos   8U"
MVFR0: Double-precision bits Position 
.PP
Definition at line \fB1608\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Double_precision_Pos   8U"
MVFR0: Double-precision bits Position 
.PP
Definition at line \fB1830\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
MVFR0: FP exception trapping bits Mask 
.PP
Definition at line \fB1695\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
MVFR0: FP exception trapping bits Mask 
.PP
Definition at line \fB1770\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
MVFR0: FP exception trapping bits Mask 
.PP
Definition at line \fB1770\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
MVFR0: FP exception trapping bits Mask 
.PP
Definition at line \fB1379\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
MVFR0: FP exception trapping bits Mask 
.PP
Definition at line \fB1606\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Msk   (0xFUL << \fBFPU_MVFR0_FP_excep_trapping_Pos\fP)"
MVFR0: FP exception trapping bits Mask 
.PP
Definition at line \fB1828\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Pos   12U"
MVFR0: FP exception trapping bits Position 
.PP
Definition at line \fB1694\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Pos   12U"
MVFR0: FP exception trapping bits Position 
.PP
Definition at line \fB1769\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Pos   12U"
MVFR0: FP exception trapping bits Position 
.PP
Definition at line \fB1769\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Pos   12U"
MVFR0: FP exception trapping bits Position 
.PP
Definition at line \fB1378\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Pos   12U"
MVFR0: FP exception trapping bits Position 
.PP
Definition at line \fB1605\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_excep_trapping_Pos   12U"
MVFR0: FP exception trapping bits Position 
.PP
Definition at line \fB1827\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
MVFR0: FP rounding modes bits Mask 
.PP
Definition at line \fB1683\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
MVFR0: FP rounding modes bits Mask 
.PP
Definition at line \fB1758\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
MVFR0: FP rounding modes bits Mask 
.PP
Definition at line \fB1758\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
MVFR0: FP rounding modes bits Mask 
.PP
Definition at line \fB1367\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
MVFR0: FP rounding modes bits Mask 
.PP
Definition at line \fB1594\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Msk   (0xFUL << \fBFPU_MVFR0_FP_rounding_modes_Pos\fP)"
MVFR0: FP rounding modes bits Mask 
.PP
Definition at line \fB1816\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Pos   28U"
MVFR0: FP rounding modes bits Position 
.PP
Definition at line \fB1682\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Pos   28U"
MVFR0: FP rounding modes bits Position 
.PP
Definition at line \fB1757\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Pos   28U"
MVFR0: FP rounding modes bits Position 
.PP
Definition at line \fB1757\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Pos   28U"
MVFR0: FP rounding modes bits Position 
.PP
Definition at line \fB1366\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Pos   28U"
MVFR0: FP rounding modes bits Position 
.PP
Definition at line \fB1593\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_FP_rounding_modes_Pos   28U"
MVFR0: FP rounding modes bits Position 
.PP
Definition at line \fB1815\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Msk   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
MVFR0: Short vectors bits Mask 
.PP
Definition at line \fB1686\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Msk   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
MVFR0: Short vectors bits Mask 
.PP
Definition at line \fB1761\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Msk   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
MVFR0: Short vectors bits Mask 
.PP
Definition at line \fB1761\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Msk   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
MVFR0: Short vectors bits Mask 
.PP
Definition at line \fB1370\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Msk   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
MVFR0: Short vectors bits Mask 
.PP
Definition at line \fB1597\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Msk   (0xFUL << \fBFPU_MVFR0_Short_vectors_Pos\fP)"
MVFR0: Short vectors bits Mask 
.PP
Definition at line \fB1819\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Pos   24U"
MVFR0: Short vectors bits Position 
.PP
Definition at line \fB1685\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Pos   24U"
MVFR0: Short vectors bits Position 
.PP
Definition at line \fB1760\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Pos   24U"
MVFR0: Short vectors bits Position 
.PP
Definition at line \fB1760\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Pos   24U"
MVFR0: Short vectors bits Position 
.PP
Definition at line \fB1369\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Pos   24U"
MVFR0: Short vectors bits Position 
.PP
Definition at line \fB1596\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Short_vectors_Pos   24U"
MVFR0: Short vectors bits Position 
.PP
Definition at line \fB1818\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Msk   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
MVFR0: Single-precision bits Mask 
.PP
Definition at line \fB1701\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Msk   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
MVFR0: Single-precision bits Mask 
.PP
Definition at line \fB1776\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Msk   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
MVFR0: Single-precision bits Mask 
.PP
Definition at line \fB1776\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Msk   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
MVFR0: Single-precision bits Mask 
.PP
Definition at line \fB1385\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Msk   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
MVFR0: Single-precision bits Mask 
.PP
Definition at line \fB1612\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Msk   (0xFUL << \fBFPU_MVFR0_Single_precision_Pos\fP)"
MVFR0: Single-precision bits Mask 
.PP
Definition at line \fB1834\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Pos   4U"
MVFR0: Single-precision bits Position 
.PP
Definition at line \fB1700\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Pos   4U"
MVFR0: Single-precision bits Position 
.PP
Definition at line \fB1775\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Pos   4U"
MVFR0: Single-precision bits Position 
.PP
Definition at line \fB1775\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Pos   4U"
MVFR0: Single-precision bits Position 
.PP
Definition at line \fB1384\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Pos   4U"
MVFR0: Single-precision bits Position 
.PP
Definition at line \fB1611\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Single_precision_Pos   4U"
MVFR0: Single-precision bits Position 
.PP
Definition at line \fB1833\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Msk   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
MVFR0: Square root bits Mask 
.PP
Definition at line \fB1689\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Msk   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
MVFR0: Square root bits Mask 
.PP
Definition at line \fB1764\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Msk   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
MVFR0: Square root bits Mask 
.PP
Definition at line \fB1764\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Msk   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
MVFR0: Square root bits Mask 
.PP
Definition at line \fB1373\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Msk   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
MVFR0: Square root bits Mask 
.PP
Definition at line \fB1600\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Msk   (0xFUL << \fBFPU_MVFR0_Square_root_Pos\fP)"
MVFR0: Square root bits Mask 
.PP
Definition at line \fB1822\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Pos   20U"
MVFR0: Square root bits Position 
.PP
Definition at line \fB1688\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Pos   20U"
MVFR0: Square root bits Position 
.PP
Definition at line \fB1763\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Pos   20U"
MVFR0: Square root bits Position 
.PP
Definition at line \fB1763\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Pos   20U"
MVFR0: Square root bits Position 
.PP
Definition at line \fB1372\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Pos   20U"
MVFR0: Square root bits Position 
.PP
Definition at line \fB1599\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR0_Square_root_Pos   20U"
MVFR0: Square root bits Position 
.PP
Definition at line \fB1821\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
MVFR1: D_NaN mode bits Mask 
.PP
Definition at line \fB1714\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
MVFR1: D_NaN mode bits Mask 
.PP
Definition at line \fB1789\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
MVFR1: D_NaN mode bits Mask 
.PP
Definition at line \fB1789\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
MVFR1: D_NaN mode bits Mask 
.PP
Definition at line \fB1398\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
MVFR1: D_NaN mode bits Mask 
.PP
Definition at line \fB1625\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Msk   (0xFUL << \fBFPU_MVFR1_D_NaN_mode_Pos\fP)"
MVFR1: D_NaN mode bits Mask 
.PP
Definition at line \fB1847\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Pos   4U"
MVFR1: D_NaN mode bits Position 
.PP
Definition at line \fB1713\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Pos   4U"
MVFR1: D_NaN mode bits Position 
.PP
Definition at line \fB1788\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Pos   4U"
MVFR1: D_NaN mode bits Position 
.PP
Definition at line \fB1788\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Pos   4U"
MVFR1: D_NaN mode bits Position 
.PP
Definition at line \fB1397\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Pos   4U"
MVFR1: D_NaN mode bits Position 
.PP
Definition at line \fB1624\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_D_NaN_mode_Pos   4U"
MVFR1: D_NaN mode bits Position 
.PP
Definition at line \fB1846\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
MVFR1: FP fused MAC bits Mask 
.PP
Definition at line \fB1708\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
MVFR1: FP fused MAC bits Mask 
.PP
Definition at line \fB1783\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
MVFR1: FP fused MAC bits Mask 
.PP
Definition at line \fB1783\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
MVFR1: FP fused MAC bits Mask 
.PP
Definition at line \fB1392\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
MVFR1: FP fused MAC bits Mask 
.PP
Definition at line \fB1619\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Msk   (0xFUL << \fBFPU_MVFR1_FP_fused_MAC_Pos\fP)"
MVFR1: FP fused MAC bits Mask 
.PP
Definition at line \fB1841\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Pos   28U"
MVFR1: FP fused MAC bits Position 
.PP
Definition at line \fB1707\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Pos   28U"
MVFR1: FP fused MAC bits Position 
.PP
Definition at line \fB1782\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Pos   28U"
MVFR1: FP fused MAC bits Position 
.PP
Definition at line \fB1782\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Pos   28U"
MVFR1: FP fused MAC bits Position 
.PP
Definition at line \fB1391\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Pos   28U"
MVFR1: FP fused MAC bits Position 
.PP
Definition at line \fB1618\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_fused_MAC_Pos   28U"
MVFR1: FP fused MAC bits Position 
.PP
Definition at line \fB1840\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
MVFR1: FP HPFP bits Mask 
.PP
Definition at line \fB1711\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
MVFR1: FP HPFP bits Mask 
.PP
Definition at line \fB1786\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
MVFR1: FP HPFP bits Mask 
.PP
Definition at line \fB1786\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
MVFR1: FP HPFP bits Mask 
.PP
Definition at line \fB1395\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
MVFR1: FP HPFP bits Mask 
.PP
Definition at line \fB1622\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Msk   (0xFUL << \fBFPU_MVFR1_FP_HPFP_Pos\fP)"
MVFR1: FP HPFP bits Mask 
.PP
Definition at line \fB1844\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Pos   24U"
MVFR1: FP HPFP bits Position 
.PP
Definition at line \fB1710\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Pos   24U"
MVFR1: FP HPFP bits Position 
.PP
Definition at line \fB1785\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Pos   24U"
MVFR1: FP HPFP bits Position 
.PP
Definition at line \fB1785\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Pos   24U"
MVFR1: FP HPFP bits Position 
.PP
Definition at line \fB1394\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Pos   24U"
MVFR1: FP HPFP bits Position 
.PP
Definition at line \fB1621\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_FP_HPFP_Pos   24U"
MVFR1: FP HPFP bits Position 
.PP
Definition at line \fB1843\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
MVFR1: FtZ mode bits Mask 
.PP
Definition at line \fB1717\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
MVFR1: FtZ mode bits Mask 
.PP
Definition at line \fB1792\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
MVFR1: FtZ mode bits Mask 
.PP
Definition at line \fB1792\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
MVFR1: FtZ mode bits Mask 
.PP
Definition at line \fB1401\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
MVFR1: FtZ mode bits Mask 
.PP
Definition at line \fB1628\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Msk   (0xFUL /*<< \fBFPU_MVFR1_FtZ_mode_Pos\fP*/)"
MVFR1: FtZ mode bits Mask 
.PP
Definition at line \fB1850\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Pos   0U"
MVFR1: FtZ mode bits Position 
.PP
Definition at line \fB1716\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Pos   0U"
MVFR1: FtZ mode bits Position 
.PP
Definition at line \fB1791\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Pos   0U"
MVFR1: FtZ mode bits Position 
.PP
Definition at line \fB1791\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Pos   0U"
MVFR1: FtZ mode bits Position 
.PP
Definition at line \fB1400\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Pos   0U"
MVFR1: FtZ mode bits Position 
.PP
Definition at line \fB1627\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define FPU_MVFR1_FtZ_mode_Pos   0U"
MVFR1: FtZ mode bits Position 
.PP
Definition at line \fB1849\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB2608\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB1721\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB1796\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB1796\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB3104\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB3009\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Msk   (0xFUL << \fBFPU_MVFR2_FPMisc_Pos\fP)"
MVFR2: FPMisc bits Mask 
.PP
Definition at line \fB1854\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB2607\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB1720\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB1795\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB1795\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB3103\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB3008\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR2_FPMisc_Pos   4U"
MVFR2: FPMisc bits Position 
.PP
Definition at line \fB1853\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB379\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB277\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB372\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB241\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB252\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB241\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB277\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB257\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB372\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB372\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB315\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB381\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB330\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB377\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB252\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB257\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define IPSR_ISR_Msk   (0x1FFUL /*<< \fBIPSR_ISR_Pos\fP*/)"
IPSR: ISR Mask 
.PP
Definition at line \fB378\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB378\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB276\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB371\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB240\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB251\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB240\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB276\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB256\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB371\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB371\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB314\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB380\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB329\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB376\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB251\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB256\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define IPSR_ISR_Pos   0U"
IPSR: ISR Position 
.PP
Definition at line \fB377\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB3109\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB2139\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
ITM configuration struct 
.PP
Definition at line \fB1393\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB2214\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB2214\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
ITM configuration struct 
.PP
Definition at line \fB1563\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB3611\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
ITM configuration struct 
.PP
Definition at line \fB1790\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB3515\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP      )"
ITM configuration struct 
.PP
Definition at line \fB1376\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM   ((\fBITM_Type\fP       *)     \fBITM_BASE\fP         )"
ITM configuration struct 
.PP
Definition at line \fB2142\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB3095\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB2125\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB1381\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB2200\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB2200\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB1551\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB3591\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB1778\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB3496\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB1364\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_BASE   (0xE0000000UL)"
ITM Base Address 
.PP
Definition at line \fB2127\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1161\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1099\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB828\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1099\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1099\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB886\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1206\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1110\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1202\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB813\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_LSR_Access_Msk   (1UL << \fBITM_LSR_Access_Pos\fP)"
ITM LSR: Access Mask 
.PP
Definition at line \fB1157\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1160\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1098\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB827\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1098\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1098\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB885\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1205\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1109\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1201\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB812\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_LSR_Access_Pos   1U"
ITM LSR: Access Position 
.PP
Definition at line \fB1156\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1158\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1096\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB825\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1096\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1096\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB883\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1203\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1107\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1199\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB810\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Msk   (1UL << \fBITM_LSR_ByteAcc_Pos\fP)"
ITM LSR: ByteAcc Mask 
.PP
Definition at line \fB1154\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1157\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1095\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB824\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1095\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1095\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB882\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1202\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1106\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1198\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB809\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_LSR_ByteAcc_Pos   2U"
ITM LSR: ByteAcc Position 
.PP
Definition at line \fB1153\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1164\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB831\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB889\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1209\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1113\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1205\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB816\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_LSR_Present_Msk   (1UL /*<< \fBITM_LSR_Present_Pos\fP*/)"
ITM LSR: Present Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1163\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1101\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB830\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB888\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1208\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1112\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1204\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB815\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_LSR_Present_Pos   0U"
ITM LSR: Present Position 
.PP
Definition at line \fB1159\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB4152\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3133\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB1867\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3201\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3201\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB2053\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB4741\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB2290\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB4596\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB1841\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1116\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1054\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1054\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1054\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1161\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1157\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Msk   (0x1UL << \fBITM_STIM_DISABLED_Pos\fP)"
ITM STIM: DISABLED Mask 
.PP
Definition at line \fB1112\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1115\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1053\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1053\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1053\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1160\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1156\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_STIM_DISABLED_Pos   1U"
ITM STIM: DISABLED Position 
.PP
Definition at line \fB1111\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1119\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1057\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1057\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1057\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1164\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Msk   (0x1UL /*<< \fBITM_STIM_FIFOREADY_Pos\fP*/)"
ITM STIM: FIFOREADY Mask 
.PP
Definition at line \fB1115\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1118\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1056\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1056\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1056\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1163\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1159\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_STIM_FIFOREADY_Pos   0U"
ITM STIM: FIFOREADY Position 
.PP
Definition at line \fB1114\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1127\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1065\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1065\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1065\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1172\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1079\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1168\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB782\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Msk   (1UL << \fBITM_TCR_BUSY_Pos\fP)"
ITM TCR: BUSY Mask 
.PP
Definition at line \fB1123\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1126\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1064\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1064\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1064\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1171\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1078\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1167\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB781\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_BUSY_Pos   23U"
ITM TCR: BUSY Position 
.PP
Definition at line \fB1122\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1145\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1083\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1083\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1083\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB870\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1190\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1094\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1186\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB797\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Msk   (1UL << \fBITM_TCR_DWTENA_Pos\fP)"
ITM TCR: DWTENA Mask 
.PP
Definition at line \fB1141\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1144\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1082\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1082\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1082\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB869\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1189\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1093\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1185\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB796\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_DWTENA_Pos   3U"
ITM TCR: DWTENA Position 
.PP
Definition at line \fB1140\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1133\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1071\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1071\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1071\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB861\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1178\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1085\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1174\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB788\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Msk   (3UL << \fBITM_TCR_GTSFREQ_Pos\fP)"
ITM TCR: Global timestamp frequency Mask 
.PP
Definition at line \fB1129\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1132\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1070\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1070\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1070\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB860\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1177\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1084\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1173\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB787\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_GTSFREQ_Pos   10U"
ITM TCR: Global timestamp frequency Position 
.PP
Definition at line \fB1128\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1154\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1092\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB821\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1092\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1092\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB879\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1199\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1103\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1195\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB806\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Msk   (1UL /*<< \fBITM_TCR_ITMENA_Pos\fP*/)"
ITM TCR: ITM Enable bit Mask 
.PP
Definition at line \fB1150\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1153\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1091\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB820\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1091\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1091\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB878\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1198\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1102\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1194\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB805\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_ITMENA_Pos   0U"
ITM TCR: ITM Enable bit Position 
.PP
Definition at line \fB1149\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1139\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1077\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1077\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1077\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1180\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Msk   (1UL << \fBITM_TCR_STALLENA_Pos\fP)"
ITM TCR: STALLENA Mask 
.PP
Definition at line \fB1135\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1138\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1076\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1076\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1076\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1183\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1179\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_STALLENA_Pos   5U"
ITM TCR: STALLENA Position 
.PP
Definition at line \fB1134\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1142\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1080\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1080\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1080\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB867\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1091\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1183\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB794\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Msk   (1UL << \fBITM_TCR_SWOENA_Pos\fP)"
ITM TCR: SWOENA Mask 
.PP
Definition at line \fB1138\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1141\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1079\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1079\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1079\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB866\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1186\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1090\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1182\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB793\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_SWOENA_Pos   4U"
ITM TCR: SWOENA Position 
.PP
Definition at line \fB1137\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1148\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1086\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB815\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1086\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1086\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB873\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1193\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1097\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1189\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB800\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Msk   (1UL << \fBITM_TCR_SYNCENA_Pos\fP)"
ITM TCR: SYNCENA Mask 
.PP
Definition at line \fB1144\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1147\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1085\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB814\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1085\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1085\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB872\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1192\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1096\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1188\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB799\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_SYNCENA_Pos   2U"
ITM TCR: SYNCENA Position 
.PP
Definition at line \fB1143\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1130\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1068\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1068\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1068\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1175\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1171\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Msk   (0x7FUL << \fBITM_TCR_TRACEBUSID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1126\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Msk   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Msk   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB858\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Msk   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB1082\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Msk   (0x7FUL << \fBITM_TCR_TraceBusID_Pos\fP)"
ITM TCR: ATBID Mask 
.PP
Definition at line \fB785\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1129\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1067\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1067\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1067\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1174\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1170\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_TRACEBUSID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1125\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB857\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB1081\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_TraceBusID_Pos   16U"
ITM TCR: ATBID Position 
.PP
Definition at line \fB784\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1151\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1089\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB818\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1089\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1089\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB876\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1196\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1100\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1192\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB803\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Msk   (1UL << \fBITM_TCR_TSENA_Pos\fP)"
ITM TCR: TSENA Mask 
.PP
Definition at line \fB1147\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1150\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1088\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB817\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1088\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1088\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB875\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1195\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1099\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1191\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB802\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_TSENA_Pos   1U"
ITM TCR: TSENA Position 
.PP
Definition at line \fB1146\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1136\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1074\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1074\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1074\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1181\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1177\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Msk   (3UL << \fBITM_TCR_TSPRESCALE_Pos\fP)"
ITM TCR: TSPRESCALE Mask 
.PP
Definition at line \fB1132\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Msk   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
ITM TCR: TSPrescale Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Msk   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
ITM TCR: TSPrescale Mask 
.PP
Definition at line \fB864\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Msk   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
ITM TCR: TSPrescale Mask 
.PP
Definition at line \fB1088\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Msk   (3UL << \fBITM_TCR_TSPrescale_Pos\fP)"
ITM TCR: TSPrescale Mask 
.PP
Definition at line \fB791\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1135\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1073\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1073\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1073\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1180\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1176\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TCR_TSPRESCALE_Pos   8U"
ITM TCR: TSPRESCALE Position 
.PP
Definition at line \fB1131\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Pos   8U"
ITM TCR: TSPrescale Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Pos   8U"
ITM TCR: TSPrescale Position 
.PP
Definition at line \fB863\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Pos   8U"
ITM TCR: TSPrescale Position 
.PP
Definition at line \fB1087\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TCR_TSPrescale_Pos   8U"
ITM TCR: TSPrescale Position 
.PP
Definition at line \fB790\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1123\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1061\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB793\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1061\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1061\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB851\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1168\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1075\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1164\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB778\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Msk   (0xFFFFFFFFUL /*<< \fBITM_TPR_PRIVMASK_Pos\fP*/)"
ITM TPR: PRIVMASK Mask 
.PP
Definition at line \fB1119\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1122\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1060\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB792\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1060\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1060\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB850\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1167\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1074\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1163\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB777\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_TPR_PRIVMASK_Pos   0U"
ITM TPR: PRIVMASK Position 
.PP
Definition at line \fB1118\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB3118\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB1323\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB2148\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
Memory Protection Unit 
.PP
Definition at line \fB659\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB1398\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
Memory Protection Unit 
.PP
Definition at line \fB1400\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB2223\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB2223\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
Memory Protection Unit 
.PP
Definition at line \fB1570\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB3626\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
Memory Protection Unit 
.PP
Definition at line \fB1797\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB3529\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
Memory Protection Unit 
.PP
Definition at line \fB674\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP      )"
Memory Protection Unit 
.PP
Definition at line \fB1383\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU   ((\fBMPU_Type\fP       *)     \fBMPU_BASE\fP         )"
Memory Protection Unit 
.PP
Definition at line \fB2151\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB3117\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB1322\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB2147\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB658\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB1397\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB1399\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB2222\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB2222\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB1569\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB3625\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB1796\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB3528\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB673\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB1382\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_BASE   (\fBSCS_BASE\fP +  0x0D90UL)"
Memory Protection Unit 
.PP
Definition at line \fB2150\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB2323\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB863\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB553\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB938\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1190\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1248\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB2819\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1475\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB2724\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB567\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1173\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Msk   (1UL /*<< \fBMPU_CTRL_ENABLE_Pos\fP*/)"
MPU CTRL: ENABLE Mask 
.PP
Definition at line \fB1578\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB2322\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB862\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1444\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB552\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB937\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1189\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1247\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB2818\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1474\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB2723\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB566\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1172\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_ENABLE_Pos   0U"
MPU CTRL: ENABLE Position 
.PP
Definition at line \fB1577\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB2320\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB860\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1442\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB550\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB935\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1245\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB2816\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1472\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB2721\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB564\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1170\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Msk   (1UL << \fBMPU_CTRL_HFNMIENA_Pos\fP)"
MPU CTRL: HFNMIENA Mask 
.PP
Definition at line \fB1575\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB2319\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB859\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1441\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB549\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB934\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1186\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1244\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB2815\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1471\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB2720\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB563\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1169\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_HFNMIENA_Pos   1U"
MPU CTRL: HFNMIENA Position 
.PP
Definition at line \fB1574\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB2317\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB857\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1439\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB547\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB932\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1242\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB2813\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1469\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB2718\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB561\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1167\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Msk   (1UL << \fBMPU_CTRL_PRIVDEFENA_Pos\fP)"
MPU CTRL: PRIVDEFENA Mask 
.PP
Definition at line \fB1572\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB2316\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB856\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1438\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB546\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB931\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1183\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1241\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB2812\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1468\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB2717\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB560\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1166\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_CTRL_PRIVDEFENA_Pos   2U"
MPU CTRL: PRIVDEFENA Position 
.PP
Definition at line \fB1571\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB2366\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB903\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1485\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1560\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1560\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB2862\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB2767\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Msk   (0xFFUL /*<< \fBMPU_MAIR0_Attr0_Pos\fP*/)"
MPU MAIR0: Attr0 Mask 
.PP
Definition at line \fB1618\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB2365\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB902\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1484\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1559\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1559\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB2861\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB2766\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr0_Pos   0U"
MPU MAIR0: Attr0 Position 
.PP
Definition at line \fB1617\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB2363\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB900\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1482\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB975\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1557\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1557\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB2859\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB2764\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Msk   (0xFFUL << \fBMPU_MAIR0_Attr1_Pos\fP)"
MPU MAIR0: Attr1 Mask 
.PP
Definition at line \fB1615\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB2362\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB899\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1481\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB974\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1556\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1556\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB2858\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB2763\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr1_Pos   8U"
MPU MAIR0: Attr1 Position 
.PP
Definition at line \fB1614\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB2360\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB897\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1479\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB972\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1554\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1554\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB2856\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB2761\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Msk   (0xFFUL << \fBMPU_MAIR0_Attr2_Pos\fP)"
MPU MAIR0: Attr2 Mask 
.PP
Definition at line \fB1612\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB2359\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB896\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1478\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB971\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1553\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1553\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB2855\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB2760\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr2_Pos   16U"
MPU MAIR0: Attr2 Position 
.PP
Definition at line \fB1611\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB2357\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB894\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1476\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB969\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1551\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1551\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB2853\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB2758\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Msk   (0xFFUL << \fBMPU_MAIR0_Attr3_Pos\fP)"
MPU MAIR0: Attr3 Mask 
.PP
Definition at line \fB1609\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB2356\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB893\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1475\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB968\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1550\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1550\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB2852\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB2757\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR0_Attr3_Pos   24U"
MPU MAIR0: Attr3 Position 
.PP
Definition at line \fB1608\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB2379\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB916\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1498\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB991\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1573\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1573\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB2875\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB2780\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Msk   (0xFFUL /*<< \fBMPU_MAIR1_Attr4_Pos\fP*/)"
MPU MAIR1: Attr4 Mask 
.PP
Definition at line \fB1631\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB2378\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB915\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1497\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB990\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1572\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1572\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB2874\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB2779\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr4_Pos   0U"
MPU MAIR1: Attr4 Position 
.PP
Definition at line \fB1630\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB2376\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB913\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1495\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1570\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1570\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB2872\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB2777\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Msk   (0xFFUL << \fBMPU_MAIR1_Attr5_Pos\fP)"
MPU MAIR1: Attr5 Mask 
.PP
Definition at line \fB1628\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB2375\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB912\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1494\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1569\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1569\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB2871\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB2776\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr5_Pos   8U"
MPU MAIR1: Attr5 Position 
.PP
Definition at line \fB1627\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB2373\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB910\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1492\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB985\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1567\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1567\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB2869\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB2774\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Msk   (0xFFUL << \fBMPU_MAIR1_Attr6_Pos\fP)"
MPU MAIR1: Attr6 Mask 
.PP
Definition at line \fB1625\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB2372\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB909\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1491\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB984\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1566\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1566\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB2868\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB2773\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr6_Pos   16U"
MPU MAIR1: Attr6 Position 
.PP
Definition at line \fB1624\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB2370\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB907\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB982\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1564\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1564\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB2866\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB2771\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Msk   (0xFFUL << \fBMPU_MAIR1_Attr7_Pos\fP)"
MPU MAIR1: Attr7 Mask 
.PP
Definition at line \fB1622\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB2369\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB906\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1488\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB981\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1563\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1563\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB2865\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB2770\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_MAIR1_Attr7_Pos   24U"
MPU MAIR1: Attr7 Position 
.PP
Definition at line \fB1621\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1214\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1499\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1213\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1271\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1498\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1208\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1266\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1493\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1207\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1265\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1492\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1226\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1284\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1511\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1225\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1283\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1510\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1223\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1281\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1508\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1222\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1280\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1507\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1293\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1234\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1292\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1220\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1278\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1505\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1219\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1277\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1504\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1232\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1290\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1231\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1289\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1229\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1287\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1228\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1286\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1217\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1275\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1502\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1216\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1274\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1501\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1211\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1269\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1496\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1210\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1268\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1495\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1483\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1255\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1482\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB2337\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB877\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1459\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB952\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1534\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1534\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB2833\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB2738\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Msk   (0x3UL << \fBMPU_RBAR_AP_Pos\fP)"
MPU RBAR: AP Mask 
.PP
Definition at line \fB1592\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB2336\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB876\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1458\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB951\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1533\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1533\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB2832\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB2737\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_AP_Pos   1U"
MPU RBAR: AP Position 
.PP
Definition at line \fB1591\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB2331\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB871\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1453\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB946\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1528\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1528\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB2827\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB2732\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_BASE_Pos\fP)"
MPU RBAR: BASE Mask 
.PP
Definition at line \fB1586\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB2330\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB870\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1452\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB945\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1527\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1527\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB2826\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB2731\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_BASE_Pos   5U"
MPU RBAR: BASE Position 
.PP
Definition at line \fB1585\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1262\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1261\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1488\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB2334\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB874\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1456\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB949\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1531\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1531\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB2830\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB2735\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Msk   (0x3UL << \fBMPU_RBAR_SH_Pos\fP)"
MPU RBAR: SH Mask 
.PP
Definition at line \fB1589\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB2333\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB873\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1455\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB948\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1530\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1530\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB2829\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB2734\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_SH_Pos   3U"
MPU RBAR: SH Position 
.PP
Definition at line \fB1588\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1259\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1486\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1258\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1485\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB2340\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB880\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1462\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB955\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1537\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1537\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB2836\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB2741\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Msk   (01UL /*<< \fBMPU_RBAR_XN_Pos\fP*/)"
MPU RBAR: XN Mask 
.PP
Definition at line \fB1595\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB2339\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB879\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1461\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB954\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1536\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1536\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB2835\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB2740\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RBAR_XN_Pos   0U"
MPU RBAR: XN Position 
.PP
Definition at line \fB1594\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB2350\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB887\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1469\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB962\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1544\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1544\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB2846\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB2751\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Msk   (0x7UL << \fBMPU_RLAR_AttrIndx_Pos\fP)"
MPU RLAR: AttrIndx Mask 
.PP
Definition at line \fB1602\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB2349\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB886\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1468\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB961\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1543\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1543\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB2845\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB2750\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_AttrIndx_Pos   1U"
MPU RLAR: AttrIndx Position 
.PP
Definition at line \fB1601\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask

.PP
MPU RLAR: EN Mask 
.PP
Definition at line \fB2353\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: EN Mask

.PP
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB890\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask

.PP
MPU RLAR: EN Mask 
.PP
Definition at line \fB1472\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: EN Mask

.PP
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB965\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB1547\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB1547\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB2849\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB2754\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Msk   (1UL /*<< \fBMPU_RLAR_EN_Pos\fP*/)"
MPU RLAR: Region enable bit Disable Mask 
.PP
Definition at line \fB1605\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position

.PP
MPU RLAR: EN Position 
.PP
Definition at line \fB2352\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: EN Position

.PP
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB889\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position

.PP
MPU RLAR: EN Position 
.PP
Definition at line \fB1471\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: EN Position

.PP
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB964\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB1546\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB1546\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB2848\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB2753\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_EN_Pos   0U"
MPU RLAR: Region enable bit Position 
.PP
Definition at line \fB1604\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB2344\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB884\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1466\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB959\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1541\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1541\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB2840\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB2745\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Msk   (0x7FFFFFFUL << \fBMPU_RLAR_LIMIT_Pos\fP)"
MPU RLAR: LIMIT Mask 
.PP
Definition at line \fB1599\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB2343\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB883\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1465\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB958\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1540\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1540\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB2839\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB2744\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_LIMIT_Pos   5U"
MPU RLAR: LIMIT Position 
.PP
Definition at line \fB1598\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB2327\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB867\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1449\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB557\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB942\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1194\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1524\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1524\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1252\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB2823\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1479\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB2728\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB571\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1177\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Msk   (0xFFUL /*<< \fBMPU_RNR_REGION_Pos\fP*/)"
MPU RNR: REGION Mask 
.PP
Definition at line \fB1582\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB2326\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB866\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1448\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB556\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB941\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1193\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1523\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1523\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1251\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB2822\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1478\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB2727\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB570\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1176\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RNR_REGION_Pos   0U"
MPU RNR: REGION Position 
.PP
Definition at line \fB1581\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB2310\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB850\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB540\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1177\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1507\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1507\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB2806\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1462\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB2711\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB554\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Msk   (0xFFUL << \fBMPU_TYPE_DREGION_Pos\fP)"
MPU TYPE: DREGION Mask 
.PP
Definition at line \fB1565\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB2309\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB849\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1431\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB539\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1176\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1506\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1506\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1234\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB2805\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1461\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB2710\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB553\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1159\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_DREGION_Pos   8U"
MPU TYPE: DREGION Position 
.PP
Definition at line \fB1564\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB2307\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB847\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1429\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB537\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1174\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1504\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1504\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1232\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB2803\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1459\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB2708\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB551\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1157\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Msk   (0xFFUL << \fBMPU_TYPE_IREGION_Pos\fP)"
MPU TYPE: IREGION Mask 
.PP
Definition at line \fB1562\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB2306\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB846\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1428\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB536\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1173\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1503\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1503\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1231\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB2802\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1458\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB2707\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB550\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1156\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_IREGION_Pos   16U"
MPU TYPE: IREGION Position 
.PP
Definition at line \fB1561\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB2303\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   1U"

.PP
Definition at line \fB843\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1425\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   1U"

.PP
Definition at line \fB533\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   1U"

.PP
Definition at line \fB918\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1170\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1500\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1500\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1228\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB2799\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1455\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB2704\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_RALIASES   4U"

.PP
Definition at line \fB1558\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB2313\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB853\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB543\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB928\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1180\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1510\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1510\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1238\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB2809\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1465\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB2714\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB557\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1163\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Msk   (1UL /*<< \fBMPU_TYPE_SEPARATE_Pos\fP*/)"
MPU TYPE: SEPARATE Mask 
.PP
Definition at line \fB1568\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB2312\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB852\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1434\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB542\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB927\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1179\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1509\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1509\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1237\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB2808\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1464\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB2713\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB556\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1162\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_TYPE_SEPARATE_Pos   0U"
MPU TYPE: SEPARATE Position 
.PP
Definition at line \fB1567\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB3108\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB1314\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB2138\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB541\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB655\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB568\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB1389\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB1392\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB2213\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB2213\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB1562\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB3610\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB1789\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB3514\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB670\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP     )"
NVIC configuration struct 
.PP
Definition at line \fB1375\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC   ((\fBNVIC_Type\fP      *)     \fBNVIC_BASE\fP        )"
NVIC configuration struct 
.PP
Definition at line \fB2141\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB3102\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB1308\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB2132\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB536\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB650\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB562\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB1383\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB1386\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB2207\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB2207\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB1556\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB3604\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB1783\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB3508\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB664\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB1369\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_BASE   (\fBSCS_BASE\fP +  0x0100UL)"
NVIC Base Address 
.PP
Definition at line \fB2135\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB3208\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB1392\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB2233\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB582\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB700\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB609\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB1467\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB1442\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB2308\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB2308\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB1615\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB3770\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB1842\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB3619\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB715\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_ClearPendingIRQ   \fB__NVIC_ClearPendingIRQ\fP"

.PP
Definition at line \fB1425\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB3205\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB1389\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB2230\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB579\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB697\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB606\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB1464\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB1439\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB2305\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB2305\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB1612\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB3767\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB1839\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB3616\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB712\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_DisableIRQ   \fB__NVIC_DisableIRQ\fP"

.PP
Definition at line \fB1422\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB3203\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB1387\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB2228\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB577\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB695\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB604\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB1462\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB1437\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB2303\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB2303\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB1610\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB3765\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB1837\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB3614\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB710\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_EnableIRQ   \fB__NVIC_EnableIRQ\fP"

.PP
Definition at line \fB1420\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB3209\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB1393\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB2234\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB1468\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB1443\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB2309\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB2309\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB1616\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB3771\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB1843\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB3620\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_GetActive   \fB__NVIC_GetActive\fP"

.PP
Definition at line \fB1426\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB3204\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB1388\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB2229\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB578\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB696\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB605\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB1463\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB1438\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB2304\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB2304\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB1611\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB3766\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB1838\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB3615\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB711\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_GetEnableIRQ   \fB__NVIC_GetEnableIRQ\fP"

.PP
Definition at line \fB1421\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB3206\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB1390\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB2231\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB580\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB698\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB607\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB1465\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB1440\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB2306\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB2306\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB1613\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB3768\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB1840\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB3617\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB713\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_GetPendingIRQ   \fB__NVIC_GetPendingIRQ\fP"

.PP
Definition at line \fB1423\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB3211\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB1395\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB2236\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB585\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB703\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB612\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB1470\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB1445\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB2311\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB2311\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB1618\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB3773\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB1845\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB3622\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB718\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_GetPriority   \fB__NVIC_GetPriority\fP"

.PP
Definition at line \fB1428\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB3202\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB1386\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB2227\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB576\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB694\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB603\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB1436\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB2302\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB2302\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB1609\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB3764\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB1836\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB3613\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_GetPriorityGrouping   \fB__NVIC_GetPriorityGrouping\fP"

.PP
Definition at line \fB1419\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB3222\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB1406\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB2247\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB596\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB714\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB623\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB1481\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB1456\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB2322\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB2322\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB1629\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB3784\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB1856\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB3633\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB729\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_GetVector   \fB__NVIC_GetVector\fP"

.PP
Definition at line \fB1439\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB3207\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB1391\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB2232\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB581\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB699\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB608\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB1466\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB1441\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB2307\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB2307\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB1614\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB3769\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB1841\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB3618\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB714\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_SetPendingIRQ   \fB__NVIC_SetPendingIRQ\fP"

.PP
Definition at line \fB1424\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB3210\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB1394\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB2235\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB584\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB702\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB611\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB1469\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB1444\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB2310\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB2310\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB1617\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB3772\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB1844\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB3621\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB717\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_SetPriority   \fB__NVIC_SetPriority\fP"

.PP
Definition at line \fB1427\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB3201\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB1385\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB2226\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB575\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB693\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB602\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB1435\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB2301\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB2301\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB1608\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB3763\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB1835\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB3612\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_SetPriorityGrouping   __NVIC_SetPriorityGrouping"

.PP
Definition at line \fB1418\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB3221\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB1405\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB2246\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB595\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB713\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB622\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB1480\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB1455\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB2321\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB2321\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB1628\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB3783\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB1855\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB3632\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB728\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_SetVector   \fB__NVIC_SetVector\fP"

.PP
Definition at line \fB1438\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB496\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB489\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB364\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB489\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB489\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB498\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB445\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB515\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB364\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB495\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB495\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB488\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB363\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB488\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB488\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB497\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB444\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB514\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB363\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB494\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB3212\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB1396\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB2237\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB586\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB704\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB613\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB1471\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB1446\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB2312\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB2312\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB1619\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB3774\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB1846\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB3623\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB719\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_SystemReset   \fB__NVIC_SystemReset\fP"

.PP
Definition at line \fB1429\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB3225\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB1409\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB2250\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB599\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB717\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB626\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB1484\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB1459\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB2325\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB2325\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB1632\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB3787\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB1859\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB3636\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB732\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define NVIC_USER_IRQ_OFFSET   16"

.PP
Definition at line \fB1442\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB3106\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB1312\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB2136\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB539\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB653\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB566\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB1387\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB1390\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB2211\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB2211\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB1560\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB3608\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB1787\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB3512\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB668\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP      )"
SCB configuration struct 
.PP
Definition at line \fB1373\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB   ((\fBSCB_Type\fP       *)     \fBSCB_BASE\fP         )"
SCB configuration struct 
.PP
Definition at line \fB2139\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB636\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB476\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB628\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB476\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB628\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB628\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB638\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB655\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB641\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB635\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB475\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB627\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB475\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB627\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB627\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB637\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB654\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB640\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB630\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB470\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB622\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB470\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB471\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB622\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB622\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB529\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB632\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB574\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB649\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB423\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB468\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB635\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB629\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB469\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB621\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB469\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB470\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB621\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB621\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB528\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB631\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB573\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB648\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB422\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB467\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB634\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB639\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB631\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB474\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB631\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB631\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB532\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB641\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB577\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB658\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB471\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB644\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB638\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB630\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB473\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB630\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB630\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB531\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB640\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB576\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB657\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB470\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB643\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB633\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB473\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB625\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB473\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB625\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB625\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB635\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB652\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB638\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB632\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB472\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB624\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB472\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB624\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB624\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB634\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB651\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB637\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB651\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB482\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB637\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB482\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB477\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB637\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB637\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB535\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB653\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB580\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB670\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB426\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB474\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB650\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB650\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB481\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB636\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB481\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB476\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB636\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB636\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB534\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB652\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB579\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB669\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB425\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB473\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB649\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB648\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB479\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB634\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB479\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB634\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB634\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB650\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB667\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB647\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB478\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB633\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB478\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB633\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB633\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB649\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB666\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB646\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB654\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB485\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB640\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB436\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB485\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB480\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB640\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB640\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB538\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB656\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB673\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB429\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB477\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB653\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB653\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB484\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB639\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB435\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB484\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB479\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB639\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB639\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB537\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB655\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB672\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB428\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB476\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB652\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB624\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB464\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB616\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB400\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB424\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB400\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB464\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB465\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB616\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB616\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB523\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB626\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB568\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB643\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB417\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB462\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB629\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB623\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB463\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB615\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB399\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB423\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB399\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB463\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB464\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB615\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB615\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB522\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB625\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB567\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB642\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB416\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB461\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB628\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB627\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB467\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB619\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB403\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB427\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB403\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB467\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB468\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB619\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB619\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB526\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB629\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB571\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB646\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB420\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB465\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB632\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB626\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB466\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB618\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB402\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB426\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB402\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB466\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB467\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB618\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB618\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB525\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB628\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB570\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB645\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB419\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB464\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB631\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB483\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB541\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB482\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB540\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB3103\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB1309\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB2133\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB537\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB651\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB563\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB1384\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB1387\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB2208\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB2208\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB1557\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB3605\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB1784\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB3509\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB665\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB1370\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_BASE   (\fBSCS_BASE\fP +  0x0D00UL)"
System Control Block Base Address 
.PP
Definition at line \fB2136\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCACTIVE_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: DCACTIVE Mask 
.PP
Definition at line \fB980\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCACTIVE_Pos   12U"
SCB CACR: DCACTIVE Position 
.PP
Definition at line \fB979\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCCLEAN_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: DCCLEAN Mask 
.PP
Definition at line \fB974\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCCLEAN_Pos   16U"
SCB CACR: DCCLEAN Position 
.PP
Definition at line \fB973\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: FORCEWT Mask 
.PP
Definition at line \fB877\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: FORCEWT Mask 
.PP
Definition at line \fB983\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Pos   2U"
SCB CACR: FORCEWT Position 
.PP
Definition at line \fB876\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Pos   2U"
SCB CACR: FORCEWT Position 
.PP
Definition at line \fB982\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_ICACTIVE_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: ICACTIVE Mask 
.PP
Definition at line \fB977\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_ICACTIVE_Pos   13U"
SCB CACR: ICACTIVE Position 
.PP
Definition at line \fB976\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB689\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB514\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB669\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB514\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB500\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB669\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB669\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB558\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB691\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB708\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB497\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB682\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB688\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB513\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB668\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB513\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB499\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB668\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB668\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB557\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB690\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB707\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB496\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB681\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB677\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB502\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB657\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB502\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB657\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB657\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB679\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: Branch prediction enable bit Mask

.PP
SCB CCR: BP Mask 
.PP
Definition at line \fB600\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask 
.PP
Definition at line \fB696\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask 
.PP
Definition at line \fB670\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB676\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB501\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB656\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB501\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB656\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB656\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB678\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: Branch prediction enable bit Position

.PP
SCB CCR: BP Position 
.PP
Definition at line \fB599\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position 
.PP
Definition at line \fB695\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position 
.PP
Definition at line \fB669\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB683\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB508\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB663\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB508\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB663\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB663\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB685\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: Cache enable bit Mask

.PP
SCB CCR: DC Mask 
.PP
Definition at line \fB606\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask 
.PP
Definition at line \fB702\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask 
.PP
Definition at line \fB676\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB682\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB507\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB662\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB507\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB662\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB662\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB684\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: Cache enable bit Position

.PP
SCB CCR: DC Position 
.PP
Definition at line \fB605\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position 
.PP
Definition at line \fB701\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position 
.PP
Definition at line \fB675\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB692\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB517\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB672\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB517\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB503\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB672\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB672\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB561\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB694\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB615\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB711\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB500\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB685\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB691\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB516\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB671\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB516\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB502\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB671\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB671\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB560\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB693\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB614\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB710\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB499\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB684\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB680\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB505\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB660\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB505\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB660\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB660\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB682\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: Instruction cache enable bit Mask

.PP
SCB CCR: IC Mask 
.PP
Definition at line \fB603\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask 
.PP
Definition at line \fB699\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask 
.PP
Definition at line \fB673\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB679\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB504\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB659\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB504\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB659\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB659\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB681\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: Instruction cache enable bit Position

.PP
SCB CCR: IC Position 
.PP
Definition at line \fB602\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position 
.PP
Definition at line \fB698\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position 
.PP
Definition at line \fB672\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB512\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB570\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB624\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB511\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB569\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB623\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB497\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB555\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB609\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB496\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB554\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB608\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB686\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB511\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB666\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB511\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB666\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB666\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB688\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB705\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB679\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB685\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB510\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB665\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB510\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB665\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB665\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB687\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB704\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB678\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB695\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB520\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB675\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB429\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB453\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB429\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB520\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB506\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB675\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB675\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB564\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB618\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB714\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB446\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB503\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB688\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB694\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB519\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB674\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB428\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB452\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB428\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB519\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB505\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB674\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB674\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB563\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB617\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB713\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB445\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB502\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB687\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB698\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB523\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB678\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB523\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB509\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB678\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB678\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB567\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB621\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB717\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB506\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB691\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB697\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB522\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB677\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB522\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB508\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB677\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB677\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB566\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB620\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB716\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB505\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB690\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB941\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB890\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB943\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB805\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB960\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB911\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB940\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB889\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB942\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB804\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB959\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB910\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB944\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB893\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB946\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB808\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB963\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB914\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB943\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB892\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB945\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB807\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB962\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB913\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB938\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB887\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB940\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB802\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB957\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB908\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB937\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB886\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB939\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB801\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB956\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB907\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB932\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB934\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB796\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB951\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB902\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB931\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB880\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB880\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB880\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB933\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB795\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB950\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB901\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB935\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB937\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB799\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB954\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB905\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB934\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB883\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB936\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB798\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB953\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB904\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB929\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB878\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB931\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB793\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB948\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB899\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB928\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB877\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB930\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB792\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB947\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB898\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB926\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB875\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB928\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB945\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB896\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB925\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB874\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB927\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB944\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB895\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB792\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB772\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB585\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB772\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB772\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB646\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB794\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB811\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB582\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB785\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB791\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB771\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB584\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB771\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB771\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB645\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB793\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB810\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB581\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB784\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB766\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB746\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB562\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB620\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB674\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB785\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB559\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB759\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB765\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB745\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB561\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB619\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB673\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB784\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB558\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB758\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB785\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB765\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB639\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB693\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB804\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB575\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB778\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB784\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB764\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB638\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB692\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB803\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB574\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB777\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB814\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB794\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB604\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB794\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB794\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB668\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB816\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB722\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB833\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB601\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB807\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB813\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB793\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB603\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB793\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB793\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB667\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB815\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB721\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB832\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB600\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB806\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB788\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB768\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB581\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB642\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB696\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB807\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB578\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB781\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB787\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB767\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB580\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB641\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB695\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB806\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB577\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB780\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB810\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB790\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB600\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB664\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB718\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB829\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB597\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB803\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB809\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB789\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB599\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB663\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB717\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB828\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB596\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB802\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB804\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB594\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB658\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB823\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB591\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB797\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB803\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB593\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB657\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB822\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB590\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB796\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB826\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB806\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB613\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB677\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB828\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB731\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB610\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB819\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB825\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB805\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB612\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB676\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB827\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB730\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB609\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB818\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB829\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB809\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB616\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB680\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB831\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB734\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB613\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB822\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB828\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB808\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB615\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB679\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB830\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB733\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB612\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB821\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB795\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB649\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB814\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB788\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB794\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB648\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB813\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB787\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB769\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB749\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB565\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB623\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB771\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB677\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB788\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB562\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB762\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB768\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB748\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB564\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB622\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB770\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB676\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB787\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB561\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB761\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB776\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB756\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB756\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB756\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB630\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB684\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB795\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB769\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB775\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB755\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB755\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB755\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB629\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB683\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB794\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB768\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB773\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB753\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB569\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB753\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB753\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB627\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB681\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB792\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB566\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB766\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB772\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB752\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB568\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB752\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB752\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB626\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB680\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB791\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB565\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB765\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB779\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB759\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB759\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB759\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB633\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB687\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB798\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB569\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB772\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB778\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB758\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB758\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB758\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB632\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB686\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB797\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB568\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB771\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB782\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB762\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB762\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB762\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB636\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB690\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB801\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB572\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB781\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB761\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB761\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB761\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB635\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB689\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB800\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB571\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB823\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB803\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB610\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB674\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB825\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB728\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB607\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB816\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB822\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB802\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB609\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB673\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB824\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB727\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB606\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB815\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB807\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB787\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB597\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB661\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB715\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB594\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB800\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB806\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB786\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB596\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB660\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB714\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB593\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB799\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB798\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB588\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB652\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB817\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB585\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB791\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB797\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB587\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB651\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB816\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB584\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB790\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB820\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB800\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB822\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB839\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB813\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB819\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB799\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB821\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB838\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB812\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB817\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB797\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB607\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB671\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB725\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB836\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB604\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB810\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB816\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB796\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB606\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB670\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB724\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB835\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB603\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB809\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB832\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB619\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB683\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB834\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB737\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB851\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB616\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB825\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB831\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB811\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB618\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB682\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB833\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB736\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB850\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB615\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB824\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB801\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB591\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB655\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB820\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB588\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB794\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB800\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB590\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB654\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB819\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB587\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB793\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB763\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB743\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB559\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB617\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB671\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB782\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB556\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB756\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB762\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB742\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB558\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB616\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB670\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB781\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB555\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB755\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_DC_Msk   (1UL << \fBSCB_CLIDR_DC_Pos\fP)"
SCB CLIDR: DC Mask 
.PP
Definition at line \fB874\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_DC_Pos   1U"
SCB CLIDR: DC Position 
.PP
Definition at line \fB873\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_IC_Msk   (1UL << \fBSCB_CLIDR_IC_Pos\fP)"
SCB CLIDR: IC Mask 
.PP
Definition at line \fB871\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_IC_Pos   0U"
SCB CLIDR: IC Position 
.PP
Definition at line \fB870\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB906\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB855\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB770\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB868\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB905\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB854\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB769\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB867\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB903\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB852\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB852\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB852\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB905\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB767\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB865\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB902\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB851\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB851\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB851\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB904\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB766\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB864\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB570\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB408\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB562\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB362\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB380\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB362\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB562\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB562\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB478\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB523\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB589\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB375\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB414\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB575\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB569\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB407\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB561\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB361\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB379\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB361\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB561\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB561\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB477\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB522\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB588\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB374\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB413\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB574\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB564\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB402\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB556\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB356\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB374\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB356\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB402\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB556\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB556\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB472\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB566\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB517\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB369\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB408\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB569\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB563\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB401\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB555\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB355\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB373\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB355\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB401\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB555\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB555\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB471\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB565\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB516\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB368\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB407\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB568\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB573\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB411\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB565\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB365\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB383\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB365\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB415\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB565\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB565\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB481\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB526\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB592\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB378\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB417\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB578\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB572\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB410\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB564\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB364\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB382\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB364\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB414\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB564\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB564\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB480\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB525\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB591\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB377\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB416\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB577\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB576\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB414\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB568\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB368\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB386\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB368\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB418\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB568\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB568\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB484\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB529\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB595\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB381\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB420\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB581\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB575\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB413\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB567\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB367\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB385\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB367\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB417\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB567\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB567\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB483\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB528\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB594\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB380\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB419\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB580\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB567\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB405\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB559\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB359\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB377\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB359\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB559\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB559\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB475\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB569\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB520\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB372\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB411\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB572\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB566\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB404\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB558\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB358\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB376\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB358\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB558\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB558\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB474\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB568\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB519\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB371\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB410\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB571\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB951\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB900\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB900\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB900\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB953\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB815\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB970\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB921\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB950\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB899\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB899\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB899\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB952\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB814\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB969\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB920\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB948\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB897\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB897\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB897\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB950\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB967\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB918\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB947\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB896\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB896\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB896\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB949\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB966\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB917\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB913\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB862\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB862\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB862\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB777\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB932\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB883\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB912\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB861\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB861\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB861\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB776\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB931\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB882\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB919\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB868\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB868\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB868\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB921\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB783\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB938\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB889\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB918\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB867\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB867\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB867\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB920\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB782\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB937\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB888\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB916\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB865\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB865\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB865\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB780\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB935\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB886\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB915\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB864\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB864\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB864\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB779\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB934\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB885\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB910\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB859\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB859\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB859\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB912\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB774\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB929\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB880\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB909\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB858\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB858\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB858\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB911\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB773\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB928\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB879\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB922\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB871\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB871\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB871\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB924\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB786\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB941\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB892\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB921\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB870\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB870\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB870\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB923\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB785\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB940\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB891\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_LEVEL_Msk   (7UL << \fBSCB_DCCISW_LEVEL_Pos\fP)"
SCB DCCISW: Level Mask 
.PP
Definition at line \fB949\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_LEVEL_Pos   1U"
SCB DCCISW: Level Position 
.PP
Definition at line \fB948\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB986\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB925\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB840\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB1005\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0xFFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB955\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB985\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB924\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB839\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB1004\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB954\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB983\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB922\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB985\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB837\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB1002\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB952\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB982\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB921\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB984\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB836\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB1001\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB951\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_LEVEL_Msk   (7UL << \fBSCB_DCCSW_LEVEL_Pos\fP)"
SCB DCCSW: Level Mask 
.PP
Definition at line \fB939\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_LEVEL_Pos   1U"
SCB DCCSW: Level Position 
.PP
Definition at line \fB938\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB979\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB918\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB981\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB833\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB998\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0xFFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB945\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB978\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB917\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB980\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB832\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB997\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB944\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB976\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB915\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB830\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB995\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB942\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB975\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB914\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB829\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB994\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB941\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_LEVEL_Msk   (7UL << \fBSCB_DCISW_LEVEL_Pos\fP)"
SCB DCISW: Level Mask 
.PP
Definition at line \fB929\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_LEVEL_Pos   1U"
SCB DCISW: Level Position 
.PP
Definition at line \fB928\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB972\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB911\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB911\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB911\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB974\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB991\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0xFFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB935\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB971\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB910\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB910\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB910\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB973\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB990\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB934\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB969\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB908\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB971\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB823\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB932\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB968\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB907\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB970\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB822\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB931\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB858\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB835\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB642\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB835\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB835\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB860\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB760\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB877\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB639\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB848\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB857\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB834\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB641\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB834\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB834\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB859\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB759\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB876\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB638\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB847\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB855\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB832\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB639\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB832\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB832\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB857\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB757\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB874\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB636\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB845\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB854\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB831\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB638\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB831\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB831\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB856\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB756\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB873\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB635\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB844\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB849\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB826\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB633\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB851\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB751\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB868\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB630\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB839\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB848\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB825\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB632\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB850\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB750\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB867\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB629\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB838\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB861\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB838\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB645\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB838\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB838\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB863\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB763\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB880\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB642\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB851\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB860\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB837\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB644\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB837\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB837\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB862\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB762\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB879\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB641\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB850\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB852\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB829\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB636\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB829\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB829\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB854\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB754\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB871\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB633\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB842\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB851\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB828\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB635\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB828\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB828\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB853\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB753\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB870\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB632\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB841\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Msk   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
SCB DTCMCR: EN Mask 
.PP
Definition at line \fB866\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Msk   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
SCB DTCMCR: EN Mask 
.PP
Definition at line \fB970\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Pos   0U"
SCB DTCMCR: EN Position 
.PP
Definition at line \fB865\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Pos   0U"
SCB DTCMCR: EN Position 
.PP
Definition at line \fB969\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Msk   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
SCB DTCMCR: SZ Mask 
.PP
Definition at line \fB857\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Msk   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
SCB DTCMCR: SZ Mask 
.PP
Definition at line \fB967\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Pos   3U"
SCB DTCMCR: SZ Position 
.PP
Definition at line \fB856\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Pos   3U"
SCB DTCMCR: SZ Position 
.PP
Definition at line \fB966\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB836\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB816\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB623\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB816\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB816\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB687\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB838\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB741\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB620\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB829\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB835\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB815\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB622\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB815\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB815\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB686\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB837\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB740\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB619\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB828\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB839\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB626\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB690\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB841\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB744\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB858\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB623\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB832\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB838\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB818\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB625\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB689\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB840\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB743\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB857\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB622\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB831\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB842\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB822\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB629\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB822\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB822\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB693\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB844\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB747\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB861\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB626\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB835\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB841\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB821\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB628\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB821\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB821\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB692\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB843\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB746\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB860\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB625\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB834\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB607\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB445\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB599\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB390\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB390\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB445\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB440\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB599\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB599\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB506\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB609\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB551\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB626\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB403\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB442\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB612\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB606\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB444\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB598\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB389\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB389\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB444\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB439\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB598\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB598\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB505\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB608\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB550\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB625\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB402\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB441\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB611\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB604\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB442\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB387\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB387\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB442\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB437\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB503\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB606\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB548\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB623\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB400\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB439\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB609\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB603\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB441\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB595\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB386\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB386\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB441\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB436\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB595\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB595\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB502\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB605\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB547\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB622\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB399\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB438\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB608\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB583\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB421\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB575\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB372\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB390\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB372\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB421\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB422\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB488\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB585\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB533\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB602\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB385\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB424\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB588\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB582\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB420\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB574\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB371\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB389\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB371\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB420\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB421\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB487\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB584\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB532\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB601\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB384\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB423\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB587\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB586\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB424\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB578\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB424\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB588\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB605\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB591\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB585\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB423\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB577\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB423\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB587\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB604\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB590\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB580\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB418\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB572\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB418\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB582\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB599\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB585\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB579\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB417\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB571\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB417\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB581\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB598\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB584\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB598\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB436\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB590\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB384\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB402\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB384\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB436\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB434\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB590\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB590\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB500\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB600\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB545\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB617\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB397\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB436\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB603\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB597\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB435\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB589\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB383\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB401\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB383\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB435\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB433\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB589\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB589\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB499\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB599\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB544\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB616\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB396\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB435\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB602\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB595\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB433\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB587\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB381\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB399\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB381\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB431\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB587\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB587\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB497\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB597\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB542\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB614\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB394\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB433\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB600\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB594\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB432\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB586\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB380\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB398\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB380\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB430\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB586\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB586\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB496\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB596\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB541\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB613\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB393\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB432\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB599\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB592\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB584\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB378\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB378\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB428\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB584\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB584\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB494\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB594\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB539\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB611\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB391\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB597\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB591\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB429\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB583\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB377\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB377\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB427\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB583\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB583\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB493\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB593\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB538\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB610\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB390\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB429\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB596\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB589\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB427\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB581\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB375\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB375\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB427\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB425\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB581\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB581\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB491\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB591\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB536\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB608\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB388\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB427\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB594\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB588\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB426\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB580\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB374\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB374\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB426\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB424\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB580\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB580\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB490\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB590\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB535\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB607\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB387\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB426\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB593\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB613\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB451\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB605\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB451\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB446\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB605\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB605\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB512\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB615\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB557\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB632\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB448\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB618\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB612\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB450\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB604\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB450\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB445\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB604\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB604\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB511\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB614\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB556\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB631\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB447\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB617\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB601\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB439\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB593\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB439\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB593\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB593\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB603\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB620\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB606\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB600\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB438\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB592\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB438\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB592\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB592\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB602\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB619\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB605\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB616\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB454\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB608\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB454\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB449\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB608\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB608\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB515\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB618\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB560\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB635\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB409\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB451\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB621\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB615\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB453\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB607\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB453\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB448\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB607\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB607\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB514\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB617\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB559\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB634\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB408\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB450\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB620\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB610\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB448\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB602\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB448\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB443\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB602\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB602\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB509\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB554\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB629\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB406\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB445\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB615\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB609\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB447\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB601\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB447\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB442\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB601\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB601\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB508\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB553\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB628\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB405\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB444\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB614\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Msk   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
SCB ITCMCR: EN Mask 
.PP
Definition at line \fB853\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Msk   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
SCB ITCMCR: EN Mask 
.PP
Definition at line \fB963\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Pos   0U"
SCB ITCMCR: EN Position 
.PP
Definition at line \fB852\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Pos   0U"
SCB ITCMCR: EN Position 
.PP
Definition at line \fB962\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Msk   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
SCB ITCMCR: SZ Mask 
.PP
Definition at line \fB844\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Msk   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
SCB ITCMCR: SZ Mask 
.PP
Definition at line \fB960\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Pos   3U"
SCB ITCMCR: SZ Position 
.PP
Definition at line \fB843\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Pos   3U"
SCB ITCMCR: SZ Position 
.PP
Definition at line \fB959\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB868\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB870\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB858\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB867\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB844\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB869\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB857\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB865\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB867\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB855\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB864\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB841\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB866\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB854\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB848\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB861\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB847\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB860\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB658\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB489\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB644\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB416\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB440\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB416\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB489\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB487\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB644\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB644\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB545\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB660\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB590\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB677\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB433\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB484\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB657\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB657\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB488\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB643\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB415\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB439\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB415\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB488\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB486\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB643\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB643\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB544\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB659\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB589\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB676\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB432\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB483\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB656\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB664\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB495\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB650\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB419\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB443\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB419\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB495\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB490\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB650\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB650\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB548\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB666\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB593\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB683\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB436\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB487\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB663\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB663\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB494\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB649\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB418\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB442\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB418\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB494\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB489\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB649\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB649\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB547\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB665\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB592\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB682\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB435\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB486\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB662\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB661\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB492\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB492\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB663\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB680\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB660\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB660\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB491\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB646\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB491\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB646\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB646\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB662\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB679\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB659\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB667\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB498\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB653\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB422\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB446\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB422\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB498\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB493\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB653\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB653\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB551\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB669\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB686\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB439\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB490\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB666\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB666\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB497\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB652\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB421\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB445\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB421\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB497\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB492\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB652\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB652\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB550\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB668\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB595\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB685\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB438\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB489\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB665\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB756\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB736\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB552\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB736\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB736\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB610\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB758\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB664\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB549\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB749\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB755\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB735\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB551\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB735\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB735\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB609\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB757\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB663\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB548\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB748\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB714\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB694\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB519\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB694\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB694\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB577\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB716\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB631\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB516\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB707\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB713\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB693\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB518\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB693\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB693\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB576\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB715\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB630\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB515\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB706\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB723\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB528\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB725\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB640\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB742\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB525\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB716\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB722\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB702\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB527\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB724\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB639\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB741\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB524\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB715\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB753\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB545\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB545\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB755\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB772\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB746\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB752\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB544\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB732\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB544\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB754\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB771\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB745\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB702\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB527\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB682\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB527\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB682\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB682\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB704\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB721\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB695\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB701\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB526\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB681\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB526\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB681\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB681\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB703\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB720\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB694\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB759\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB739\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB555\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB739\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB739\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB613\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB761\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB667\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB552\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB752\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB758\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB738\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB554\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB738\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB738\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB612\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB760\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB666\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB551\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB751\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB717\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB697\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB522\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB580\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB719\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB634\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB736\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB519\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB710\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB716\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB696\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB521\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB579\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB718\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB633\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB735\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB518\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB709\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB726\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB706\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB531\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB589\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB728\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB643\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB745\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB528\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB719\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB725\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB705\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB530\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB588\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB727\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB642\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB744\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB527\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB718\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB738\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB543\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB601\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB740\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB655\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB757\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB540\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB731\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB737\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB717\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB542\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB717\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB717\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB600\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB739\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB654\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB756\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB539\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB730\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB744\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB542\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB724\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB542\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB724\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB724\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB763\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB737\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB743\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB541\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB723\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB541\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB723\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB723\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB762\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB736\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB735\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB536\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB715\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB536\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB540\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB715\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB715\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB598\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB737\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB652\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB754\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB537\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB728\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB734\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB535\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB714\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB535\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB539\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB714\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB714\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB597\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB736\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB651\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB753\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB536\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB727\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB747\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB727\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB727\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB727\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB766\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB740\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB746\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB726\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB726\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB726\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB765\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB739\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB708\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB688\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB688\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB688\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB710\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB727\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB701\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB707\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB687\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB687\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB687\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB709\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB726\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB700\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB705\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB685\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB685\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB685\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB707\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB724\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB698\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB704\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB684\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB684\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB684\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB706\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB723\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB697\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB741\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB539\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB721\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB539\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB546\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB721\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB721\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB604\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB658\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB760\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB543\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB734\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB740\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB538\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB720\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB538\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB545\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB720\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB720\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB603\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB657\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB759\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB542\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB733\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB720\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB530\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB700\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB457\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB530\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB525\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB722\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB637\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB739\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB450\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB522\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB713\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB719\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB529\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB699\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB456\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB529\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB524\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB721\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB636\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB738\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB449\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB521\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB712\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB732\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB533\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB712\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB533\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB537\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB595\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB734\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB649\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB751\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB534\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB725\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB731\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB532\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB711\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB532\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB536\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB594\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB733\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB648\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB750\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB533\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB724\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB750\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB730\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB549\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB730\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB730\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB607\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB752\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB661\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB769\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB546\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB743\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB749\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB729\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB548\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB729\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB729\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB606\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB751\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB660\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB768\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB545\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB742\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB711\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB691\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB516\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB691\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB691\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB574\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB713\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB628\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB730\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB513\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB704\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB710\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB690\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB515\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB690\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB690\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB573\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB712\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB627\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB729\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB512\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB703\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB729\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB534\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB592\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB731\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB646\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB748\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB531\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB722\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB728\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB708\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB533\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB591\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB730\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB645\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB747\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB530\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB721\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB955\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB904\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB904\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB904\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB957\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB974\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB925\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB954\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB903\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB903\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB903\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB956\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB973\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB924\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB620\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB612\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB460\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB519\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB622\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB564\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB639\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB413\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x3FFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB458\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB625\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB619\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB611\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB459\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB518\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB621\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB563\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB638\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB412\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB457\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB624\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB3105\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB2135\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
System control Register not in SCB 
.PP
Definition at line \fB565\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
System control Register not in SCB 
.PP
Definition at line \fB1389\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB2210\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB2210\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
System control Register not in SCB 
.PP
Definition at line \fB1559\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
System control Register not in SCB 
.PP
Definition at line \fB1786\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
System control Register not in SCB 
.PP
Definition at line \fB667\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP      )"
System control Register not in SCB 
.PP
Definition at line \fB1372\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB   ((\fBSCnSCB_Type\fP    *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB2138\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISDEFWBUF_Msk   (1UL << \fBSCnSCB_ACTLR_DISDEFWBUF_Pos\fP)"
ACTLR: DISDEFWBUF Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISDEFWBUF_Msk   (1UL << \fBSCnSCB_ACTLR_DISDEFWBUF_Pos\fP)"
ACTLR: DISDEFWBUF Mask 
.PP
Definition at line \fB673\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISDEFWBUF_Pos   1U"
ACTLR: DISDEFWBUF Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISDEFWBUF_Pos   1U"
ACTLR: DISDEFWBUF Position 
.PP
Definition at line \fB672\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISFOLD_Msk   (1UL << \fBSCnSCB_ACTLR_DISFOLD_Pos\fP)"
ACTLR: DISFOLD Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISFOLD_Msk   (1UL << \fBSCnSCB_ACTLR_DISFOLD_Pos\fP)"
ACTLR: DISFOLD Mask 
.PP
Definition at line \fB970\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISFOLD_Msk   (1UL << \fBSCnSCB_ACTLR_DISFOLD_Pos\fP)"
ACTLR: DISFOLD Mask 
.PP
Definition at line \fB670\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISFOLD_Pos   2U"
ACTLR: DISFOLD Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISFOLD_Pos   2U"
ACTLR: DISFOLD Position 
.PP
Definition at line \fB969\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISFOLD_Pos   2U"
ACTLR: DISFOLD Position 
.PP
Definition at line \fB669\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Msk   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
ACTLR: DISMCYCINT Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Msk   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
ACTLR: DISMCYCINT Mask 
.PP
Definition at line \fB973\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Msk   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
ACTLR: DISMCYCINT Mask 
.PP
Definition at line \fB473\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Msk   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
ACTLR: DISMCYCINT Mask 
.PP
Definition at line \fB676\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Pos   0U"
ACTLR: DISMCYCINT Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Pos   0U"
ACTLR: DISMCYCINT Position 
.PP
Definition at line \fB972\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Pos   0U"
ACTLR: DISMCYCINT Position 
.PP
Definition at line \fB472\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Pos   0U"
ACTLR: DISMCYCINT Position 
.PP
Definition at line \fB675\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB1011\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB950\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB673\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB950\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB950\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB939\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB666\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBSCnSCB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB1008\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB1010\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB949\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB672\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB949\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB949\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB938\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB665\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCnSCB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB1007\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB3094\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB1301\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB2124\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB534\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB648\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB560\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB1376\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB1380\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB2199\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB2199\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB1550\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB3590\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB1777\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB3495\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB662\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB1363\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCS_BASE   (0xE000E000UL)"
System Control Space Base Address 
.PP
Definition at line \fB2126\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB3107\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB1313\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB2137\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB540\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB654\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB567\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB1388\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB1391\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB2212\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB2212\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB1561\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB3609\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB1788\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB3513\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB669\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP  )"
SysTick configuration struct 
.PP
Definition at line \fB1374\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick   ((\fBSysTick_Type\fP   *)     \fBSysTick_BASE\fP     )"
SysTick configuration struct 
.PP
Definition at line \fB2140\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB3101\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB1307\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB2131\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB535\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB649\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB561\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB1382\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB1385\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB2206\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB2206\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB1555\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB3603\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB1782\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB3507\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB663\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB1368\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_BASE   (\fBSCS_BASE\fP +  0x0010UL)"
SysTick Base Address 
.PP
Definition at line \fB2134\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB1057\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB591\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB996\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB479\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB503\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB505\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB591\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB737\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB996\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB996\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB795\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB1019\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB1098\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB519\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB722\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Msk   (1UL << \fBSysTick_CALIB_NOREF_Pos\fP)"
SysTick CALIB: NOREF Mask 
.PP
Definition at line \fB1054\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB1056\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB590\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB995\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB478\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB502\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB504\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB590\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB736\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB995\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB995\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB794\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB1018\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB1097\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB518\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB721\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CALIB_NOREF_Pos   31U"
SysTick CALIB: NOREF Position 
.PP
Definition at line \fB1053\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB1060\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB594\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB999\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB482\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB506\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB508\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB594\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB740\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB999\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB999\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB798\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB1022\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB1101\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB522\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB725\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Msk   (1UL << \fBSysTick_CALIB_SKEW_Pos\fP)"
SysTick CALIB: SKEW Mask 
.PP
Definition at line \fB1057\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB1059\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB593\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB998\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB481\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB505\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB507\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB593\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB739\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB998\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB998\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB797\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB1104\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB1021\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB1100\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB521\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB724\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CALIB_SKEW_Pos   30U"
SysTick CALIB: SKEW Position 
.PP
Definition at line \fB1056\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1063\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB597\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1002\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB485\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB509\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB511\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB597\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1002\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1002\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB801\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1108\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1025\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1104\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB525\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB728\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Msk   (0xFFFFFFUL /*<< \fBSysTick_CALIB_TENMS_Pos\fP*/)"
SysTick CALIB: TENMS Mask 
.PP
Definition at line \fB1060\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1062\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB596\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1001\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB484\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB508\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB510\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB596\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1001\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1001\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB800\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1107\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1024\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1103\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB524\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB727\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CALIB_TENMS_Pos   0U"
SysTick CALIB: TENMS Position 
.PP
Definition at line \fB1059\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB1039\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB573\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB978\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB461\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB485\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB487\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB573\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB719\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB777\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB1084\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB1001\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB1080\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB501\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB704\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Msk   (1UL << \fBSysTick_CTRL_CLKSOURCE_Pos\fP)"
SysTick CTRL: CLKSOURCE Mask 
.PP
Definition at line \fB1036\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB1038\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB572\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB977\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB460\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB484\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB486\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB572\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB718\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB776\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB1083\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB1000\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB1079\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB500\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB703\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_CLKSOURCE_Pos   2U"
SysTick CTRL: CLKSOURCE Position 
.PP
Definition at line \fB1035\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB1036\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB570\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB975\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB458\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB482\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB484\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB570\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB716\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB975\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB975\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB774\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB1081\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB998\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB1077\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB498\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB701\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Msk   (1UL << \fBSysTick_CTRL_COUNTFLAG_Pos\fP)"
SysTick CTRL: COUNTFLAG Mask 
.PP
Definition at line \fB1033\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB1035\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB569\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB974\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB457\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB481\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB483\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB569\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB715\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB974\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB974\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB773\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB1080\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB997\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB1076\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB497\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB700\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_COUNTFLAG_Pos   16U"
SysTick CTRL: COUNTFLAG Position 
.PP
Definition at line \fB1032\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB1045\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB579\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB984\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB467\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB491\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB493\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB579\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB725\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB984\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB984\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB783\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB1090\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB1007\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB1086\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB507\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB710\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Msk   (1UL /*<< \fBSysTick_CTRL_ENABLE_Pos\fP*/)"
SysTick CTRL: ENABLE Mask 
.PP
Definition at line \fB1042\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB1044\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB578\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB983\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB466\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB490\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB492\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB578\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB724\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB983\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB983\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB782\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB1089\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB1006\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB1085\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB506\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB709\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_ENABLE_Pos   0U"
SysTick CTRL: ENABLE Position 
.PP
Definition at line \fB1041\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB1042\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB576\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB981\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB464\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB488\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB490\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB576\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB722\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB981\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB981\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB780\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB1087\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB1004\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB1083\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB504\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB707\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Msk   (1UL << \fBSysTick_CTRL_TICKINT_Pos\fP)"
SysTick CTRL: TICKINT Mask 
.PP
Definition at line \fB1039\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB1041\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB575\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB980\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB463\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB487\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB489\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB575\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB721\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB980\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB980\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB779\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB1086\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB1003\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB1082\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB503\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB706\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_CTRL_TICKINT_Pos   1U"
SysTick CTRL: TICKINT Position 
.PP
Definition at line \fB1038\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB1049\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB583\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB988\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB471\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB495\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB497\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB729\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB1094\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB1011\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB1090\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB511\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB714\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Msk   (0xFFFFFFUL /*<< \fBSysTick_LOAD_RELOAD_Pos\fP*/)"
SysTick LOAD: RELOAD Mask 
.PP
Definition at line \fB1046\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB1048\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB582\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB987\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB470\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB494\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB496\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB728\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB1093\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB1010\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB1089\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB510\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB713\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_LOAD_RELOAD_Pos   0U"
SysTick LOAD: RELOAD Position 
.PP
Definition at line \fB1045\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB1053\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB587\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB992\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB475\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB499\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB501\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB587\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB992\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB992\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB791\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB1098\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB1015\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB1094\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB515\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Msk   (0xFFFFFFUL /*<< \fBSysTick_VAL_CURRENT_Pos\fP*/)"
SysTick VAL: CURRENT Mask 
.PP
Definition at line \fB1050\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB1052\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB586\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB991\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB474\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB498\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB500\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB586\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB991\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB991\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB790\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB1097\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB1014\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB1093\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB514\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB717\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SysTick_VAL_CURRENT_Pos   0U"
SysTick VAL: CURRENT Position 
.PP
Definition at line \fB1049\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB3111\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB1316\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB2141\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB1391\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
TPI configuration struct 
.PP
Definition at line \fB1395\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB2216\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB2216\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
TPI configuration struct 
.PP
Definition at line \fB1565\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB3613\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
TPI configuration struct 
.PP
Definition at line \fB1792\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB3517\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP      )"
TPI configuration struct 
.PP
Definition at line \fB1378\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI   ((\fBTPI_Type\fP       *)     \fBTPI_BASE\fP         )"
TPI configuration struct 
.PP
Definition at line \fB2144\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB757\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1023\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1081\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1308\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1008\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Msk   (0x1FFFUL /*<< \fBTPI_ACPR_PRESCALER_Pos\fP*/)"
TPI ACPR: PRESCALER Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB756\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1022\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1332\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1332\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1080\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1307\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1007\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ACPR_PRESCALER_Pos   0U"
TPI ACPR: PRESCALER Position 
.PP
Definition at line \fB1390\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB3097\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB1303\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB2127\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB1378\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB1383\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB2202\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB2202\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB1553\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB3599\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB1780\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB3503\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB1366\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_BASE   (0xE0040000UL)"
TPI Base Address 
.PP
Definition at line \fB2129\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1129\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1414\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Msk   (0x1UL << \fBTPI_DEVID_AsynClkIn_Pos\fP)"
TPI DEVID: AsynClkIn Mask 
.PP
Definition at line \fB1114\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1128\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1186\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1413\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_AsynClkIn_Pos   5U"
TPI DEVID: AsynClkIn Position 
.PP
Definition at line \fB1113\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1441\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB803\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1379\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask

.PP
TPI DEVID: FIFO depth Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask

.PP
TPI DEVID: FIFO depth Mask 
.PP
Definition at line \fB1451\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask

.PP
TPI DEVID: FIFO depth Mask 
.PP
Definition at line \fB1451\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1936\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFO depth Mask

.PP
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1841\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Msk   (0x7UL << \fBTPI_DEVID_FIFOSZ_Pos\fP)"
TPI DEVID: FIFOSZ Mask 
.PP
Definition at line \fB1509\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1440\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB802\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1378\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position

.PP
TPI DEVID: FIFO depth Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position

.PP
TPI DEVID: FIFO depth Position 
.PP
Definition at line \fB1450\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position

.PP
TPI DEVID: FIFO depth Position 
.PP
Definition at line \fB1450\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1935\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFO depth Position

.PP
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1840\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_FIFOSZ_Pos   6U"
TPI DEVID: FIFOSZ Position 
.PP
Definition at line \fB1508\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB797\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1373\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB869\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1120\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1178\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1930\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1405\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1835\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Msk   (0x1UL << \fBTPI_DEVID_MANCVALID_Pos\fP)"
TPI DEVID: MANCVALID Mask 
.PP
Definition at line \fB1503\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1434\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB796\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1372\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB868\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1119\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1444\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1444\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1177\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1929\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1404\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1834\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1104\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_MANCVALID_Pos   10U"
TPI DEVID: MANCVALID Position 
.PP
Definition at line \fB1502\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1126\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1411\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Msk   (0x7UL << \fBTPI_DEVID_MinBufSz_Pos\fP)"
TPI DEVID: MinBufSz Mask 
.PP
Definition at line \fB1111\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1125\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1183\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1410\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_MinBufSz_Pos   6U"
TPI DEVID: MinBufSz Position 
.PP
Definition at line \fB1110\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1132\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1454\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1454\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1190\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1417\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x1FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1117\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Msk   (0x3FUL /*<< \fBTPI_DEVID_NrTraceInput_Pos\fP*/)"
TPI DEVID: NrTraceInput Mask 
.PP
Definition at line \fB1512\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1131\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1453\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1453\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1189\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1416\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1116\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NrTraceInput_Pos   0U"
TPI DEVID: NrTraceInput Position 
.PP
Definition at line \fB1511\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB794\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1370\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB866\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1117\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1442\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1442\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1175\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1927\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1402\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1832\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Msk   (0x1UL << \fBTPI_DEVID_NRZVALID_Pos\fP)"
TPI DEVID: NRZVALID Mask 
.PP
Definition at line \fB1500\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1431\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB793\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1369\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB865\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1116\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1441\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1441\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1174\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1926\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1401\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1831\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1101\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_NRZVALID_Pos   11U"
TPI DEVID: NRZVALID Position 
.PP
Definition at line \fB1499\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB800\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1376\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB872\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1123\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1181\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1933\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1408\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1838\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1108\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Msk   (0x1UL << \fBTPI_DEVID_PTINVALID_Pos\fP)"
TPI DEVID: PTINVALID Mask 
.PP
Definition at line \fB1506\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1437\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB799\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1375\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB871\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1122\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1447\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1447\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1180\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1932\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1407\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1837\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1107\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVID_PTINVALID_Pos   9U"
TPI DEVID: PTINVALID Position 
.PP
Definition at line \fB1505\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB810\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB885\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1139\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1461\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1461\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1197\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1943\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1424\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1848\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1124\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Msk   (0xFUL << \fBTPI_DEVTYPE_MajorType_Pos\fP)"
TPI DEVTYPE: MajorType Mask 
.PP
Definition at line \fB1519\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1447\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB809\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1385\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB884\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1138\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1460\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1460\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1196\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1942\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1423\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1847\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1123\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_MajorType_Pos   0U"
TPI DEVTYPE: MajorType Position 
.PP
Definition at line \fB1518\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1445\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB807\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB882\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1136\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1458\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1458\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1194\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1940\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1421\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1845\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1121\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Msk   (0xFUL /*<< \fBTPI_DEVTYPE_SubType_Pos\fP*/)"
TPI DEVTYPE: SubType Mask 
.PP
Definition at line \fB1516\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1444\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB806\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1382\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB881\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1135\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1457\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1457\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1193\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1939\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1420\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1844\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1120\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_DEVTYPE_SubType_Pos   4U"
TPI DEVTYPE: SubType Position 
.PP
Definition at line \fB1515\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB776\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1352\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1047\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1332\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1032\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Msk   (0x1UL << \fBTPI_FFCR_EnFCont_Pos\fP)"
TPI FFCR: EnFCont Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB775\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1351\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1046\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1359\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1359\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1104\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1331\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1031\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_EnFCont_Pos   1U"
TPI FFCR: EnFCont Position 
.PP
Definition at line \fB1417\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1411\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB773\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1349\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1357\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1357\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1906\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1811\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Msk   (0x1UL << \fBTPI_FFCR_FOnMan_Pos\fP)"
TPI FFCR: FOnMan Mask 
.PP
Definition at line \fB1415\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1410\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB772\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1348\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1356\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1356\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1905\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1810\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_FOnMan_Pos   6U"
TPI FFCR: FOnMan Position 
.PP
Definition at line \fB1414\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1408\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB770\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1044\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1354\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1354\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1903\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1329\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1808\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1029\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Msk   (0x1UL << \fBTPI_FFCR_TrigIn_Pos\fP)"
TPI FFCR: TrigIn Mask 
.PP
Definition at line \fB1412\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1407\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB769\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1345\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1043\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1353\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1353\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1902\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1328\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1807\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1028\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFCR_TrigIn_Pos   8U"
TPI FFCR: TrigIn Position 
.PP
Definition at line \fB1411\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1404\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB766\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1342\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB774\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1040\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1350\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1098\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1899\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1325\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1804\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1025\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Msk   (0x1UL /*<< \fBTPI_FFSR_FlInProg_Pos\fP*/)"
TPI FFSR: FlInProg Mask 
.PP
Definition at line \fB1408\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1403\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB765\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1341\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB773\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1039\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1349\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1349\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1097\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1898\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1324\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1803\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1024\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FlInProg_Pos   0U"
TPI FFSR: FlInProg Position 
.PP
Definition at line \fB1407\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1395\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB757\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1333\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1031\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1341\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1341\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1089\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1890\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1316\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1795\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1016\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Msk   (0x1UL << \fBTPI_FFSR_FtNonStop_Pos\fP)"
TPI FFSR: FtNonStop Mask 
.PP
Definition at line \fB1399\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1394\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB756\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1332\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1030\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1340\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1340\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1088\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1889\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1315\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1794\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1015\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtNonStop_Pos   3U"
TPI FFSR: FtNonStop Position 
.PP
Definition at line \fB1398\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1401\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB763\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1339\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB771\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1037\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1347\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1347\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1095\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1896\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1322\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1801\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1022\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Msk   (0x1UL << \fBTPI_FFSR_FtStopped_Pos\fP)"
TPI FFSR: FtStopped Mask 
.PP
Definition at line \fB1405\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1400\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB762\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1338\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB770\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1036\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1346\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1346\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1094\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1895\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1321\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1800\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1021\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_FtStopped_Pos   1U"
TPI FFSR: FtStopped Position 
.PP
Definition at line \fB1404\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1398\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB760\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1336\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1034\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1344\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1344\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1092\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1893\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1319\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1798\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1019\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Msk   (0x1UL << \fBTPI_FFSR_TCPresent_Pos\fP)"
TPI FFSR: TCPresent Mask 
.PP
Definition at line \fB1402\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1397\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB759\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1335\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1033\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1343\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1343\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1091\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1892\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1318\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1797\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1018\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FFSR_TCPresent_Pos   2U"
TPI FFSR: TCPresent Position 
.PP
Definition at line \fB1401\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1073\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1131\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1358\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Msk   (0xFFUL /*<< \fBTPI_FIFO0_ETM0_Pos\fP*/)"
TPI FIFO0: ETM0 Mask 
.PP
Definition at line \fB1058\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1072\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1130\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1357\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM0_Pos   0U"
TPI FIFO0: ETM0 Position 
.PP
Definition at line \fB1057\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1070\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1128\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1355\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Msk   (0xFFUL << \fBTPI_FIFO0_ETM1_Pos\fP)"
TPI FIFO0: ETM1 Mask 
.PP
Definition at line \fB1055\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1069\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1127\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1354\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM1_Pos   8U"
TPI FIFO0: ETM1 Position 
.PP
Definition at line \fB1054\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1067\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1125\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1352\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Msk   (0xFFUL << \fBTPI_FIFO0_ETM2_Pos\fP)"
TPI FIFO0: ETM2 Mask 
.PP
Definition at line \fB1052\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1066\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1124\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1351\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM2_Pos   16U"
TPI FIFO0: ETM2 Position 
.PP
Definition at line \fB1051\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1061\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1119\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1346\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ETM_ATVALID_Pos\fP)"
TPI FIFO0: ETM_ATVALID Mask 
.PP
Definition at line \fB1046\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1060\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1118\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1345\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_ATVALID_Pos   26U"
TPI FIFO0: ETM_ATVALID Position 
.PP
Definition at line \fB1045\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1064\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1122\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1349\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ETM_bytecount_Pos\fP)"
TPI FIFO0: ETM_bytecount Mask 
.PP
Definition at line \fB1049\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1063\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1121\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1348\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ETM_bytecount_Pos   24U"
TPI FIFO0: ETM_bytecount Position 
.PP
Definition at line \fB1048\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1055\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1113\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1340\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO0_ITM_ATVALID_Pos\fP)"
TPI FIFO0: ITM_ATVALID Mask 
.PP
Definition at line \fB1040\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1054\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1112\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1339\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_ATVALID_Pos   29U"
TPI FIFO0: ITM_ATVALID Position 
.PP
Definition at line \fB1039\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1058\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1116\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1343\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO0_ITM_bytecount_Pos\fP)"
TPI FIFO0: ITM_bytecount Mask 
.PP
Definition at line \fB1043\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1057\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1115\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1342\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO0_ITM_bytecount_Pos   27U"
TPI FIFO0: ITM_bytecount Position 
.PP
Definition at line \fB1042\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1090\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1148\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1375\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ETM_ATVALID_Pos\fP)"
TPI FIFO1: ETM_ATVALID Mask 
.PP
Definition at line \fB1075\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1089\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1147\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1374\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_ATVALID_Pos   26U"
TPI FIFO1: ETM_ATVALID Position 
.PP
Definition at line \fB1074\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1093\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1151\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1378\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ETM_bytecount_Pos\fP)"
TPI FIFO1: ETM_bytecount Mask 
.PP
Definition at line \fB1078\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1092\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1150\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1377\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ETM_bytecount_Pos   24U"
TPI FIFO1: ETM_bytecount Position 
.PP
Definition at line \fB1077\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1102\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1160\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1387\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Msk   (0xFFUL /*<< \fBTPI_FIFO1_ITM0_Pos\fP*/)"
TPI FIFO1: ITM0 Mask 
.PP
Definition at line \fB1087\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1101\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1159\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1386\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM0_Pos   0U"
TPI FIFO1: ITM0 Position 
.PP
Definition at line \fB1086\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1099\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1157\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1384\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Msk   (0xFFUL << \fBTPI_FIFO1_ITM1_Pos\fP)"
TPI FIFO1: ITM1 Mask 
.PP
Definition at line \fB1084\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1098\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1156\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1383\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM1_Pos   8U"
TPI FIFO1: ITM1 Position 
.PP
Definition at line \fB1083\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1096\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1154\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1381\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Msk   (0xFFUL << \fBTPI_FIFO1_ITM2_Pos\fP)"
TPI FIFO1: ITM2 Mask 
.PP
Definition at line \fB1081\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1095\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1153\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1380\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM2_Pos   16U"
TPI FIFO1: ITM2 Position 
.PP
Definition at line \fB1080\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1084\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1142\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1369\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Msk   (0x1UL << \fBTPI_FIFO1_ITM_ATVALID_Pos\fP)"
TPI FIFO1: ITM_ATVALID Mask 
.PP
Definition at line \fB1069\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1083\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1141\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1368\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_ATVALID_Pos   29U"
TPI FIFO1: ITM_ATVALID Position 
.PP
Definition at line \fB1068\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1087\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1145\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1372\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Msk   (0x3UL << \fBTPI_FIFO1_ITM_bytecount_Pos\fP)"
TPI FIFO1: ITM_bytecount Mask 
.PP
Definition at line \fB1072\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1086\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1144\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1371\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_FIFO1_ITM_bytecount_Pos   27U"
TPI FIFO1: ITM_bytecount Position 
.PP
Definition at line \fB1071\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB852\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID1S_Pos\fP)"
TPI ITATBCTR0: AFVALID1SS Mask 
.PP
Definition at line \fB1486\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB851\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB1427\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB1427\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID1S_Pos   1U"
TPI ITATBCTR0: AFVALID1S Position 
.PP
Definition at line \fB1485\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB849\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB1425\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB1425\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR0_AFVALID2S_Pos\fP)"
TPI ITATBCTR0: AFVALID2SS Mask 
.PP
Definition at line \fB1483\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB848\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB1424\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB1424\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_AFVALID2S_Pos   1U"
TPI ITATBCTR0: AFVALID2S Position 
.PP
Definition at line \fB1482\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1109\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1167\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1394\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1 Mask 
.PP
Definition at line \fB1094\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1108\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1166\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1393\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1_Pos   0U"
TPI ITATBCTR0: ATREADY1 Position 
.PP
Definition at line \fB1093\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB858\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB1434\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB1434\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY1S Mask 
.PP
Definition at line \fB1492\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB857\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB1433\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB1433\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY1S_Pos   0U"
TPI ITATBCTR0: ATREADY1S Position 
.PP
Definition at line \fB1491\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1106\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1164\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2 Mask 
.PP
Definition at line \fB1091\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1105\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1163\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1390\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2_Pos   0U"
TPI ITATBCTR0: ATREADY2 Position 
.PP
Definition at line \fB1090\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB1431\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB1431\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR0_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR0: ATREADY2S Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB1430\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB1430\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR0_ATREADY2S_Pos   0U"
TPI ITATBCTR0: ATREADY2S Position 
.PP
Definition at line \fB1488\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB817\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB1393\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB1393\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID1S_Pos\fP)"
TPI ITATBCTR2: AFVALID1SS Mask 
.PP
Definition at line \fB1451\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB816\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB1392\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB1392\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID1S_Pos   1U"
TPI ITATBCTR2: AFVALID1S Position 
.PP
Definition at line \fB1450\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB814\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB1390\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB1390\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Msk   (0x1UL << \fBTPI_ITATBCTR2_AFVALID2S_Pos\fP)"
TPI ITATBCTR2: AFVALID2SS Mask 
.PP
Definition at line \fB1448\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB813\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB1389\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB1389\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_AFVALID2S_Pos   1U"
TPI ITATBCTR2: AFVALID2S Position 
.PP
Definition at line \fB1447\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1080\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1138\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1365\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1 Mask 
.PP
Definition at line \fB1065\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1079\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1137\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1364\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1_Pos   0U"
TPI ITATBCTR2: ATREADY1 Position 
.PP
Definition at line \fB1064\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB823\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB1399\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB1399\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY1S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY1S Mask 
.PP
Definition at line \fB1457\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB822\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB1398\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB1398\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY1S_Pos   0U"
TPI ITATBCTR2: ATREADY1S Position 
.PP
Definition at line \fB1456\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1077\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1135\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1362\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2 Mask 
.PP
Definition at line \fB1062\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1076\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1134\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1361\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2_Pos   0U"
TPI ITATBCTR2: ATREADY2 Position 
.PP
Definition at line \fB1061\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB820\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB1396\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB1396\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Msk   (0x1UL /*<< \fBTPI_ITATBCTR2_ATREADY2S_Pos\fP*/)"
TPI ITATBCTR2: ATREADY2S Mask 
.PP
Definition at line \fB1454\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB819\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB1395\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB1395\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITATBCTR2_ATREADY2S_Pos   0U"
TPI ITATBCTR2: ATREADY2S Position 
.PP
Definition at line \fB1453\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB862\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1113\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1171\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1398\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1098\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Msk   (0x3UL /*<< \fBTPI_ITCTRL_Mode_Pos\fP*/)"
TPI ITCTRL: Mode Mask 
.PP
Definition at line \fB1496\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB861\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1112\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1437\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1437\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1170\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1397\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1097\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_ITCTRL_Mode_Pos   0U"
TPI ITCTRL: Mode Position 
.PP
Definition at line \fB1495\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB798\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1374\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1374\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB797\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1373\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1373\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD0: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1431\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB801\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1377\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1377\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB800\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1376\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1376\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD0: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1434\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB810\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB1386\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD0_ATB_IF1_data0_Pos\fP*/)"
TPI ITFTTD0: ATB Interface 1 data0 Mask 
.PP
Definition at line \fB1444\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB809\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB1385\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB1385\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data0_Pos   0U"
TPI ITFTTD0: ATB Interface 1 data0 Position 
.PP
Definition at line \fB1443\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB807\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB1383\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data1 Mask 
.PP
Definition at line \fB1441\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB806\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB1382\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB1382\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data1_Pos   8U"
TPI ITFTTD0: ATB Interface 1 data1 Position 
.PP
Definition at line \fB1440\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB804\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB1380\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB1380\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Msk   (0xFFUL << \fBTPI_ITFTTD0_ATB_IF1_data1_Pos\fP)"
TPI ITFTTD0: ATB Interface 1 data2 Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB803\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB1379\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB1379\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF1_data2_Pos   16U"
TPI ITFTTD0: ATB Interface 1 data2 Position 
.PP
Definition at line \fB1437\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB792\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1368\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1368\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1426\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB791\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB1367\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB1367\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD0: ATB Interface 2 ATVALIDPosition 
.PP
Definition at line \fB1425\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB795\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1371\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1371\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD0_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD0: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1429\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB794\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1370\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1370\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD0: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1428\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB833\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1409\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1409\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 ATVALID Mask 
.PP
Definition at line \fB1467\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB832\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1408\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1408\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos   26U"
TPI ITFTTD1: ATB Interface 1 ATVALID Position 
.PP
Definition at line \fB1466\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB836\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1412\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1412\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF1_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 1 byte countt Mask 
.PP
Definition at line \fB1470\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB835\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1411\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1411\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos   24U"
TPI ITFTTD1: ATB Interface 1 byte count Position 
.PP
Definition at line \fB1469\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB827\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1403\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1403\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_ATVALID_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 ATVALID Mask 
.PP
Definition at line \fB1461\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB826\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB1402\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB1402\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos   29U"
TPI ITFTTD1: ATB Interface 2 ATVALID Position 
.PP
Definition at line \fB1460\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB830\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1406\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1406\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk   (0x3UL << \fBTPI_ITFTTD1_ATB_IF2_bytecount_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 byte count Mask 
.PP
Definition at line \fB1464\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB829\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1405\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1405\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos   27U"
TPI ITFTTD1: ATB Interface 2 byte count Position 
.PP
Definition at line \fB1463\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB1421\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB1421\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Msk   (0xFFUL /*<< \fBTPI_ITFTTD1_ATB_IF2_data0_Pos\fP*/)"
TPI ITFTTD1: ATB Interface 2 data0 Mask 
.PP
Definition at line \fB1479\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB1420\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB1420\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data0_Pos   0U"
TPI ITFTTD1: ATB Interface 2 data0 Position 
.PP
Definition at line \fB1478\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data1 Mask 
.PP
Definition at line \fB1476\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB1417\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB1417\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data1_Pos   8U"
TPI ITFTTD1: ATB Interface 2 data1 Position 
.PP
Definition at line \fB1475\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB839\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB1415\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB1415\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Msk   (0xFFUL << \fBTPI_ITFTTD1_ATB_IF2_data1_Pos\fP)"
TPI ITFTTD1: ATB Interface 2 data2 Mask 
.PP
Definition at line \fB1473\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB838\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB1414\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB1414\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_ITFTTD1_ATB_IF2_data2_Pos   16U"
TPI ITFTTD1: ATB Interface 2 data2 Position 
.PP
Definition at line \fB1472\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1391\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB753\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1329\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB761\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1027\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1337\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1085\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1886\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1312\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1791\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1012\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Msk   (0x3UL /*<< \fBTPI_SPPR_TXMODE_Pos\fP*/)"
TPI SPPR: TXMODE Mask 
.PP
Definition at line \fB1395\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1390\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB752\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1328\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB760\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1026\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1336\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1336\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1084\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1885\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1311\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1790\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1011\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_SPPR_TXMODE_Pos   0U"
TPI SPPR: TXMODE Position 
.PP
Definition at line \fB1394\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB788\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1051\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1364\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1364\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1109\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1336\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1036\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Msk   (0x1UL /*<< \fBTPI_TRIGGER_TRIGGER_Pos\fP*/)"
TPI TRIGGER: TRIGGER Mask 
.PP
Definition at line \fB1422\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB787\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1050\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1363\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1363\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1108\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1335\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1035\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define TPI_TRIGGER_TRIGGER_Pos   0U"
TPI TRIGGER: TRIGGER Position 
.PP
Definition at line \fB1421\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_B_Msk   (1UL << \fBxPSR_B_Pos\fP)"
xPSR: B Mask 
.PP
Definition at line \fB427\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_B_Pos   21U"
xPSR: B Position 
.PP
Definition at line \fB426\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB412\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB307\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB405\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB271\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB282\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB271\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB307\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB290\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB349\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB364\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB282\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB290\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_C_Msk   (1UL << \fBxPSR_C_Pos\fP)"
xPSR: C Mask 
.PP
Definition at line \fB411\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB411\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB306\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB404\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB270\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB281\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB270\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB306\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB289\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB348\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB363\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB281\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB289\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_C_Pos   29U"
xPSR: C Position 
.PP
Definition at line \fB410\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB427\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB420\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB420\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB420\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB364\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB429\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB379\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_GE_Msk   (0xFUL << \fBxPSR_GE_Pos\fP)"
xPSR: GE Mask 
.PP
Definition at line \fB426\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB426\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB419\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB419\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB419\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB363\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB428\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB378\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_GE_Pos   16U"
xPSR: GE Position 
.PP
Definition at line \fB425\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Msk   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
xPSR: ICI/IT part 1 Mask 
.PP
Definition at line \fB305\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Msk   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
xPSR: ICI/IT part 1 Mask 
.PP
Definition at line \fB367\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Msk   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
xPSR: ICI/IT part 1 Mask 
.PP
Definition at line \fB382\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Msk   (0x3FUL << \fBxPSR_ICI_IT_1_Pos\fP)"
xPSR: ICI/IT part 1 Mask 
.PP
Definition at line \fB305\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Pos   10U"
xPSR: ICI/IT part 1 Position 
.PP
Definition at line \fB304\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Pos   10U"
xPSR: ICI/IT part 1 Position 
.PP
Definition at line \fB366\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Pos   10U"
xPSR: ICI/IT part 1 Position 
.PP
Definition at line \fB381\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_ICI_IT_1_Pos   10U"
xPSR: ICI/IT part 1 Position 
.PP
Definition at line \fB304\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Msk   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
xPSR: ICI/IT part 2 Mask 
.PP
Definition at line \fB299\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Msk   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
xPSR: ICI/IT part 2 Mask 
.PP
Definition at line \fB358\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Msk   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
xPSR: ICI/IT part 2 Mask 
.PP
Definition at line \fB373\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Msk   (3UL << \fBxPSR_ICI_IT_2_Pos\fP)"
xPSR: ICI/IT part 2 Mask 
.PP
Definition at line \fB299\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Pos   25U"
xPSR: ICI/IT part 2 Position 
.PP
Definition at line \fB298\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Pos   25U"
xPSR: ICI/IT part 2 Position 
.PP
Definition at line \fB357\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Pos   25U"
xPSR: ICI/IT part 2 Position 
.PP
Definition at line \fB372\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_ICI_IT_2_Pos   25U"
xPSR: ICI/IT part 2 Position 
.PP
Definition at line \fB298\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB316\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB423\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB280\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB291\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB280\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB316\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB308\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB423\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB423\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB370\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB432\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB385\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB291\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB308\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_ISR_Msk   (0x1FFUL /*<< \fBxPSR_ISR_Pos\fP*/)"
xPSR: ISR Mask 
.PP
Definition at line \fB429\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB429\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB315\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB422\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB279\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB290\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB279\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB315\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB307\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB422\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB422\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB369\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB431\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB384\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB290\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB307\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_ISR_Pos   0U"
xPSR: ISR Position 
.PP
Definition at line \fB428\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB421\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB414\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB423\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB421\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_IT_Msk   (3UL << \fBxPSR_IT_Pos\fP)"
xPSR: IT Mask 
.PP
Definition at line \fB420\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB420\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB413\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB422\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB420\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_IT_Pos   25U"
xPSR: IT Position 
.PP
Definition at line \fB419\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB406\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB301\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB399\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB265\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB276\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB265\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB301\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB284\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB399\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB399\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB343\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB358\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB276\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB284\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_N_Msk   (1UL << \fBxPSR_N_Pos\fP)"
xPSR: N Mask 
.PP
Definition at line \fB405\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB405\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB300\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB398\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB264\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB275\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB264\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB300\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB283\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB398\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB398\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB342\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB357\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB275\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB283\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_N_Pos   31U"
xPSR: N Position 
.PP
Definition at line \fB404\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB418\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB411\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB296\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB355\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB420\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB370\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB418\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB296\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_Q_Msk   (1UL << \fBxPSR_Q_Pos\fP)"
xPSR: Q Mask 
.PP
Definition at line \fB417\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB417\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB410\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB295\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB354\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB419\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB369\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB417\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB295\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_Q_Pos   27U"
xPSR: Q Position 
.PP
Definition at line \fB416\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB424\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB313\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB417\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB277\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB288\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB277\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB313\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB302\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB417\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB417\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB361\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB426\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB376\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB424\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB288\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB302\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_T_Msk   (1UL << \fBxPSR_T_Pos\fP)"
xPSR: T Mask 
.PP
Definition at line \fB423\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB423\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB312\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB416\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB276\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB287\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB276\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB312\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB301\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB416\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB416\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB360\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB425\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB375\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB423\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB287\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB301\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_T_Pos   24U"
xPSR: T Position 
.PP
Definition at line \fB422\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB415\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB310\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB408\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB274\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB285\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB274\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB310\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB293\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB352\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB417\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB367\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB415\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB285\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB293\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_V_Msk   (1UL << \fBxPSR_V_Pos\fP)"
xPSR: V Mask 
.PP
Definition at line \fB414\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB414\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB309\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB407\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB273\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB284\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB273\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB309\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB292\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB351\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB416\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB366\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB414\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB284\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB292\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_V_Pos   28U"
xPSR: V Position 
.PP
Definition at line \fB413\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB409\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB304\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB402\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB268\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB279\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB268\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB304\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB287\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB402\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB402\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB346\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB361\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB279\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB287\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_Z_Msk   (1UL << \fBxPSR_Z_Pos\fP)"
xPSR: Z Mask 
.PP
Definition at line \fB408\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB408\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB303\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB401\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB267\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB278\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB267\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB303\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB286\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB401\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB401\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB345\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB360\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB278\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB286\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define xPSR_Z_Pos   30U"
xPSR: Z Position 
.PP
Definition at line \fB407\fP of file \fBcore_starmc1\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
