Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 18 20:55:14 2020
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fifo_hw_timing_summary_routed.rpt -pb fifo_hw_timing_summary_routed.pb -rpx fifo_hw_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo_hw
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: en_div_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: en_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sel_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.007        0.000                      0                   41        0.212        0.000                      0                   41        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.007        0.000                      0                   41        0.212        0.000                      0                   41        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.662%)  route 3.179ns (79.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.917     8.957    count[31]_i_4_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124     9.081 r  count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.081    count[27]
    SLICE_X10Y32         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.443    14.784    ck_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.079    15.088    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.624%)  route 3.001ns (78.376%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.739     8.778    count[31]_i_4_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     8.902 r  count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.902    count[25]
    SLICE_X9Y32          FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.442    14.783    ck_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.029    15.051    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.630%)  route 3.000ns (78.370%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.738     8.777    count[31]_i_4_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124     8.901 r  count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.901    count[26]
    SLICE_X9Y32          FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.442    14.783    ck_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.031    15.053    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.472%)  route 3.028ns (78.528%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.766     8.806    count[31]_i_4_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.930 r  count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.930    count[24]
    SLICE_X10Y32         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.443    14.784    ck_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.081    15.090    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.680%)  route 2.991ns (78.320%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.729     8.768    count[31]_i_4_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.124     8.892 r  count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.892    count[30]
    SLICE_X9Y33          FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.443    14.784    ck_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.031    15.054    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.709%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.724     8.763    count[31]_i_4_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.124     8.887 r  count[29]_i_1/O
                         net (fo=1, routed)           0.000     8.887    count[29]
    SLICE_X9Y33          FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.443    14.784    ck_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.029    15.052    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.203ns (57.927%)  route 1.600ns (42.073%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  count_reg[6]/Q
                         net (fo=2, routed)           0.741     6.271    count_reg_n_0_[6]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.928 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.928    count_reg[8]_i_2_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    count_reg[12]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[16]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    count_reg[20]_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    count_reg[24]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.711 r  count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.569    data0[28]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.307     8.876 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.876    count[28]
    SLICE_X9Y32          FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.442    14.783    ck_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.031    15.053    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.781%)  route 2.973ns (78.219%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.712     8.751    count[31]_i_4_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.124     8.875 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     8.875    count[31]
    SLICE_X9Y33          FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.443    14.784    ck_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.031    15.054    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.828ns (22.622%)  route 2.832ns (77.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  count_reg[5]/Q
                         net (fo=2, routed)           0.859     6.388    count_reg_n_0_[5]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.512 r  count[31]_i_9/O
                         net (fo=1, routed)           0.403     6.915    count[31]_i_9_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.039 r  count[31]_i_4/O
                         net (fo=32, routed)          1.570     8.609    count[31]_i_4_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124     8.733 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.733    count[23]
    SLICE_X9Y31          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.440    14.781    ck_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.031    15.051    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.828ns (22.745%)  route 2.812ns (77.255%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.561     5.082    ck_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.538 r  count_reg[29]/Q
                         net (fo=2, routed)           0.858     6.397    count_reg_n_0_[29]
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.521 r  count[31]_i_8/O
                         net (fo=1, routed)           0.403     6.924    count[31]_i_8_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.048 r  count[31]_i_3/O
                         net (fo=32, routed)          1.551     8.599    count[31]_i_3_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.723    count[7]
    SLICE_X9Y27          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.436    14.777    ck_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    15.047    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  6.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     1.615 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.087     1.702    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.098     1.800 r  FSM_onehot_db_ns[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    FSM_onehot_db_ns[0]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     1.588    FSM_onehot_db_ns_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 en_div_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_div_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.557     1.440    ck_IBUF_BUFG
    SLICE_X10Y29         FDSE                                         r  en_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDSE (Prop_fdse_C_Q)         0.164     1.604 r  en_div_reg/Q
                         net (fo=2, routed)           0.126     1.730    en_div_reg_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.775 r  en_div_i_1/O
                         net (fo=1, routed)           0.000     1.775    en_div_i_1_n_0
    SLICE_X10Y29         FDSE                                         r  en_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.952    ck_IBUF_BUFG
    SLICE_X10Y29         FDSE                                         r  en_div_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDSE (Hold_fdse_C_D)         0.121     1.561    en_div_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 n_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    ck_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  n_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  n_s_reg/Q
                         net (fo=2, routed)           0.200     1.810    n_s_reg_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.046     1.856 r  sel_i_1/O
                         net (fo=3, routed)           0.000     1.856    rden
    SLICE_X8Y34          FDRE                                         r  n_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.957    ck_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  n_s_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.123     1.568    n_s_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.570%)  route 0.176ns (41.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     1.615 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.176     1.791    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.101     1.892 r  FSM_onehot_db_ns[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    FSM_onehot_db_ns[2]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.131     1.598    FSM_onehot_db_ns_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     1.615 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.171     1.786    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X6Y29          LUT4 (Prop_lut4_I2_O)        0.098     1.884 r  en_i_1/O
                         net (fo=1, routed)           0.000     1.884    en_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  en_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     1.588    en_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.276%)  route 0.176ns (41.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     1.615 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.176     1.791    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.098     1.889 r  FSM_onehot_db_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    FSM_onehot_db_ns[1]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    ck_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  FSM_onehot_db_ns_reg[1]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120     1.587    FSM_onehot_db_ns_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.554     1.437    ck_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.834    count_reg_n_0_[0]
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    count[0]
    SLICE_X10Y26         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.948    ck_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121     1.558    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.254ns (51.499%)  route 0.239ns (48.501%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.443    ck_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  count_reg[27]/Q
                         net (fo=2, routed)           0.121     1.728    count_reg_n_0_[27]
    SLICE_X9Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  count[31]_i_3/O
                         net (fo=32, routed)          0.118     1.891    count[31]_i_3_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.936 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.936    count[28]
    SLICE_X9Y32          FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     1.955    ck_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  count_reg[28]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.092     1.569    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.254ns (47.022%)  route 0.286ns (52.978%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.554     1.437    ck_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  count_reg[2]/Q
                         net (fo=2, routed)           0.169     1.770    count_reg_n_0_[2]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  count[31]_i_4/O
                         net (fo=32, routed)          0.117     1.932    count[31]_i_4_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.045     1.977 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.977    count[4]
    SLICE_X9Y26          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.948    ck_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092     1.562    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.254ns (46.829%)  route 0.288ns (53.171%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.443    ck_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  count_reg[27]/Q
                         net (fo=2, routed)           0.121     1.728    count_reg_n_0_[27]
    SLICE_X9Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  count[31]_i_3/O
                         net (fo=32, routed)          0.167     1.941    count[31]_i_3_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.986 r  count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.986    count[22]
    SLICE_X10Y32         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     1.955    ck_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.120     1.563    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    FSM_onehot_db_ns_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    FSM_onehot_db_ns_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    FSM_onehot_db_ns_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_onehot_db_ns_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_onehot_db_ns_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_onehot_db_ns_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_onehot_db_ns_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_onehot_db_ns_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    FSM_onehot_db_ns_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28    count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    count_reg[23]/C



