// Seed: 1540250926
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3
);
  assign id_1 = id_3 ^ -1 != id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_4 = 32'd64
) (
    input supply0 _id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 _id_4,
    inout uwire id_5,
    input tri1 id_6
);
  logic id_8;
  wire id_9[1 'b0 : id_4  ?  id_0 : 1];
  supply1 id_10 = -1 & 1'b0;
  assign id_5 = -1;
  wire id_11, id_12, id_13, id_14;
  logic id_15;
  wand id_16, id_17, id_18, id_19;
  logic id_20;
  assign id_19 = 1;
  localparam id_21[id_4 : -1 'b0] = 1 ? (1) : 1;
  assign id_18 = -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
