verilog xil_defaultlib --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/8c62/hdl" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/6887/hdl/verilog" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/9623/hdl/verilog" --include "../../../../i2c_dac_ver2.srcs/sources_1/bd/system/ipshared/9ba5/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_ila_0_1/sim/system_ila_0_1.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_vio_0_0/sim/system_vio_0_0.v" \
"../../../bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" \
"../../../bd/system/ip/system_xlslice_1_1/sim/system_xlslice_1_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
