// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "05/20/2020 17:09:17"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MU0CPU (
	RamWriteEnable,
	CLK,
	Exec1,
	boot,
	Extra,
	Fetch,
	Exec2,
	ProgCountEnable,
	ProgCountSynLoad,
	Mux1Select,
	mux3sel,
	accen,
	addSub,
	EQ,
	MI,
	ALUa,
	ALUb,
	ALUout,
	CurrentState,
	FFOut,
	Mux1A,
	Mux1B,
	MUX2Out,
	Mux3out,
	NextState,
	RamAddress,
	RamOut);
output 	RamWriteEnable;
input 	CLK;
output 	Exec1;
input 	boot;
output 	Extra;
output 	Fetch;
output 	Exec2;
output 	ProgCountEnable;
output 	ProgCountSynLoad;
output 	Mux1Select;
output 	mux3sel;
output 	accen;
output 	addSub;
output 	EQ;
output 	MI;
output 	[15:0] ALUa;
output 	[15:0] ALUb;
output 	[15:0] ALUout;
output 	[2:0] CurrentState;
output 	[15:0] FFOut;
output 	[11:0] Mux1A;
output 	[11:0] Mux1B;
output 	[15:0] MUX2Out;
output 	[15:0] Mux3out;
output 	[2:0] NextState;
output 	[11:0] RamAddress;
output 	[15:0] RamOut;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RamWriteEnable~output_o ;
wire \Exec1~output_o ;
wire \Extra~output_o ;
wire \Fetch~output_o ;
wire \Exec2~output_o ;
wire \ProgCountEnable~output_o ;
wire \ProgCountSynLoad~output_o ;
wire \Mux1Select~output_o ;
wire \mux3sel~output_o ;
wire \accen~output_o ;
wire \addSub~output_o ;
wire \EQ~output_o ;
wire \MI~output_o ;
wire \ALUa[15]~output_o ;
wire \ALUa[14]~output_o ;
wire \ALUa[13]~output_o ;
wire \ALUa[12]~output_o ;
wire \ALUa[11]~output_o ;
wire \ALUa[10]~output_o ;
wire \ALUa[9]~output_o ;
wire \ALUa[8]~output_o ;
wire \ALUa[7]~output_o ;
wire \ALUa[6]~output_o ;
wire \ALUa[5]~output_o ;
wire \ALUa[4]~output_o ;
wire \ALUa[3]~output_o ;
wire \ALUa[2]~output_o ;
wire \ALUa[1]~output_o ;
wire \ALUa[0]~output_o ;
wire \ALUb[15]~output_o ;
wire \ALUb[14]~output_o ;
wire \ALUb[13]~output_o ;
wire \ALUb[12]~output_o ;
wire \ALUb[11]~output_o ;
wire \ALUb[10]~output_o ;
wire \ALUb[9]~output_o ;
wire \ALUb[8]~output_o ;
wire \ALUb[7]~output_o ;
wire \ALUb[6]~output_o ;
wire \ALUb[5]~output_o ;
wire \ALUb[4]~output_o ;
wire \ALUb[3]~output_o ;
wire \ALUb[2]~output_o ;
wire \ALUb[1]~output_o ;
wire \ALUb[0]~output_o ;
wire \ALUout[15]~output_o ;
wire \ALUout[14]~output_o ;
wire \ALUout[13]~output_o ;
wire \ALUout[12]~output_o ;
wire \ALUout[11]~output_o ;
wire \ALUout[10]~output_o ;
wire \ALUout[9]~output_o ;
wire \ALUout[8]~output_o ;
wire \ALUout[7]~output_o ;
wire \ALUout[6]~output_o ;
wire \ALUout[5]~output_o ;
wire \ALUout[4]~output_o ;
wire \ALUout[3]~output_o ;
wire \ALUout[2]~output_o ;
wire \ALUout[1]~output_o ;
wire \ALUout[0]~output_o ;
wire \CurrentState[2]~output_o ;
wire \CurrentState[1]~output_o ;
wire \CurrentState[0]~output_o ;
wire \FFOut[15]~output_o ;
wire \FFOut[14]~output_o ;
wire \FFOut[13]~output_o ;
wire \FFOut[12]~output_o ;
wire \FFOut[11]~output_o ;
wire \FFOut[10]~output_o ;
wire \FFOut[9]~output_o ;
wire \FFOut[8]~output_o ;
wire \FFOut[7]~output_o ;
wire \FFOut[6]~output_o ;
wire \FFOut[5]~output_o ;
wire \FFOut[4]~output_o ;
wire \FFOut[3]~output_o ;
wire \FFOut[2]~output_o ;
wire \FFOut[1]~output_o ;
wire \FFOut[0]~output_o ;
wire \Mux1A[11]~output_o ;
wire \Mux1A[10]~output_o ;
wire \Mux1A[9]~output_o ;
wire \Mux1A[8]~output_o ;
wire \Mux1A[7]~output_o ;
wire \Mux1A[6]~output_o ;
wire \Mux1A[5]~output_o ;
wire \Mux1A[4]~output_o ;
wire \Mux1A[3]~output_o ;
wire \Mux1A[2]~output_o ;
wire \Mux1A[1]~output_o ;
wire \Mux1A[0]~output_o ;
wire \Mux1B[11]~output_o ;
wire \Mux1B[10]~output_o ;
wire \Mux1B[9]~output_o ;
wire \Mux1B[8]~output_o ;
wire \Mux1B[7]~output_o ;
wire \Mux1B[6]~output_o ;
wire \Mux1B[5]~output_o ;
wire \Mux1B[4]~output_o ;
wire \Mux1B[3]~output_o ;
wire \Mux1B[2]~output_o ;
wire \Mux1B[1]~output_o ;
wire \Mux1B[0]~output_o ;
wire \MUX2Out[15]~output_o ;
wire \MUX2Out[14]~output_o ;
wire \MUX2Out[13]~output_o ;
wire \MUX2Out[12]~output_o ;
wire \MUX2Out[11]~output_o ;
wire \MUX2Out[10]~output_o ;
wire \MUX2Out[9]~output_o ;
wire \MUX2Out[8]~output_o ;
wire \MUX2Out[7]~output_o ;
wire \MUX2Out[6]~output_o ;
wire \MUX2Out[5]~output_o ;
wire \MUX2Out[4]~output_o ;
wire \MUX2Out[3]~output_o ;
wire \MUX2Out[2]~output_o ;
wire \MUX2Out[1]~output_o ;
wire \MUX2Out[0]~output_o ;
wire \Mux3out[15]~output_o ;
wire \Mux3out[14]~output_o ;
wire \Mux3out[13]~output_o ;
wire \Mux3out[12]~output_o ;
wire \Mux3out[11]~output_o ;
wire \Mux3out[10]~output_o ;
wire \Mux3out[9]~output_o ;
wire \Mux3out[8]~output_o ;
wire \Mux3out[7]~output_o ;
wire \Mux3out[6]~output_o ;
wire \Mux3out[5]~output_o ;
wire \Mux3out[4]~output_o ;
wire \Mux3out[3]~output_o ;
wire \Mux3out[2]~output_o ;
wire \Mux3out[1]~output_o ;
wire \Mux3out[0]~output_o ;
wire \NextState[2]~output_o ;
wire \NextState[1]~output_o ;
wire \NextState[0]~output_o ;
wire \RamAddress[11]~output_o ;
wire \RamAddress[10]~output_o ;
wire \RamAddress[9]~output_o ;
wire \RamAddress[8]~output_o ;
wire \RamAddress[7]~output_o ;
wire \RamAddress[6]~output_o ;
wire \RamAddress[5]~output_o ;
wire \RamAddress[4]~output_o ;
wire \RamAddress[3]~output_o ;
wire \RamAddress[2]~output_o ;
wire \RamAddress[1]~output_o ;
wire \RamAddress[0]~output_o ;
wire \RamOut[15]~output_o ;
wire \RamOut[14]~output_o ;
wire \RamOut[13]~output_o ;
wire \RamOut[12]~output_o ;
wire \RamOut[11]~output_o ;
wire \RamOut[10]~output_o ;
wire \RamOut[9]~output_o ;
wire \RamOut[8]~output_o ;
wire \RamOut[7]~output_o ;
wire \RamOut[6]~output_o ;
wire \RamOut[5]~output_o ;
wire \RamOut[4]~output_o ;
wire \RamOut[3]~output_o ;
wire \RamOut[2]~output_o ;
wire \RamOut[1]~output_o ;
wire \RamOut[0]~output_o ;
wire \CLK~input_o ;
wire \boot~input_o ;
wire \stateMachine|Equal0~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita0~sumout ;
wire \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \CPUDecode|Equal0~1_combout ;
wire \jumpLogic|Equal0~0_combout ;
wire \jumpLogic|Equal0~1_combout ;
wire \jumpLogic|Equal0~2_combout ;
wire \jumpLogic|Equal0~3_combout ;
wire \CPUDecode|mux1~0_combout ;
wire \CPUDecode|pcSLoad~combout ;
wire \PC|auto_generated|_~0_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~sumout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~sumout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~sumout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~sumout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~sumout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~sumout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~sumout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~sumout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~sumout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~sumout ;
wire \PC|auto_generated|counter_comb_bita10~COUT ;
wire \PC|auto_generated|counter_comb_bita11~sumout ;
wire \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \CPUDecode|Equal0~0_combout ;
wire \CPUDecode|mux1~1_combout ;
wire \CPUDecode|mux1~2_combout ;
wire \CPUDecode|mux1~3_combout ;
wire \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \CPUDecode|mux4~0_combout ;
wire \CPUDecode|ADD~0_combout ;
wire \CPUDecode|SUB~0_combout ;
wire \CPUDecode|LDA~0_combout ;
wire \CPUDecode|mux3~combout ;
wire \CPUDecode|mux4~1_combout ;
wire \CPUDecode|mux4~2_combout ;
wire \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \CPUDecode|SUB~1_combout ;
wire \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \alu|auto_generated|add_sub_cella[0]~2_cout ;
wire \alu|auto_generated|add_sub_cella[0]~COUT ;
wire \alu|auto_generated|add_sub_cella[1]~COUT ;
wire \alu|auto_generated|add_sub_cella[2]~COUT ;
wire \alu|auto_generated|add_sub_cella[3]~COUT ;
wire \alu|auto_generated|add_sub_cella[4]~COUT ;
wire \alu|auto_generated|add_sub_cella[5]~COUT ;
wire \alu|auto_generated|add_sub_cella[6]~COUT ;
wire \alu|auto_generated|add_sub_cella[7]~COUT ;
wire \alu|auto_generated|add_sub_cella[8]~COUT ;
wire \alu|auto_generated|add_sub_cella[9]~COUT ;
wire \alu|auto_generated|add_sub_cella[10]~COUT ;
wire \alu|auto_generated|add_sub_cella[11]~COUT ;
wire \alu|auto_generated|add_sub_cella[12]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \CPUDecode|Equal0~2_combout ;
wire \CPUDecode|accEnable~0_combout ;
wire \CPUDecode|accEnable~1_combout ;
wire \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \alu|auto_generated|add_sub_cella[13]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \alu|auto_generated|add_sub_cella[14]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \CPUDecode|extra~0_combout ;
wire \stateMachine|ns~0_combout ;
wire \CPUDecode|ramWrEn~0_combout ;
wire \stateMachine|Equal2~0_combout ;
wire \CPUDecode|pcEnable~0_combout ;
wire [15:0] \Acc|dffs ;
wire [2:0] \FSMFF|dffs ;
wire [2:0] \stateMachine|ns ;
wire [15:0] \IR|dffs ;
wire [15:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \alu|auto_generated|result ;
wire [11:0] \PC|auto_generated|counter_reg_bit ;

wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \RamWriteEnable~output (
	.i(\CPUDecode|ramWrEn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamWriteEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \RamWriteEnable~output .bus_hold = "false";
defparam \RamWriteEnable~output .open_drain_output = "false";
defparam \RamWriteEnable~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Exec1~output (
	.i(\stateMachine|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Exec1~output_o ),
	.obar());
// synopsys translate_off
defparam \Exec1~output .bus_hold = "false";
defparam \Exec1~output .open_drain_output = "false";
defparam \Exec1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Extra~output (
	.i(!\CPUDecode|extra~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Extra~output_o ),
	.obar());
// synopsys translate_off
defparam \Extra~output .bus_hold = "false";
defparam \Extra~output .open_drain_output = "false";
defparam \Extra~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Fetch~output (
	.i(!\stateMachine|ns~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Fetch~output_o ),
	.obar());
// synopsys translate_off
defparam \Fetch~output .bus_hold = "false";
defparam \Fetch~output .open_drain_output = "false";
defparam \Fetch~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Exec2~output (
	.i(\stateMachine|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Exec2~output_o ),
	.obar());
// synopsys translate_off
defparam \Exec2~output .bus_hold = "false";
defparam \Exec2~output .open_drain_output = "false";
defparam \Exec2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ProgCountEnable~output (
	.i(!\CPUDecode|pcEnable~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ProgCountEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ProgCountEnable~output .bus_hold = "false";
defparam \ProgCountEnable~output .open_drain_output = "false";
defparam \ProgCountEnable~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ProgCountSynLoad~output (
	.i(\CPUDecode|pcSLoad~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ProgCountSynLoad~output_o ),
	.obar());
// synopsys translate_off
defparam \ProgCountSynLoad~output .bus_hold = "false";
defparam \ProgCountSynLoad~output .open_drain_output = "false";
defparam \ProgCountSynLoad~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1Select~output (
	.i(\CPUDecode|mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1Select~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1Select~output .bus_hold = "false";
defparam \Mux1Select~output .open_drain_output = "false";
defparam \Mux1Select~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mux3sel~output (
	.i(!\CPUDecode|mux3~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux3sel~output_o ),
	.obar());
// synopsys translate_off
defparam \mux3sel~output .bus_hold = "false";
defparam \mux3sel~output .open_drain_output = "false";
defparam \mux3sel~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \accen~output (
	.i(\CPUDecode|accEnable~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accen~output_o ),
	.obar());
// synopsys translate_off
defparam \accen~output .bus_hold = "false";
defparam \accen~output .open_drain_output = "false";
defparam \accen~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \addSub~output (
	.i(!\CPUDecode|SUB~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addSub~output_o ),
	.obar());
// synopsys translate_off
defparam \addSub~output .bus_hold = "false";
defparam \addSub~output .open_drain_output = "false";
defparam \addSub~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EQ~output (
	.i(\jumpLogic|Equal0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EQ~output_o ),
	.obar());
// synopsys translate_off
defparam \EQ~output .bus_hold = "false";
defparam \EQ~output .open_drain_output = "false";
defparam \EQ~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MI~output (
	.i(\Acc|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MI~output_o ),
	.obar());
// synopsys translate_off
defparam \MI~output .bus_hold = "false";
defparam \MI~output .open_drain_output = "false";
defparam \MI~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[15]~output (
	.i(\Acc|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[15]~output .bus_hold = "false";
defparam \ALUa[15]~output .open_drain_output = "false";
defparam \ALUa[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[14]~output (
	.i(\Acc|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[14]~output .bus_hold = "false";
defparam \ALUa[14]~output .open_drain_output = "false";
defparam \ALUa[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[13]~output (
	.i(\Acc|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[13]~output .bus_hold = "false";
defparam \ALUa[13]~output .open_drain_output = "false";
defparam \ALUa[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[12]~output (
	.i(\Acc|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[12]~output .bus_hold = "false";
defparam \ALUa[12]~output .open_drain_output = "false";
defparam \ALUa[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[11]~output (
	.i(\Acc|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[11]~output .bus_hold = "false";
defparam \ALUa[11]~output .open_drain_output = "false";
defparam \ALUa[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[10]~output (
	.i(\Acc|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[10]~output .bus_hold = "false";
defparam \ALUa[10]~output .open_drain_output = "false";
defparam \ALUa[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[9]~output (
	.i(\Acc|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[9]~output .bus_hold = "false";
defparam \ALUa[9]~output .open_drain_output = "false";
defparam \ALUa[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[8]~output (
	.i(\Acc|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[8]~output .bus_hold = "false";
defparam \ALUa[8]~output .open_drain_output = "false";
defparam \ALUa[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[7]~output (
	.i(\Acc|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[7]~output .bus_hold = "false";
defparam \ALUa[7]~output .open_drain_output = "false";
defparam \ALUa[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[6]~output (
	.i(\Acc|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[6]~output .bus_hold = "false";
defparam \ALUa[6]~output .open_drain_output = "false";
defparam \ALUa[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[5]~output (
	.i(\Acc|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[5]~output .bus_hold = "false";
defparam \ALUa[5]~output .open_drain_output = "false";
defparam \ALUa[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[4]~output (
	.i(\Acc|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[4]~output .bus_hold = "false";
defparam \ALUa[4]~output .open_drain_output = "false";
defparam \ALUa[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[3]~output (
	.i(\Acc|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[3]~output .bus_hold = "false";
defparam \ALUa[3]~output .open_drain_output = "false";
defparam \ALUa[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[2]~output (
	.i(\Acc|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[2]~output .bus_hold = "false";
defparam \ALUa[2]~output .open_drain_output = "false";
defparam \ALUa[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[1]~output (
	.i(\Acc|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[1]~output .bus_hold = "false";
defparam \ALUa[1]~output .open_drain_output = "false";
defparam \ALUa[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUa[0]~output (
	.i(\Acc|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUa[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUa[0]~output .bus_hold = "false";
defparam \ALUa[0]~output .open_drain_output = "false";
defparam \ALUa[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[15]~output (
	.i(\MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[15]~output .bus_hold = "false";
defparam \ALUb[15]~output .open_drain_output = "false";
defparam \ALUb[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[14]~output (
	.i(\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[14]~output .bus_hold = "false";
defparam \ALUb[14]~output .open_drain_output = "false";
defparam \ALUb[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[13]~output (
	.i(\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[13]~output .bus_hold = "false";
defparam \ALUb[13]~output .open_drain_output = "false";
defparam \ALUb[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[12]~output (
	.i(\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[12]~output .bus_hold = "false";
defparam \ALUb[12]~output .open_drain_output = "false";
defparam \ALUb[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[11]~output (
	.i(\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[11]~output .bus_hold = "false";
defparam \ALUb[11]~output .open_drain_output = "false";
defparam \ALUb[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[10]~output (
	.i(\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[10]~output .bus_hold = "false";
defparam \ALUb[10]~output .open_drain_output = "false";
defparam \ALUb[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[9]~output (
	.i(\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[9]~output .bus_hold = "false";
defparam \ALUb[9]~output .open_drain_output = "false";
defparam \ALUb[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[8]~output (
	.i(\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[8]~output .bus_hold = "false";
defparam \ALUb[8]~output .open_drain_output = "false";
defparam \ALUb[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[7]~output (
	.i(\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[7]~output .bus_hold = "false";
defparam \ALUb[7]~output .open_drain_output = "false";
defparam \ALUb[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[6]~output (
	.i(\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[6]~output .bus_hold = "false";
defparam \ALUb[6]~output .open_drain_output = "false";
defparam \ALUb[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[5]~output (
	.i(\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[5]~output .bus_hold = "false";
defparam \ALUb[5]~output .open_drain_output = "false";
defparam \ALUb[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[4]~output (
	.i(\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[4]~output .bus_hold = "false";
defparam \ALUb[4]~output .open_drain_output = "false";
defparam \ALUb[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[3]~output (
	.i(\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[3]~output .bus_hold = "false";
defparam \ALUb[3]~output .open_drain_output = "false";
defparam \ALUb[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[2]~output (
	.i(\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[2]~output .bus_hold = "false";
defparam \ALUb[2]~output .open_drain_output = "false";
defparam \ALUb[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[1]~output (
	.i(\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[1]~output .bus_hold = "false";
defparam \ALUb[1]~output .open_drain_output = "false";
defparam \ALUb[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUb[0]~output (
	.i(\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUb[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUb[0]~output .bus_hold = "false";
defparam \ALUb[0]~output .open_drain_output = "false";
defparam \ALUb[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[15]~output (
	.i(\alu|auto_generated|result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[15]~output .bus_hold = "false";
defparam \ALUout[15]~output .open_drain_output = "false";
defparam \ALUout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[14]~output (
	.i(\alu|auto_generated|result [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[14]~output .bus_hold = "false";
defparam \ALUout[14]~output .open_drain_output = "false";
defparam \ALUout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[13]~output (
	.i(\alu|auto_generated|result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[13]~output .bus_hold = "false";
defparam \ALUout[13]~output .open_drain_output = "false";
defparam \ALUout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[12]~output (
	.i(\alu|auto_generated|result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[12]~output .bus_hold = "false";
defparam \ALUout[12]~output .open_drain_output = "false";
defparam \ALUout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[11]~output (
	.i(\alu|auto_generated|result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[11]~output .bus_hold = "false";
defparam \ALUout[11]~output .open_drain_output = "false";
defparam \ALUout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[10]~output (
	.i(\alu|auto_generated|result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[10]~output .bus_hold = "false";
defparam \ALUout[10]~output .open_drain_output = "false";
defparam \ALUout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[9]~output (
	.i(\alu|auto_generated|result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[9]~output .bus_hold = "false";
defparam \ALUout[9]~output .open_drain_output = "false";
defparam \ALUout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[8]~output (
	.i(\alu|auto_generated|result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[8]~output .bus_hold = "false";
defparam \ALUout[8]~output .open_drain_output = "false";
defparam \ALUout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[7]~output (
	.i(\alu|auto_generated|result [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[7]~output .bus_hold = "false";
defparam \ALUout[7]~output .open_drain_output = "false";
defparam \ALUout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[6]~output (
	.i(\alu|auto_generated|result [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[6]~output .bus_hold = "false";
defparam \ALUout[6]~output .open_drain_output = "false";
defparam \ALUout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[5]~output (
	.i(\alu|auto_generated|result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[5]~output .bus_hold = "false";
defparam \ALUout[5]~output .open_drain_output = "false";
defparam \ALUout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[4]~output (
	.i(\alu|auto_generated|result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[4]~output .bus_hold = "false";
defparam \ALUout[4]~output .open_drain_output = "false";
defparam \ALUout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[3]~output (
	.i(\alu|auto_generated|result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[3]~output .bus_hold = "false";
defparam \ALUout[3]~output .open_drain_output = "false";
defparam \ALUout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[2]~output (
	.i(\alu|auto_generated|result [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[2]~output .bus_hold = "false";
defparam \ALUout[2]~output .open_drain_output = "false";
defparam \ALUout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[1]~output (
	.i(\alu|auto_generated|result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[1]~output .bus_hold = "false";
defparam \ALUout[1]~output .open_drain_output = "false";
defparam \ALUout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ALUout[0]~output (
	.i(\alu|auto_generated|result [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[0]~output .bus_hold = "false";
defparam \ALUout[0]~output .open_drain_output = "false";
defparam \ALUout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CurrentState[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CurrentState[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CurrentState[2]~output .bus_hold = "false";
defparam \CurrentState[2]~output .open_drain_output = "false";
defparam \CurrentState[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CurrentState[1]~output (
	.i(\FSMFF|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CurrentState[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CurrentState[1]~output .bus_hold = "false";
defparam \CurrentState[1]~output .open_drain_output = "false";
defparam \CurrentState[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CurrentState[0]~output (
	.i(\FSMFF|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CurrentState[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CurrentState[0]~output .bus_hold = "false";
defparam \CurrentState[0]~output .open_drain_output = "false";
defparam \CurrentState[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[15]~output (
	.i(\IR|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[15]~output .bus_hold = "false";
defparam \FFOut[15]~output .open_drain_output = "false";
defparam \FFOut[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[14]~output (
	.i(\IR|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[14]~output .bus_hold = "false";
defparam \FFOut[14]~output .open_drain_output = "false";
defparam \FFOut[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[13]~output (
	.i(\IR|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[13]~output .bus_hold = "false";
defparam \FFOut[13]~output .open_drain_output = "false";
defparam \FFOut[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[12]~output (
	.i(\IR|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[12]~output .bus_hold = "false";
defparam \FFOut[12]~output .open_drain_output = "false";
defparam \FFOut[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[11]~output (
	.i(\IR|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[11]~output .bus_hold = "false";
defparam \FFOut[11]~output .open_drain_output = "false";
defparam \FFOut[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[10]~output (
	.i(\IR|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[10]~output .bus_hold = "false";
defparam \FFOut[10]~output .open_drain_output = "false";
defparam \FFOut[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[9]~output (
	.i(\IR|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[9]~output .bus_hold = "false";
defparam \FFOut[9]~output .open_drain_output = "false";
defparam \FFOut[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[8]~output (
	.i(\IR|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[8]~output .bus_hold = "false";
defparam \FFOut[8]~output .open_drain_output = "false";
defparam \FFOut[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[7]~output (
	.i(\IR|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[7]~output .bus_hold = "false";
defparam \FFOut[7]~output .open_drain_output = "false";
defparam \FFOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[6]~output (
	.i(\IR|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[6]~output .bus_hold = "false";
defparam \FFOut[6]~output .open_drain_output = "false";
defparam \FFOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[5]~output (
	.i(\IR|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[5]~output .bus_hold = "false";
defparam \FFOut[5]~output .open_drain_output = "false";
defparam \FFOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[4]~output (
	.i(\IR|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[4]~output .bus_hold = "false";
defparam \FFOut[4]~output .open_drain_output = "false";
defparam \FFOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[3]~output (
	.i(\IR|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[3]~output .bus_hold = "false";
defparam \FFOut[3]~output .open_drain_output = "false";
defparam \FFOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[2]~output (
	.i(\IR|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[2]~output .bus_hold = "false";
defparam \FFOut[2]~output .open_drain_output = "false";
defparam \FFOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[1]~output (
	.i(\IR|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[1]~output .bus_hold = "false";
defparam \FFOut[1]~output .open_drain_output = "false";
defparam \FFOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FFOut[0]~output (
	.i(\IR|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FFOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FFOut[0]~output .bus_hold = "false";
defparam \FFOut[0]~output .open_drain_output = "false";
defparam \FFOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[11]~output (
	.i(\PC|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[11]~output .bus_hold = "false";
defparam \Mux1A[11]~output .open_drain_output = "false";
defparam \Mux1A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[10]~output (
	.i(\PC|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[10]~output .bus_hold = "false";
defparam \Mux1A[10]~output .open_drain_output = "false";
defparam \Mux1A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[9]~output (
	.i(\PC|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[9]~output .bus_hold = "false";
defparam \Mux1A[9]~output .open_drain_output = "false";
defparam \Mux1A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[8]~output (
	.i(\PC|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[8]~output .bus_hold = "false";
defparam \Mux1A[8]~output .open_drain_output = "false";
defparam \Mux1A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[7]~output (
	.i(\PC|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[7]~output .bus_hold = "false";
defparam \Mux1A[7]~output .open_drain_output = "false";
defparam \Mux1A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[6]~output (
	.i(\PC|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[6]~output .bus_hold = "false";
defparam \Mux1A[6]~output .open_drain_output = "false";
defparam \Mux1A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[5]~output (
	.i(\PC|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[5]~output .bus_hold = "false";
defparam \Mux1A[5]~output .open_drain_output = "false";
defparam \Mux1A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[4]~output (
	.i(\PC|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[4]~output .bus_hold = "false";
defparam \Mux1A[4]~output .open_drain_output = "false";
defparam \Mux1A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[3]~output (
	.i(\PC|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[3]~output .bus_hold = "false";
defparam \Mux1A[3]~output .open_drain_output = "false";
defparam \Mux1A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[2]~output (
	.i(\PC|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[2]~output .bus_hold = "false";
defparam \Mux1A[2]~output .open_drain_output = "false";
defparam \Mux1A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[1]~output (
	.i(\PC|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[1]~output .bus_hold = "false";
defparam \Mux1A[1]~output .open_drain_output = "false";
defparam \Mux1A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1A[0]~output (
	.i(\PC|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1A[0]~output .bus_hold = "false";
defparam \Mux1A[0]~output .open_drain_output = "false";
defparam \Mux1A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[11]~output (
	.i(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[11]~output .bus_hold = "false";
defparam \Mux1B[11]~output .open_drain_output = "false";
defparam \Mux1B[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[10]~output (
	.i(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[10]~output .bus_hold = "false";
defparam \Mux1B[10]~output .open_drain_output = "false";
defparam \Mux1B[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[9]~output (
	.i(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[9]~output .bus_hold = "false";
defparam \Mux1B[9]~output .open_drain_output = "false";
defparam \Mux1B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[8]~output (
	.i(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[8]~output .bus_hold = "false";
defparam \Mux1B[8]~output .open_drain_output = "false";
defparam \Mux1B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[7]~output (
	.i(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[7]~output .bus_hold = "false";
defparam \Mux1B[7]~output .open_drain_output = "false";
defparam \Mux1B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[6]~output (
	.i(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[6]~output .bus_hold = "false";
defparam \Mux1B[6]~output .open_drain_output = "false";
defparam \Mux1B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[5]~output (
	.i(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[5]~output .bus_hold = "false";
defparam \Mux1B[5]~output .open_drain_output = "false";
defparam \Mux1B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[4]~output (
	.i(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[4]~output .bus_hold = "false";
defparam \Mux1B[4]~output .open_drain_output = "false";
defparam \Mux1B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[3]~output (
	.i(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[3]~output .bus_hold = "false";
defparam \Mux1B[3]~output .open_drain_output = "false";
defparam \Mux1B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[2]~output (
	.i(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[2]~output .bus_hold = "false";
defparam \Mux1B[2]~output .open_drain_output = "false";
defparam \Mux1B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[1]~output (
	.i(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[1]~output .bus_hold = "false";
defparam \Mux1B[1]~output .open_drain_output = "false";
defparam \Mux1B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux1B[0]~output (
	.i(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux1B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux1B[0]~output .bus_hold = "false";
defparam \Mux1B[0]~output .open_drain_output = "false";
defparam \Mux1B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[15]~output (
	.i(\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[15]~output .bus_hold = "false";
defparam \MUX2Out[15]~output .open_drain_output = "false";
defparam \MUX2Out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[14]~output (
	.i(\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[14]~output .bus_hold = "false";
defparam \MUX2Out[14]~output .open_drain_output = "false";
defparam \MUX2Out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[13]~output (
	.i(\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[13]~output .bus_hold = "false";
defparam \MUX2Out[13]~output .open_drain_output = "false";
defparam \MUX2Out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[12]~output (
	.i(\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[12]~output .bus_hold = "false";
defparam \MUX2Out[12]~output .open_drain_output = "false";
defparam \MUX2Out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[11]~output (
	.i(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[11]~output .bus_hold = "false";
defparam \MUX2Out[11]~output .open_drain_output = "false";
defparam \MUX2Out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[10]~output (
	.i(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[10]~output .bus_hold = "false";
defparam \MUX2Out[10]~output .open_drain_output = "false";
defparam \MUX2Out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[9]~output (
	.i(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[9]~output .bus_hold = "false";
defparam \MUX2Out[9]~output .open_drain_output = "false";
defparam \MUX2Out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[8]~output (
	.i(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[8]~output .bus_hold = "false";
defparam \MUX2Out[8]~output .open_drain_output = "false";
defparam \MUX2Out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[7]~output (
	.i(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[7]~output .bus_hold = "false";
defparam \MUX2Out[7]~output .open_drain_output = "false";
defparam \MUX2Out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[6]~output (
	.i(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[6]~output .bus_hold = "false";
defparam \MUX2Out[6]~output .open_drain_output = "false";
defparam \MUX2Out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[5]~output (
	.i(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[5]~output .bus_hold = "false";
defparam \MUX2Out[5]~output .open_drain_output = "false";
defparam \MUX2Out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[4]~output (
	.i(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[4]~output .bus_hold = "false";
defparam \MUX2Out[4]~output .open_drain_output = "false";
defparam \MUX2Out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[3]~output (
	.i(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[3]~output .bus_hold = "false";
defparam \MUX2Out[3]~output .open_drain_output = "false";
defparam \MUX2Out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[2]~output (
	.i(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[2]~output .bus_hold = "false";
defparam \MUX2Out[2]~output .open_drain_output = "false";
defparam \MUX2Out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[1]~output (
	.i(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[1]~output .bus_hold = "false";
defparam \MUX2Out[1]~output .open_drain_output = "false";
defparam \MUX2Out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MUX2Out[0]~output (
	.i(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUX2Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUX2Out[0]~output .bus_hold = "false";
defparam \MUX2Out[0]~output .open_drain_output = "false";
defparam \MUX2Out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[15]~output (
	.i(\MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[15]~output .bus_hold = "false";
defparam \Mux3out[15]~output .open_drain_output = "false";
defparam \Mux3out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[14]~output (
	.i(\MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[14]~output .bus_hold = "false";
defparam \Mux3out[14]~output .open_drain_output = "false";
defparam \Mux3out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[13]~output (
	.i(\MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[13]~output .bus_hold = "false";
defparam \Mux3out[13]~output .open_drain_output = "false";
defparam \Mux3out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[12]~output (
	.i(\MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[12]~output .bus_hold = "false";
defparam \Mux3out[12]~output .open_drain_output = "false";
defparam \Mux3out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[11]~output (
	.i(\MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[11]~output .bus_hold = "false";
defparam \Mux3out[11]~output .open_drain_output = "false";
defparam \Mux3out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[10]~output (
	.i(\MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[10]~output .bus_hold = "false";
defparam \Mux3out[10]~output .open_drain_output = "false";
defparam \Mux3out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[9]~output (
	.i(\MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[9]~output .bus_hold = "false";
defparam \Mux3out[9]~output .open_drain_output = "false";
defparam \Mux3out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[8]~output (
	.i(\MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[8]~output .bus_hold = "false";
defparam \Mux3out[8]~output .open_drain_output = "false";
defparam \Mux3out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[7]~output (
	.i(\MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[7]~output .bus_hold = "false";
defparam \Mux3out[7]~output .open_drain_output = "false";
defparam \Mux3out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[6]~output (
	.i(\MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[6]~output .bus_hold = "false";
defparam \Mux3out[6]~output .open_drain_output = "false";
defparam \Mux3out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[5]~output (
	.i(\MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[5]~output .bus_hold = "false";
defparam \Mux3out[5]~output .open_drain_output = "false";
defparam \Mux3out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[4]~output (
	.i(\MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[4]~output .bus_hold = "false";
defparam \Mux3out[4]~output .open_drain_output = "false";
defparam \Mux3out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[3]~output (
	.i(\MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[3]~output .bus_hold = "false";
defparam \Mux3out[3]~output .open_drain_output = "false";
defparam \Mux3out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[2]~output (
	.i(\MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[2]~output .bus_hold = "false";
defparam \Mux3out[2]~output .open_drain_output = "false";
defparam \Mux3out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[1]~output (
	.i(\MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[1]~output .bus_hold = "false";
defparam \Mux3out[1]~output .open_drain_output = "false";
defparam \Mux3out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Mux3out[0]~output (
	.i(\MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mux3out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mux3out[0]~output .bus_hold = "false";
defparam \Mux3out[0]~output .open_drain_output = "false";
defparam \Mux3out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \NextState[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NextState[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \NextState[2]~output .bus_hold = "false";
defparam \NextState[2]~output .open_drain_output = "false";
defparam \NextState[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \NextState[1]~output (
	.i(\stateMachine|ns [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NextState[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \NextState[1]~output .bus_hold = "false";
defparam \NextState[1]~output .open_drain_output = "false";
defparam \NextState[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \NextState[0]~output (
	.i(\stateMachine|ns [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NextState[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \NextState[0]~output .bus_hold = "false";
defparam \NextState[0]~output .open_drain_output = "false";
defparam \NextState[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[11]~output (
	.i(\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[11]~output .bus_hold = "false";
defparam \RamAddress[11]~output .open_drain_output = "false";
defparam \RamAddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[10]~output (
	.i(\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[10]~output .bus_hold = "false";
defparam \RamAddress[10]~output .open_drain_output = "false";
defparam \RamAddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[9]~output (
	.i(\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[9]~output .bus_hold = "false";
defparam \RamAddress[9]~output .open_drain_output = "false";
defparam \RamAddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[8]~output (
	.i(\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[8]~output .bus_hold = "false";
defparam \RamAddress[8]~output .open_drain_output = "false";
defparam \RamAddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[7]~output (
	.i(\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[7]~output .bus_hold = "false";
defparam \RamAddress[7]~output .open_drain_output = "false";
defparam \RamAddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[6]~output (
	.i(\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[6]~output .bus_hold = "false";
defparam \RamAddress[6]~output .open_drain_output = "false";
defparam \RamAddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[5]~output (
	.i(\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[5]~output .bus_hold = "false";
defparam \RamAddress[5]~output .open_drain_output = "false";
defparam \RamAddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[4]~output (
	.i(\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[4]~output .bus_hold = "false";
defparam \RamAddress[4]~output .open_drain_output = "false";
defparam \RamAddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[3]~output (
	.i(\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[3]~output .bus_hold = "false";
defparam \RamAddress[3]~output .open_drain_output = "false";
defparam \RamAddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[2]~output (
	.i(\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[2]~output .bus_hold = "false";
defparam \RamAddress[2]~output .open_drain_output = "false";
defparam \RamAddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[1]~output (
	.i(\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[1]~output .bus_hold = "false";
defparam \RamAddress[1]~output .open_drain_output = "false";
defparam \RamAddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamAddress[0]~output (
	.i(\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamAddress[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamAddress[0]~output .bus_hold = "false";
defparam \RamAddress[0]~output .open_drain_output = "false";
defparam \RamAddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[15]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[15]~output .bus_hold = "false";
defparam \RamOut[15]~output .open_drain_output = "false";
defparam \RamOut[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[14]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[14]~output .bus_hold = "false";
defparam \RamOut[14]~output .open_drain_output = "false";
defparam \RamOut[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[13]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[13]~output .bus_hold = "false";
defparam \RamOut[13]~output .open_drain_output = "false";
defparam \RamOut[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[12]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[12]~output .bus_hold = "false";
defparam \RamOut[12]~output .open_drain_output = "false";
defparam \RamOut[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[11]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[11]~output .bus_hold = "false";
defparam \RamOut[11]~output .open_drain_output = "false";
defparam \RamOut[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[10]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[10]~output .bus_hold = "false";
defparam \RamOut[10]~output .open_drain_output = "false";
defparam \RamOut[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[9]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[9]~output .bus_hold = "false";
defparam \RamOut[9]~output .open_drain_output = "false";
defparam \RamOut[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[8]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[8]~output .bus_hold = "false";
defparam \RamOut[8]~output .open_drain_output = "false";
defparam \RamOut[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[7]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[7]~output .bus_hold = "false";
defparam \RamOut[7]~output .open_drain_output = "false";
defparam \RamOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[6]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[6]~output .bus_hold = "false";
defparam \RamOut[6]~output .open_drain_output = "false";
defparam \RamOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[5]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[5]~output .bus_hold = "false";
defparam \RamOut[5]~output .open_drain_output = "false";
defparam \RamOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[4]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[4]~output .bus_hold = "false";
defparam \RamOut[4]~output .open_drain_output = "false";
defparam \RamOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[3]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[3]~output .bus_hold = "false";
defparam \RamOut[3]~output .open_drain_output = "false";
defparam \RamOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[2]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[2]~output .bus_hold = "false";
defparam \RamOut[2]~output .open_drain_output = "false";
defparam \RamOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[1]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[1]~output .bus_hold = "false";
defparam \RamOut[1]~output .open_drain_output = "false";
defparam \RamOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RamOut[0]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RamOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RamOut[0]~output .bus_hold = "false";
defparam \RamOut[0]~output .open_drain_output = "false";
defparam \RamOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \boot~input (
	.i(boot),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\boot~input_o ));
// synopsys translate_off
defparam \boot~input .bus_hold = "false";
defparam \boot~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \stateMachine|ns[0] (
// Equation(s):
// \stateMachine|ns [0] = (!\FSMFF|dffs [1] & (!\FSMFF|dffs [0] & \boot~input_o ))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\boot~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stateMachine|ns [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stateMachine|ns[0] .extended_lut = "off";
defparam \stateMachine|ns[0] .lut_mask = 64'h0808080808080808;
defparam \stateMachine|ns[0] .shared_arith = "off";
// synopsys translate_on

dffeas \FSMFF|dffs[0] (
	.clk(\CLK~input_o ),
	.d(vcc),
	.asdata(\stateMachine|ns [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMFF|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMFF|dffs[0] .is_wysiwyg = "true";
defparam \FSMFF|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stateMachine|Equal0~0 (
// Equation(s):
// \stateMachine|Equal0~0_combout  = (!\FSMFF|dffs [1] & \FSMFF|dffs [0])

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stateMachine|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stateMachine|Equal0~0 .extended_lut = "off";
defparam \stateMachine|Equal0~0 .lut_mask = 64'h2222222222222222;
defparam \stateMachine|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [11]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[11] .is_wysiwyg = "true";
defparam \IR|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [11]))) # (\FSMFF|dffs [0] & (\IR|dffs [11])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [11]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita0~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \PC|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [0]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

dffeas \IR|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[0] .is_wysiwyg = "true";
defparam \IR|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [0]))) # (\FSMFF|dffs [0] & (\IR|dffs [0])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [12]))) # (\FSMFF|dffs [0] & (\IR|dffs [12])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [12]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [13]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004";
// synopsys translate_on

dffeas \IR|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[13] .is_wysiwyg = "true";
defparam \IR|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [13]))) # (\FSMFF|dffs [0] & (\IR|dffs [13])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [13]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|Equal0~1 (
// Equation(s):
// \CPUDecode|Equal0~1_combout  = (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & \CPUDecode|Equal0~0_combout ))

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\CPUDecode|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|Equal0~1 .extended_lut = "off";
defparam \CPUDecode|Equal0~1 .lut_mask = 64'h0101010101010101;
defparam \CPUDecode|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \jumpLogic|Equal0~0 (
// Equation(s):
// \jumpLogic|Equal0~0_combout  = (!\Acc|dffs [8] & (!\Acc|dffs [7] & (!\Acc|dffs [6] & !\Acc|dffs [5])))

	.dataa(!\Acc|dffs [8]),
	.datab(!\Acc|dffs [7]),
	.datac(!\Acc|dffs [6]),
	.datad(!\Acc|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jumpLogic|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jumpLogic|Equal0~0 .extended_lut = "off";
defparam \jumpLogic|Equal0~0 .lut_mask = 64'h8000800080008000;
defparam \jumpLogic|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \jumpLogic|Equal0~1 (
// Equation(s):
// \jumpLogic|Equal0~1_combout  = ( !\Acc|dffs [1] & ( !\Acc|dffs [0] & ( (!\Acc|dffs [15] & (!\Acc|dffs [4] & (!\Acc|dffs [3] & !\Acc|dffs [2]))) ) ) )

	.dataa(!\Acc|dffs [15]),
	.datab(!\Acc|dffs [4]),
	.datac(!\Acc|dffs [3]),
	.datad(!\Acc|dffs [2]),
	.datae(!\Acc|dffs [1]),
	.dataf(!\Acc|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jumpLogic|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jumpLogic|Equal0~1 .extended_lut = "off";
defparam \jumpLogic|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \jumpLogic|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \jumpLogic|Equal0~2 (
// Equation(s):
// \jumpLogic|Equal0~2_combout  = ( !\Acc|dffs [10] & ( !\Acc|dffs [9] & ( (!\Acc|dffs [14] & (!\Acc|dffs [13] & (!\Acc|dffs [12] & !\Acc|dffs [11]))) ) ) )

	.dataa(!\Acc|dffs [14]),
	.datab(!\Acc|dffs [13]),
	.datac(!\Acc|dffs [12]),
	.datad(!\Acc|dffs [11]),
	.datae(!\Acc|dffs [10]),
	.dataf(!\Acc|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jumpLogic|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jumpLogic|Equal0~2 .extended_lut = "off";
defparam \jumpLogic|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \jumpLogic|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \jumpLogic|Equal0~3 (
// Equation(s):
// \jumpLogic|Equal0~3_combout  = (\jumpLogic|Equal0~0_combout  & (\jumpLogic|Equal0~1_combout  & \jumpLogic|Equal0~2_combout ))

	.dataa(!\jumpLogic|Equal0~0_combout ),
	.datab(!\jumpLogic|Equal0~1_combout ),
	.datac(!\jumpLogic|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jumpLogic|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jumpLogic|Equal0~3 .extended_lut = "off";
defparam \jumpLogic|Equal0~3 .lut_mask = 64'h0101010101010101;
defparam \jumpLogic|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux1~0 (
// Equation(s):
// \CPUDecode|mux1~0_combout  = ( \jumpLogic|Equal0~3_combout  & ( (\CPUDecode|Equal0~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # ((!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & \Acc|dffs [15])))) ) ) # ( 
// !\jumpLogic|Equal0~3_combout  & ( (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\CPUDecode|Equal0~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\Acc|dffs [15])))) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\CPUDecode|Equal0~0_combout ),
	.datad(!\Acc|dffs [15]),
	.datae(!\jumpLogic|Equal0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux1~0 .extended_lut = "off";
defparam \CPUDecode|mux1~0 .lut_mask = 64'h080C0A0E080C0A0E;
defparam \CPUDecode|mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|pcSLoad (
// Equation(s):
// \CPUDecode|pcSLoad~combout  = (\stateMachine|Equal0~0_combout  & (!\CPUDecode|Equal0~1_combout  & \CPUDecode|mux1~0_combout ))

	.dataa(!\stateMachine|Equal0~0_combout ),
	.datab(!\CPUDecode|Equal0~1_combout ),
	.datac(!\CPUDecode|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|pcSLoad~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|pcSLoad .extended_lut = "off";
defparam \CPUDecode|pcSLoad .lut_mask = 64'h0404040404040404;
defparam \CPUDecode|pcSLoad .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = ( \CPUDecode|extra~0_combout  & ( (!\FSMFF|dffs [1] & (!\CPUDecode|Equal0~1_combout  & ((!\FSMFF|dffs [0]) # (\CPUDecode|mux1~0_combout )))) ) ) # ( !\CPUDecode|extra~0_combout  & ( (!\FSMFF|dffs [1] & (\FSMFF|dffs [0] & 
// !\CPUDecode|Equal0~1_combout )) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\CPUDecode|Equal0~1_combout ),
	.datad(!\CPUDecode|mux1~0_combout ),
	.datae(!\CPUDecode|extra~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .extended_lut = "off";
defparam \PC|auto_generated|_~0 .lut_mask = 64'h202080A0202080A0;
defparam \PC|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita1~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita2~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita3~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita4~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita5~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita6~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita7~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita8~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita9~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))
// \PC|auto_generated|counter_comb_bita10~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita10~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita11~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|pcSLoad~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [11]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [10]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

dffeas \IR|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[10] .is_wysiwyg = "true";
defparam \IR|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [10]))) # (\FSMFF|dffs [0] & (\IR|dffs [10])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [10]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [10]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [9]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[9] .is_wysiwyg = "true";
defparam \IR|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [9]))) # (\FSMFF|dffs [0] & (\IR|dffs [9])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [9]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [9]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [8]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[8] .is_wysiwyg = "true";
defparam \IR|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [8]))) # (\FSMFF|dffs [0] & (\IR|dffs [8])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [8]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [8]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [7]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[7] .is_wysiwyg = "true";
defparam \IR|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [7]))) # (\FSMFF|dffs [0] & (\IR|dffs [7])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [7]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [7]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [6]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

dffeas \IR|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[6] .is_wysiwyg = "true";
defparam \IR|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [6]))) # (\FSMFF|dffs [0] & (\IR|dffs [6])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [6]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [6]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [5]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[5] .is_wysiwyg = "true";
defparam \IR|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [5]))) # (\FSMFF|dffs [0] & (\IR|dffs [5])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [5]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [5]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [4]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[4] .is_wysiwyg = "true";
defparam \IR|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [4]))) # (\FSMFF|dffs [0] & (\IR|dffs [4])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [4]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [4]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [3]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[3] .is_wysiwyg = "true";
defparam \IR|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [3]))) # (\FSMFF|dffs [0] & (\IR|dffs [3])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [3]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [3]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [2]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[2] .is_wysiwyg = "true";
defparam \IR|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [2]))) # (\FSMFF|dffs [0] & (\IR|dffs [2])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [2]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [2]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [1]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[1] .is_wysiwyg = "true";
defparam \IR|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [1]))) # (\FSMFF|dffs [0] & (\IR|dffs [1])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [1]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [14]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004";
// synopsys translate_on

dffeas \IR|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[14] .is_wysiwyg = "true";
defparam \IR|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|Equal0~0 (
// Equation(s):
// \CPUDecode|Equal0~0_combout  = ( \IR|dffs [14] & ( \RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((!\RAM|altsyncram_component|auto_generated|q_a [15]))) # (\FSMFF|dffs [0] & (!\IR|dffs [15])))) # 
// (\FSMFF|dffs [1] & (((!\RAM|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\IR|dffs [14] & ( \RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\RAM|altsyncram_component|auto_generated|q_a [15] & ((!\FSMFF|dffs [0]) # (\FSMFF|dffs [1]))) 
// ) ) ) # ( \IR|dffs [14] & ( !\RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\FSMFF|dffs [1] & (\FSMFF|dffs [0] & !\IR|dffs [15])) ) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\IR|dffs [14]),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|Equal0~0 .extended_lut = "off";
defparam \CPUDecode|Equal0~0 .lut_mask = 64'h00002020DD00FD20;
defparam \CPUDecode|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux1~1 (
// Equation(s):
// \CPUDecode|mux1~1_combout  = ( \jumpLogic|Equal0~1_combout  & ( \jumpLogic|Equal0~2_combout  & ( (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # 
// ((\jumpLogic|Equal0~0_combout )))) # (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\Acc|dffs [15]))) ) ) ) # ( !\jumpLogic|Equal0~1_combout  & ( 
// \jumpLogic|Equal0~2_combout  & ( (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\Acc|dffs [15]))) ) ) ) # ( \jumpLogic|Equal0~1_combout  & ( !\jumpLogic|Equal0~2_combout 
//  & ( (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\Acc|dffs [15]))) ) ) ) # ( !\jumpLogic|Equal0~1_combout  & ( !\jumpLogic|Equal0~2_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\Acc|dffs [15]))) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\Acc|dffs [15]),
	.datad(!\jumpLogic|Equal0~0_combout ),
	.datae(!\jumpLogic|Equal0~1_combout ),
	.dataf(!\jumpLogic|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux1~1 .extended_lut = "off";
defparam \CPUDecode|mux1~1 .lut_mask = 64'h8C8C8C8C8C8C8CAE;
defparam \CPUDecode|mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux1~2 (
// Equation(s):
// \CPUDecode|mux1~2_combout  = (!\RAM|altsyncram_component|auto_generated|q_a [15] & (\RAM|altsyncram_component|auto_generated|q_a [12] & (!\RAM|altsyncram_component|auto_generated|q_a [13] & !\RAM|altsyncram_component|auto_generated|q_a [14])))

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux1~2 .extended_lut = "off";
defparam \CPUDecode|mux1~2 .lut_mask = 64'h2000200020002000;
defparam \CPUDecode|mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux1~3 (
// Equation(s):
// \CPUDecode|mux1~3_combout  = ( \CPUDecode|extra~0_combout  & ( \CPUDecode|mux1~2_combout  & ( (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0]) # ((\CPUDecode|Equal0~0_combout  & \CPUDecode|mux1~1_combout )))) ) ) ) # ( !\CPUDecode|extra~0_combout  & ( 
// \CPUDecode|mux1~2_combout  & ( !\FSMFF|dffs [1] ) ) ) # ( \CPUDecode|extra~0_combout  & ( !\CPUDecode|mux1~2_combout  & ( (!\FSMFF|dffs [1] & (\FSMFF|dffs [0] & (\CPUDecode|Equal0~0_combout  & \CPUDecode|mux1~1_combout ))) ) ) ) # ( 
// !\CPUDecode|extra~0_combout  & ( !\CPUDecode|mux1~2_combout  & ( (!\FSMFF|dffs [1] & \FSMFF|dffs [0]) ) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\CPUDecode|Equal0~0_combout ),
	.datad(!\CPUDecode|mux1~1_combout ),
	.datae(!\CPUDecode|extra~0_combout ),
	.dataf(!\CPUDecode|mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux1~3 .extended_lut = "off";
defparam \CPUDecode|mux1~3 .lut_mask = 64'h22220002AAAA888A;
defparam \CPUDecode|mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\CPUDecode|mux1~3_combout  & ((\PC|auto_generated|counter_reg_bit [0]))) # (\CPUDecode|mux1~3_combout  & (\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux1~3_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\PC|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [15]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

dffeas \IR|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[15] .is_wysiwyg = "true";
defparam \IR|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [15]))) # (\FSMFF|dffs [0] & (\IR|dffs [15])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux4~0 (
// Equation(s):
// \CPUDecode|mux4~0_combout  = ( !\IR|dffs [14] & ( \RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\FSMFF|dffs [1] & (\FSMFF|dffs [0] & !\IR|dffs [13])) ) ) ) # ( \IR|dffs [14] & ( !\RAM|altsyncram_component|auto_generated|q_a [14] & ( 
// (!\RAM|altsyncram_component|auto_generated|q_a [13] & ((!\FSMFF|dffs [0]) # (\FSMFF|dffs [1]))) ) ) ) # ( !\IR|dffs [14] & ( !\RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & 
// ((!\RAM|altsyncram_component|auto_generated|q_a [13]))) # (\FSMFF|dffs [0] & (!\IR|dffs [13])))) # (\FSMFF|dffs [1] & (((!\RAM|altsyncram_component|auto_generated|q_a [13])))) ) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [13]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\IR|dffs [14]),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux4~0 .extended_lut = "off";
defparam \CPUDecode|mux4~0 .lut_mask = 64'hFD20DD0020200000;
defparam \CPUDecode|mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|ADD~0 (
// Equation(s):
// \CPUDecode|ADD~0_combout  = (\FSMFF|dffs [1] & (!\FSMFF|dffs [0] & (!\IR|dffs [15] & !\IR|dffs [14])))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [15]),
	.datad(!\IR|dffs [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|ADD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|ADD~0 .extended_lut = "off";
defparam \CPUDecode|ADD~0 .lut_mask = 64'h4000400040004000;
defparam \CPUDecode|ADD~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|SUB~0 (
// Equation(s):
// \CPUDecode|SUB~0_combout  = ( !\IR|dffs [14] & ( \RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\FSMFF|dffs [1] & (\FSMFF|dffs [0] & !\IR|dffs [15])) ) ) ) # ( \IR|dffs [14] & ( !\RAM|altsyncram_component|auto_generated|q_a [14] & ( 
// (!\RAM|altsyncram_component|auto_generated|q_a [15] & (!\FSMFF|dffs [1] $ (\FSMFF|dffs [0]))) ) ) ) # ( !\IR|dffs [14] & ( !\RAM|altsyncram_component|auto_generated|q_a [14] & ( (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & 
// ((!\RAM|altsyncram_component|auto_generated|q_a [15]))) # (\FSMFF|dffs [0] & (!\IR|dffs [15])))) # (\FSMFF|dffs [1] & (\FSMFF|dffs [0] & ((!\RAM|altsyncram_component|auto_generated|q_a [15])))) ) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\IR|dffs [14]),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|SUB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|SUB~0 .extended_lut = "off";
defparam \CPUDecode|SUB~0 .lut_mask = 64'hB920990020200000;
defparam \CPUDecode|SUB~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|LDA~0 (
// Equation(s):
// \CPUDecode|LDA~0_combout  = ( \CPUDecode|ADD~0_combout  & ( \CPUDecode|SUB~0_combout  & ( (!\IR|dffs [12] & ((!\IR|dffs [13]) # ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout 
// )))) # (\IR|dffs [12] & (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) ) ) ) # ( !\CPUDecode|ADD~0_combout  & ( \CPUDecode|SUB~0_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) ) ) ) # ( \CPUDecode|ADD~0_combout  & ( !\CPUDecode|SUB~0_combout  & ( (!\IR|dffs [12] & !\IR|dffs [13]) ) ) )

	.dataa(!\IR|dffs [12]),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\IR|dffs [13]),
	.datad(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\CPUDecode|ADD~0_combout ),
	.dataf(!\CPUDecode|SUB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|LDA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|LDA~0 .extended_lut = "off";
defparam \CPUDecode|LDA~0 .lut_mask = 64'h0000A0A0CC00ECA0;
defparam \CPUDecode|LDA~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux3 (
// Equation(s):
// \CPUDecode|mux3~combout  = ((\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout ))) # (\CPUDecode|LDA~0_combout )

	.dataa(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\CPUDecode|mux4~0_combout ),
	.datad(!\CPUDecode|LDA~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux3 .extended_lut = "off";
defparam \CPUDecode|mux3 .lut_mask = 64'h04FF04FF04FF04FF;
defparam \CPUDecode|mux3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux4~1 (
// Equation(s):
// \CPUDecode|mux4~1_combout  = ( !\IR|dffs [13] & ( !\IR|dffs [14] & ( (\FSMFF|dffs [1] & (!\FSMFF|dffs [0] & (\IR|dffs [15] & \IR|dffs [12]))) ) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [15]),
	.datad(!\IR|dffs [12]),
	.datae(!\IR|dffs [13]),
	.dataf(!\IR|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux4~1 .extended_lut = "off";
defparam \CPUDecode|mux4~1 .lut_mask = 64'h0004000000000000;
defparam \CPUDecode|mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|mux4~2 (
// Equation(s):
// \CPUDecode|mux4~2_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [15]))) # (\FSMFF|dffs [0] & (\IR|dffs [15])))) # (\FSMFF|dffs [1] & (\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a 
// [15]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|mux4~2 .extended_lut = "off";
defparam \CPUDecode|mux4~2 .lut_mask = 64'h029B029B029B029B;
defparam \CPUDecode|mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout 
// ) # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [13]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [13]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [13] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [13] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [13]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|SUB~1 (
// Equation(s):
// \CPUDecode|SUB~1_combout  = ( \CPUDecode|ADD~0_combout  & ( \CPUDecode|SUB~0_combout  & ( (!\IR|dffs [12] & (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) # (\IR|dffs [12] 
// & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) # (\IR|dffs [13]))) ) ) ) # ( !\CPUDecode|ADD~0_combout  & ( \CPUDecode|SUB~0_combout  & ( 
// (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) ) ) ) # ( \CPUDecode|ADD~0_combout  & ( !\CPUDecode|SUB~0_combout  & ( (\IR|dffs [12] & \IR|dffs [13]) ) ) )

	.dataa(!\IR|dffs [12]),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\IR|dffs [13]),
	.datad(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\CPUDecode|ADD~0_combout ),
	.dataf(!\CPUDecode|SUB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|SUB~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|SUB~1 .extended_lut = "off";
defparam \CPUDecode|SUB~1 .lut_mask = 64'h0000050500330537;
defparam \CPUDecode|SUB~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout 
// ) # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [12]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [12]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [12] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [12] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [12]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout 
// ) # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [11]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [11]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [11] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [11] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [11]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout 
// ) # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [10]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [10]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ( (\Acc|dffs [10] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ( (\Acc|dffs [10] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [10]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [9]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [9]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & ( (\Acc|dffs [9] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & ( (\Acc|dffs [9] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [9]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [8]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [8]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (\Acc|dffs [8] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (\Acc|dffs [8] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [8]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [7]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [7]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( (\Acc|dffs [7] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( (\Acc|dffs [7] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [7]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [6]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [6]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( (\Acc|dffs [6] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( (\Acc|dffs [6] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [6]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [5]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [5]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( (\Acc|dffs [5] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( (\Acc|dffs [5] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [5]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [4]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [4]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( (\Acc|dffs [4] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( (\Acc|dffs [4] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [4]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [3]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [3]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( (\Acc|dffs [3] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( (\Acc|dffs [3] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [3]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [2]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [2]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (\Acc|dffs [2] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (\Acc|dffs [2] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [2]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [1]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [1]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( (\Acc|dffs [1] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( (\Acc|dffs [1] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [1]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) 
// # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [0]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [0]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (\Acc|dffs [0] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (\Acc|dffs [0] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [0]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \alu|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( \CPUDecode|SUB~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPUDecode|SUB~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h0000FF000000FFFF;
defparam \alu|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[0] (
// Equation(s):
// \alu|auto_generated|result [0] = SUM(( \Acc|dffs [0] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[0]~2_cout  ))
// \alu|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \Acc|dffs [0] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [0]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [0]),
	.cout(\alu|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[0] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[1] (
// Equation(s):
// \alu|auto_generated|result [1] = SUM(( \Acc|dffs [1] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[0]~COUT  ))
// \alu|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \Acc|dffs [1] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [1]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [1]),
	.cout(\alu|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[1] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[2] (
// Equation(s):
// \alu|auto_generated|result [2] = SUM(( \Acc|dffs [2] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[1]~COUT  ))
// \alu|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \Acc|dffs [2] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [2]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [2]),
	.cout(\alu|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[2] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[3] (
// Equation(s):
// \alu|auto_generated|result [3] = SUM(( \Acc|dffs [3] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[2]~COUT  ))
// \alu|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \Acc|dffs [3] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [3]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [3]),
	.cout(\alu|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[3] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[4] (
// Equation(s):
// \alu|auto_generated|result [4] = SUM(( \Acc|dffs [4] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[3]~COUT  ))
// \alu|auto_generated|add_sub_cella[4]~COUT  = CARRY(( \Acc|dffs [4] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [4]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [4]),
	.cout(\alu|auto_generated|add_sub_cella[4]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[4] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[5] (
// Equation(s):
// \alu|auto_generated|result [5] = SUM(( \Acc|dffs [5] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[4]~COUT  ))
// \alu|auto_generated|add_sub_cella[5]~COUT  = CARRY(( \Acc|dffs [5] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[4]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [5]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[4]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [5]),
	.cout(\alu|auto_generated|add_sub_cella[5]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[5] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[5] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[6] (
// Equation(s):
// \alu|auto_generated|result [6] = SUM(( \Acc|dffs [6] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[5]~COUT  ))
// \alu|auto_generated|add_sub_cella[6]~COUT  = CARRY(( \Acc|dffs [6] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[5]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [6]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[5]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [6]),
	.cout(\alu|auto_generated|add_sub_cella[6]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[6] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[6] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[7] (
// Equation(s):
// \alu|auto_generated|result [7] = SUM(( \Acc|dffs [7] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[6]~COUT  ))
// \alu|auto_generated|add_sub_cella[7]~COUT  = CARRY(( \Acc|dffs [7] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[6]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [7]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[6]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [7]),
	.cout(\alu|auto_generated|add_sub_cella[7]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[7] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[7] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[8] (
// Equation(s):
// \alu|auto_generated|result [8] = SUM(( \Acc|dffs [8] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[7]~COUT  ))
// \alu|auto_generated|add_sub_cella[8]~COUT  = CARRY(( \Acc|dffs [8] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[7]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [8]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[7]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [8]),
	.cout(\alu|auto_generated|add_sub_cella[8]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[8] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[8] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[9] (
// Equation(s):
// \alu|auto_generated|result [9] = SUM(( \Acc|dffs [9] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[8]~COUT  ))
// \alu|auto_generated|add_sub_cella[9]~COUT  = CARRY(( \Acc|dffs [9] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[8]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [9]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[8]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [9]),
	.cout(\alu|auto_generated|add_sub_cella[9]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[9] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[9] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[10] (
// Equation(s):
// \alu|auto_generated|result [10] = SUM(( \Acc|dffs [10] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[9]~COUT  ))
// \alu|auto_generated|add_sub_cella[10]~COUT  = CARRY(( \Acc|dffs [10] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[9]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [10]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[9]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [10]),
	.cout(\alu|auto_generated|add_sub_cella[10]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[10] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[10] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[11] (
// Equation(s):
// \alu|auto_generated|result [11] = SUM(( \Acc|dffs [11] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[10]~COUT  ))
// \alu|auto_generated|add_sub_cella[11]~COUT  = CARRY(( \Acc|dffs [11] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[10]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [11]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[10]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [11]),
	.cout(\alu|auto_generated|add_sub_cella[11]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[11] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[11] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[11] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[12] (
// Equation(s):
// \alu|auto_generated|result [12] = SUM(( \Acc|dffs [12] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[11]~COUT  ))
// \alu|auto_generated|add_sub_cella[12]~COUT  = CARRY(( \Acc|dffs [12] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[11]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [12]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[11]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [12]),
	.cout(\alu|auto_generated|add_sub_cella[12]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[12] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[12] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[12] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[13] (
// Equation(s):
// \alu|auto_generated|result [13] = SUM(( \Acc|dffs [13] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[12]~COUT  ))
// \alu|auto_generated|add_sub_cella[13]~COUT  = CARRY(( \Acc|dffs [13] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[12]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [13]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[12]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [13]),
	.cout(\alu|auto_generated|add_sub_cella[13]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[13] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[13] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[13] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [13]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\FSMFF|dffs [1] & ((!\FSMFF|dffs [0] & ((\RAM|altsyncram_component|auto_generated|q_a [14]))) # (\FSMFF|dffs [0] & (\IR|dffs [14])))) # (\FSMFF|dffs [1] & 
// (((\RAM|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\IR|dffs [14]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|Equal0~2 (
// Equation(s):
// \CPUDecode|Equal0~2_combout  = (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) # (((!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # (\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout )) # 
// (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))

	.dataa(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|Equal0~2 .extended_lut = "off";
defparam \CPUDecode|Equal0~2 .lut_mask = 64'hFBFFFBFFFBFFFBFF;
defparam \CPUDecode|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|accEnable~0 (
// Equation(s):
// \CPUDecode|accEnable~0_combout  = ( !\CPUDecode|mux4~1_combout  & ( \CPUDecode|mux4~2_combout  & ( ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) # 
// (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) # (\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) ) ) ) # ( !\CPUDecode|mux4~1_combout  & ( 
// !\CPUDecode|mux4~2_combout  & ( (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) # ((\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datae(!\CPUDecode|mux4~1_combout ),
	.dataf(!\CPUDecode|mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|accEnable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|accEnable~0 .extended_lut = "off";
defparam \CPUDecode|accEnable~0 .lut_mask = 64'hBBFF00008BFF0000;
defparam \CPUDecode|accEnable~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|accEnable~1 (
// Equation(s):
// \CPUDecode|accEnable~1_combout  = (!\CPUDecode|extra~0_combout  & (\FSMFF|dffs [1] & (!\FSMFF|dffs [0]))) # (\CPUDecode|extra~0_combout  & (!\CPUDecode|accEnable~0_combout  & (!\FSMFF|dffs [1] $ (!\FSMFF|dffs [0]))))

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\CPUDecode|extra~0_combout ),
	.datad(!\CPUDecode|accEnable~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|accEnable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|accEnable~1 .extended_lut = "off";
defparam \CPUDecode|accEnable~1 .lut_mask = 64'h4640464046404640;
defparam \CPUDecode|accEnable~1 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [12]),
	.asdata(\MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[13] .is_wysiwyg = "true";
defparam \Acc|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout 
// ) # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [14]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [14]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [14] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [14] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [14]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[14] (
// Equation(s):
// \alu|auto_generated|result [14] = SUM(( \Acc|dffs [14] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[13]~COUT  ))
// \alu|auto_generated|add_sub_cella[14]~COUT  = CARRY(( \Acc|dffs [14] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[13]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [14]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[13]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [14]),
	.cout(\alu|auto_generated|add_sub_cella[14]~COUT ),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[14] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[14] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[14] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [14]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [13]),
	.asdata(\MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[14] .is_wysiwyg = "true";
defparam \Acc|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = ( \CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( ((!\CPUDecode|mux4~1_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout 
// ) # (!\CPUDecode|mux4~0_combout )))) # (\Acc|dffs [15]) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (!\CPUDecode|mux4~1_combout ) # (\Acc|dffs [15]) ) ) ) # ( \CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [15] & (((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )) # (\CPUDecode|mux4~1_combout ))) ) ) ) # ( !\CPUDecode|mux4~2_combout  & ( 
// !\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (\Acc|dffs [15] & \CPUDecode|mux4~1_combout ) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datab(!\CPUDecode|mux4~0_combout ),
	.datac(!\Acc|dffs [15]),
	.datad(!\CPUDecode|mux4~1_combout ),
	.datae(!\CPUDecode|mux4~2_combout ),
	.dataf(!\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h000F010FFF0FEF0F;
defparam \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|auto_generated|add_sub_cella[15] (
// Equation(s):
// \alu|auto_generated|result [15] = SUM(( \Acc|dffs [15] ) + ( !\CPUDecode|SUB~1_combout  $ (!\MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) ) + ( \alu|auto_generated|add_sub_cella[14]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPUDecode|SUB~1_combout ),
	.datad(!\Acc|dffs [15]),
	.datae(gnd),
	.dataf(!\MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|auto_generated|add_sub_cella[14]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|auto_generated|result [15]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|auto_generated|add_sub_cella[15] .extended_lut = "off";
defparam \alu|auto_generated|add_sub_cella[15] .lut_mask = 64'h0000F00F000000FF;
defparam \alu|auto_generated|add_sub_cella[15] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [15]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [14]),
	.asdata(\MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[15] .is_wysiwyg = "true";
defparam \Acc|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [0]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [15]),
	.asdata(\MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[0] .is_wysiwyg = "true";
defparam \Acc|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [1]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [0]),
	.asdata(\MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[1] .is_wysiwyg = "true";
defparam \Acc|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [2]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [1]),
	.asdata(\MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[2] .is_wysiwyg = "true";
defparam \Acc|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [3]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [2]),
	.asdata(\MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[3] .is_wysiwyg = "true";
defparam \Acc|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [4]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [3]),
	.asdata(\MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[4] .is_wysiwyg = "true";
defparam \Acc|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [5]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [4]),
	.asdata(\MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[5] .is_wysiwyg = "true";
defparam \Acc|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [6]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [5]),
	.asdata(\MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[6] .is_wysiwyg = "true";
defparam \Acc|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [7]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [6]),
	.asdata(\MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[7] .is_wysiwyg = "true";
defparam \Acc|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [8]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [7]),
	.asdata(\MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[8] .is_wysiwyg = "true";
defparam \Acc|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [9]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [8]),
	.asdata(\MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[9] .is_wysiwyg = "true";
defparam \Acc|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [10]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [9]),
	.asdata(\MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[10] .is_wysiwyg = "true";
defparam \Acc|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [11]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [10]),
	.asdata(\MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[11] .is_wysiwyg = "true";
defparam \Acc|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\CPUDecode|mux3~combout  & ((\alu|auto_generated|result [12]))) # (\CPUDecode|mux3~combout  & (\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))

	.dataa(!\CPUDecode|mux3~combout ),
	.datab(!\MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\alu|auto_generated|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Acc|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\Acc|dffs [11]),
	.asdata(\MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPUDecode|Equal0~2_combout ),
	.ena(\CPUDecode|accEnable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Acc|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc|dffs[12] .is_wysiwyg = "true";
defparam \Acc|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\CPUDecode|ramWrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Acc|dffs [12]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "task5test.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:RAM|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006";
// synopsys translate_on

dffeas \IR|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stateMachine|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[12] .is_wysiwyg = "true";
defparam \IR|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|extra~0 (
// Equation(s):
// \CPUDecode|extra~0_combout  = ( \CPUDecode|ADD~0_combout  & ( \CPUDecode|SUB~0_combout  & ( (\IR|dffs [12] & (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\IR|dffs [13] & !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) 
// ) ) ) # ( !\CPUDecode|ADD~0_combout  & ( \CPUDecode|SUB~0_combout  & ( (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) ) ) ) # ( \CPUDecode|ADD~0_combout  & ( 
// !\CPUDecode|SUB~0_combout  & ( (\IR|dffs [12] & !\IR|dffs [13]) ) ) ) # ( !\CPUDecode|ADD~0_combout  & ( !\CPUDecode|SUB~0_combout  ) )

	.dataa(!\IR|dffs [12]),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\IR|dffs [13]),
	.datad(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\CPUDecode|ADD~0_combout ),
	.dataf(!\CPUDecode|SUB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|extra~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|extra~0 .extended_lut = "off";
defparam \CPUDecode|extra~0 .lut_mask = 64'hFFFF505033001000;
defparam \CPUDecode|extra~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stateMachine|ns[1] (
// Equation(s):
// \stateMachine|ns [1] = (\stateMachine|Equal0~0_combout  & (!\CPUDecode|extra~0_combout  & \boot~input_o ))

	.dataa(!\stateMachine|Equal0~0_combout ),
	.datab(!\CPUDecode|extra~0_combout ),
	.datac(!\boot~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stateMachine|ns [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stateMachine|ns[1] .extended_lut = "off";
defparam \stateMachine|ns[1] .lut_mask = 64'h0404040404040404;
defparam \stateMachine|ns[1] .shared_arith = "off";
// synopsys translate_on

dffeas \FSMFF|dffs[1] (
	.clk(\CLK~input_o ),
	.d(vcc),
	.asdata(\stateMachine|ns [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMFF|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMFF|dffs[1] .is_wysiwyg = "true";
defparam \FSMFF|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \stateMachine|ns~0 (
// Equation(s):
// \stateMachine|ns~0_combout  = (\FSMFF|dffs [0]) # (\FSMFF|dffs [1])

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stateMachine|ns~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stateMachine|ns~0 .extended_lut = "off";
defparam \stateMachine|ns~0 .lut_mask = 64'h7777777777777777;
defparam \stateMachine|ns~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|ramWrEn~0 (
// Equation(s):
// \CPUDecode|ramWrEn~0_combout  = (!\stateMachine|ns~0_combout  & (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \CPUDecode|mux4~0_combout )))

	.dataa(!\stateMachine|ns~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\CPUDecode|mux4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|ramWrEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|ramWrEn~0 .extended_lut = "off";
defparam \CPUDecode|ramWrEn~0 .lut_mask = 64'h0008000800080008;
defparam \CPUDecode|ramWrEn~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \stateMachine|Equal2~0 (
// Equation(s):
// \stateMachine|Equal2~0_combout  = (\FSMFF|dffs [1] & !\FSMFF|dffs [0])

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stateMachine|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stateMachine|Equal2~0 .extended_lut = "off";
defparam \stateMachine|Equal2~0 .lut_mask = 64'h4444444444444444;
defparam \stateMachine|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \CPUDecode|pcEnable~0 (
// Equation(s):
// \CPUDecode|pcEnable~0_combout  = ( \CPUDecode|extra~0_combout  & ( ((\CPUDecode|Equal0~1_combout ) # (\FSMFF|dffs [0])) # (\FSMFF|dffs [1]) ) ) # ( !\CPUDecode|extra~0_combout  & ( ((!\FSMFF|dffs [0]) # ((\CPUDecode|mux1~0_combout ) # 
// (\CPUDecode|Equal0~1_combout ))) # (\FSMFF|dffs [1]) ) )

	.dataa(!\FSMFF|dffs [1]),
	.datab(!\FSMFF|dffs [0]),
	.datac(!\CPUDecode|Equal0~1_combout ),
	.datad(!\CPUDecode|mux1~0_combout ),
	.datae(!\CPUDecode|extra~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPUDecode|pcEnable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPUDecode|pcEnable~0 .extended_lut = "off";
defparam \CPUDecode|pcEnable~0 .lut_mask = 64'hDFFF7F7FDFFF7F7F;
defparam \CPUDecode|pcEnable~0 .shared_arith = "off";
// synopsys translate_on

assign RamWriteEnable = \RamWriteEnable~output_o ;

assign Exec1 = \Exec1~output_o ;

assign Extra = \Extra~output_o ;

assign Fetch = \Fetch~output_o ;

assign Exec2 = \Exec2~output_o ;

assign ProgCountEnable = \ProgCountEnable~output_o ;

assign ProgCountSynLoad = \ProgCountSynLoad~output_o ;

assign Mux1Select = \Mux1Select~output_o ;

assign mux3sel = \mux3sel~output_o ;

assign accen = \accen~output_o ;

assign addSub = \addSub~output_o ;

assign EQ = \EQ~output_o ;

assign MI = \MI~output_o ;

assign ALUa[15] = \ALUa[15]~output_o ;

assign ALUa[14] = \ALUa[14]~output_o ;

assign ALUa[13] = \ALUa[13]~output_o ;

assign ALUa[12] = \ALUa[12]~output_o ;

assign ALUa[11] = \ALUa[11]~output_o ;

assign ALUa[10] = \ALUa[10]~output_o ;

assign ALUa[9] = \ALUa[9]~output_o ;

assign ALUa[8] = \ALUa[8]~output_o ;

assign ALUa[7] = \ALUa[7]~output_o ;

assign ALUa[6] = \ALUa[6]~output_o ;

assign ALUa[5] = \ALUa[5]~output_o ;

assign ALUa[4] = \ALUa[4]~output_o ;

assign ALUa[3] = \ALUa[3]~output_o ;

assign ALUa[2] = \ALUa[2]~output_o ;

assign ALUa[1] = \ALUa[1]~output_o ;

assign ALUa[0] = \ALUa[0]~output_o ;

assign ALUb[15] = \ALUb[15]~output_o ;

assign ALUb[14] = \ALUb[14]~output_o ;

assign ALUb[13] = \ALUb[13]~output_o ;

assign ALUb[12] = \ALUb[12]~output_o ;

assign ALUb[11] = \ALUb[11]~output_o ;

assign ALUb[10] = \ALUb[10]~output_o ;

assign ALUb[9] = \ALUb[9]~output_o ;

assign ALUb[8] = \ALUb[8]~output_o ;

assign ALUb[7] = \ALUb[7]~output_o ;

assign ALUb[6] = \ALUb[6]~output_o ;

assign ALUb[5] = \ALUb[5]~output_o ;

assign ALUb[4] = \ALUb[4]~output_o ;

assign ALUb[3] = \ALUb[3]~output_o ;

assign ALUb[2] = \ALUb[2]~output_o ;

assign ALUb[1] = \ALUb[1]~output_o ;

assign ALUb[0] = \ALUb[0]~output_o ;

assign ALUout[15] = \ALUout[15]~output_o ;

assign ALUout[14] = \ALUout[14]~output_o ;

assign ALUout[13] = \ALUout[13]~output_o ;

assign ALUout[12] = \ALUout[12]~output_o ;

assign ALUout[11] = \ALUout[11]~output_o ;

assign ALUout[10] = \ALUout[10]~output_o ;

assign ALUout[9] = \ALUout[9]~output_o ;

assign ALUout[8] = \ALUout[8]~output_o ;

assign ALUout[7] = \ALUout[7]~output_o ;

assign ALUout[6] = \ALUout[6]~output_o ;

assign ALUout[5] = \ALUout[5]~output_o ;

assign ALUout[4] = \ALUout[4]~output_o ;

assign ALUout[3] = \ALUout[3]~output_o ;

assign ALUout[2] = \ALUout[2]~output_o ;

assign ALUout[1] = \ALUout[1]~output_o ;

assign ALUout[0] = \ALUout[0]~output_o ;

assign CurrentState[2] = \CurrentState[2]~output_o ;

assign CurrentState[1] = \CurrentState[1]~output_o ;

assign CurrentState[0] = \CurrentState[0]~output_o ;

assign FFOut[15] = \FFOut[15]~output_o ;

assign FFOut[14] = \FFOut[14]~output_o ;

assign FFOut[13] = \FFOut[13]~output_o ;

assign FFOut[12] = \FFOut[12]~output_o ;

assign FFOut[11] = \FFOut[11]~output_o ;

assign FFOut[10] = \FFOut[10]~output_o ;

assign FFOut[9] = \FFOut[9]~output_o ;

assign FFOut[8] = \FFOut[8]~output_o ;

assign FFOut[7] = \FFOut[7]~output_o ;

assign FFOut[6] = \FFOut[6]~output_o ;

assign FFOut[5] = \FFOut[5]~output_o ;

assign FFOut[4] = \FFOut[4]~output_o ;

assign FFOut[3] = \FFOut[3]~output_o ;

assign FFOut[2] = \FFOut[2]~output_o ;

assign FFOut[1] = \FFOut[1]~output_o ;

assign FFOut[0] = \FFOut[0]~output_o ;

assign Mux1A[11] = \Mux1A[11]~output_o ;

assign Mux1A[10] = \Mux1A[10]~output_o ;

assign Mux1A[9] = \Mux1A[9]~output_o ;

assign Mux1A[8] = \Mux1A[8]~output_o ;

assign Mux1A[7] = \Mux1A[7]~output_o ;

assign Mux1A[6] = \Mux1A[6]~output_o ;

assign Mux1A[5] = \Mux1A[5]~output_o ;

assign Mux1A[4] = \Mux1A[4]~output_o ;

assign Mux1A[3] = \Mux1A[3]~output_o ;

assign Mux1A[2] = \Mux1A[2]~output_o ;

assign Mux1A[1] = \Mux1A[1]~output_o ;

assign Mux1A[0] = \Mux1A[0]~output_o ;

assign Mux1B[11] = \Mux1B[11]~output_o ;

assign Mux1B[10] = \Mux1B[10]~output_o ;

assign Mux1B[9] = \Mux1B[9]~output_o ;

assign Mux1B[8] = \Mux1B[8]~output_o ;

assign Mux1B[7] = \Mux1B[7]~output_o ;

assign Mux1B[6] = \Mux1B[6]~output_o ;

assign Mux1B[5] = \Mux1B[5]~output_o ;

assign Mux1B[4] = \Mux1B[4]~output_o ;

assign Mux1B[3] = \Mux1B[3]~output_o ;

assign Mux1B[2] = \Mux1B[2]~output_o ;

assign Mux1B[1] = \Mux1B[1]~output_o ;

assign Mux1B[0] = \Mux1B[0]~output_o ;

assign MUX2Out[15] = \MUX2Out[15]~output_o ;

assign MUX2Out[14] = \MUX2Out[14]~output_o ;

assign MUX2Out[13] = \MUX2Out[13]~output_o ;

assign MUX2Out[12] = \MUX2Out[12]~output_o ;

assign MUX2Out[11] = \MUX2Out[11]~output_o ;

assign MUX2Out[10] = \MUX2Out[10]~output_o ;

assign MUX2Out[9] = \MUX2Out[9]~output_o ;

assign MUX2Out[8] = \MUX2Out[8]~output_o ;

assign MUX2Out[7] = \MUX2Out[7]~output_o ;

assign MUX2Out[6] = \MUX2Out[6]~output_o ;

assign MUX2Out[5] = \MUX2Out[5]~output_o ;

assign MUX2Out[4] = \MUX2Out[4]~output_o ;

assign MUX2Out[3] = \MUX2Out[3]~output_o ;

assign MUX2Out[2] = \MUX2Out[2]~output_o ;

assign MUX2Out[1] = \MUX2Out[1]~output_o ;

assign MUX2Out[0] = \MUX2Out[0]~output_o ;

assign Mux3out[15] = \Mux3out[15]~output_o ;

assign Mux3out[14] = \Mux3out[14]~output_o ;

assign Mux3out[13] = \Mux3out[13]~output_o ;

assign Mux3out[12] = \Mux3out[12]~output_o ;

assign Mux3out[11] = \Mux3out[11]~output_o ;

assign Mux3out[10] = \Mux3out[10]~output_o ;

assign Mux3out[9] = \Mux3out[9]~output_o ;

assign Mux3out[8] = \Mux3out[8]~output_o ;

assign Mux3out[7] = \Mux3out[7]~output_o ;

assign Mux3out[6] = \Mux3out[6]~output_o ;

assign Mux3out[5] = \Mux3out[5]~output_o ;

assign Mux3out[4] = \Mux3out[4]~output_o ;

assign Mux3out[3] = \Mux3out[3]~output_o ;

assign Mux3out[2] = \Mux3out[2]~output_o ;

assign Mux3out[1] = \Mux3out[1]~output_o ;

assign Mux3out[0] = \Mux3out[0]~output_o ;

assign NextState[2] = \NextState[2]~output_o ;

assign NextState[1] = \NextState[1]~output_o ;

assign NextState[0] = \NextState[0]~output_o ;

assign RamAddress[11] = \RamAddress[11]~output_o ;

assign RamAddress[10] = \RamAddress[10]~output_o ;

assign RamAddress[9] = \RamAddress[9]~output_o ;

assign RamAddress[8] = \RamAddress[8]~output_o ;

assign RamAddress[7] = \RamAddress[7]~output_o ;

assign RamAddress[6] = \RamAddress[6]~output_o ;

assign RamAddress[5] = \RamAddress[5]~output_o ;

assign RamAddress[4] = \RamAddress[4]~output_o ;

assign RamAddress[3] = \RamAddress[3]~output_o ;

assign RamAddress[2] = \RamAddress[2]~output_o ;

assign RamAddress[1] = \RamAddress[1]~output_o ;

assign RamAddress[0] = \RamAddress[0]~output_o ;

assign RamOut[15] = \RamOut[15]~output_o ;

assign RamOut[14] = \RamOut[14]~output_o ;

assign RamOut[13] = \RamOut[13]~output_o ;

assign RamOut[12] = \RamOut[12]~output_o ;

assign RamOut[11] = \RamOut[11]~output_o ;

assign RamOut[10] = \RamOut[10]~output_o ;

assign RamOut[9] = \RamOut[9]~output_o ;

assign RamOut[8] = \RamOut[8]~output_o ;

assign RamOut[7] = \RamOut[7]~output_o ;

assign RamOut[6] = \RamOut[6]~output_o ;

assign RamOut[5] = \RamOut[5]~output_o ;

assign RamOut[4] = \RamOut[4]~output_o ;

assign RamOut[3] = \RamOut[3]~output_o ;

assign RamOut[2] = \RamOut[2]~output_o ;

assign RamOut[1] = \RamOut[1]~output_o ;

assign RamOut[0] = \RamOut[0]~output_o ;

endmodule
