set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[1]}]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[6]}]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[4]}]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[5]}]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[7]}]
set_property MARK_DEBUG true [get_nets uart/m00_axis_rx_tvalid]
set_property MARK_DEBUG true [get_nets uart/m00_axis_rx_tready]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[3]}]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[0]}]
set_property MARK_DEBUG true [get_nets {uart/m00_axis_rx_tdata[2]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {uart/m00_axis_rx_tdata[0]} {uart/m00_axis_rx_tdata[1]} {uart/m00_axis_rx_tdata[2]} {uart/m00_axis_rx_tdata[3]} {uart/m00_axis_rx_tdata[4]} {uart/m00_axis_rx_tdata[5]} {uart/m00_axis_rx_tdata[6]} {uart/m00_axis_rx_tdata[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list uart/m00_axis_rx_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list uart/m00_axis_rx_tvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF]
