

================================================================
== Vitis HLS Report for 'fpadd503_10_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Tue May 20 14:32:53 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_149 = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_149" [src/generic/fp_generic.c:20]   --->   Operation 7 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_149" [src/generic/fp_generic.c:29]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:28]   --->   Operation 10 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i, i4 1" [src/generic/fp_generic.c:28]   --->   Operation 11 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [src/generic/fp_generic.c:29]   --->   Operation 12 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i3 %trunc_ln29" [src/generic/fp_generic.c:29]   --->   Operation 13 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_886_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln29" [src/generic/fp_generic.c:29]   --->   Operation 14 'bitconcatenate' 'tmp_886_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i4 %tmp_886_cast" [src/generic/fp_generic.c:29]   --->   Operation 15 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln29_35" [src/generic/fp_generic.c:29]   --->   Operation 16 'getelementptr' 'c_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%c_load = load i4 %c_addr" [src/generic/fp_generic.c:29]   --->   Operation 17 'load' 'c_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_34" [src/generic/fp_generic.c:29]   --->   Operation 18 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 19 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln28, i4 %i_149" [src/generic/fp_generic.c:20]   --->   Operation 20 'store' 'store_ln20' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%carry = phi i1 %borrowReg, void %for.inc29.split, i1 0, void %newFuncRoot"   --->   Operation 21 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc29.split, void %for.end31.exitStub" [src/generic/fp_generic.c:28]   --->   Operation 22 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%c_load = load i4 %c_addr" [src/generic/fp_generic.c:29]   --->   Operation 23 'load' 'c_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29]   --->   Operation 24 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %c_load, i64 %p503x2_1_load" [src/generic/fp_generic.c:29]   --->   Operation 25 'sub' 'tempReg' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_217_out, i1 %carry" [src/generic/fp_generic.c:29]   --->   Operation 44 'write' 'write_ln29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 26 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/generic/fp_generic.c:28]   --->   Operation 28 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %p503x2_1_load, i64 %c_load" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 29 'xor' 'xor_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_112 = xor i64 %p503x2_1_load, i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 30 'xor' 'xor_ln105_112' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_112, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 31 'or' 'or_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_113 = xor i64 %c_load, i64 %or_ln105" [src/config.h:105->src/generic/fp_generic.c:29]   --->   Operation 32 'xor' 'xor_ln105_113' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_113, i32 63" [src/config.h:98->src/generic/fp_generic.c:29]   --->   Operation 33 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.99>
ST_3 : Operation 34 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29]   --->   Operation 34 'sub' 'sub_ln95' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29]   --->   Operation 35 'or' 'or_ln95' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:29]   --->   Operation 36 'bitselect' 'tmp_233' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln29 = xor i1 %tmp_233, i1 1" [src/generic/fp_generic.c:29]   --->   Operation 37 'xor' 'xor_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln29 = and i1 %carry, i1 %xor_ln29" [src/generic/fp_generic.c:29]   --->   Operation 38 'and' 'and_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln29, i1 %tmp" [src/generic/fp_generic.c:29]   --->   Operation 39 'or' 'borrowReg' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %carry" [src/generic/fp_generic.c:29]   --->   Operation 40 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.52ns)   --->   "%sub_ln29 = sub i64 %tempReg, i64 %zext_ln29" [src/generic/fp_generic.c:29]   --->   Operation 41 'sub' 'sub_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln29 = store i64 %sub_ln29, i4 %c_addr" [src/generic/fp_generic.c:29]   --->   Operation 42 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc29" [src/generic/fp_generic.c:28]   --->   Operation 43 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ carry_217_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_149                  (alloca           ) [ 0100]
store_ln20             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i                      (load             ) [ 0000]
icmp_ln28              (icmp             ) [ 0111]
add_ln28               (add              ) [ 0000]
trunc_ln29             (trunc            ) [ 0000]
zext_ln29_34           (zext             ) [ 0000]
tmp_886_cast           (bitconcatenate   ) [ 0000]
zext_ln29_35           (zext             ) [ 0000]
c_addr                 (getelementptr    ) [ 0111]
p503x2_1_addr          (getelementptr    ) [ 0110]
store_ln20             (store            ) [ 0000]
carry                  (phi              ) [ 0111]
br_ln28                (br               ) [ 0000]
c_load                 (load             ) [ 0101]
p503x2_1_load          (load             ) [ 0101]
tempReg                (sub              ) [ 0101]
specpipeline_ln20      (specpipeline     ) [ 0000]
speclooptripcount_ln20 (speclooptripcount) [ 0000]
specloopname_ln28      (specloopname     ) [ 0000]
xor_ln105              (xor              ) [ 0000]
xor_ln105_112          (xor              ) [ 0000]
or_ln105               (or               ) [ 0000]
xor_ln105_113          (xor              ) [ 0000]
tmp                    (bitselect        ) [ 0000]
sub_ln95               (sub              ) [ 0000]
or_ln95                (or               ) [ 0000]
tmp_233                (bitselect        ) [ 0000]
xor_ln29               (xor              ) [ 0000]
and_ln29               (and              ) [ 0000]
borrowReg              (or               ) [ 0111]
zext_ln29              (zext             ) [ 0000]
sub_ln29               (sub              ) [ 0000]
store_ln29             (store            ) [ 0000]
br_ln28                (br               ) [ 0111]
write_ln29             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="carry_217_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_217_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_149_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_149/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln29_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="c_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="2"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="70" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_load/1 store_ln29/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p503x2_1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="85" class="1005" name="carry_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="carry_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln20_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln28_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln28_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln29_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln29_34_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_34/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_886_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_886_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln29_35_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_35/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln20_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tempReg_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xor_ln105_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xor_ln105_112_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="1"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_112/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="or_ln105_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="xor_ln105_113_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_113/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sub_ln95_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln95_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_233_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_233/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln29_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln29_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="borrowReg_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln29_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_ln29_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_149_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_149 "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln28_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="p503x2_1_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="c_load_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="252" class="1005" name="p503x2_1_load_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_load "/>
</bind>
</comp>

<comp id="258" class="1005" name="tempReg_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="266" class="1005" name="borrowReg_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="42" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="71"><net_src comp="55" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="89" pin="4"/><net_sink comp="48" pin=2"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="144"><net_src comp="112" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="62" pin="7"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="79" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="163"><net_src comp="155" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="151" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="165" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="85" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="170" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="85" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="223"><net_src comp="218" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="227"><net_src comp="44" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="234"><net_src comp="106" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="55" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="244"><net_src comp="72" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="249"><net_src comp="62" pin="7"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="255"><net_src comp="79" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="261"><net_src comp="145" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="269"><net_src comp="208" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 }
	Port: carry_217_out | {2 }
 - Input state : 
	Port: fpadd503.10_Pipeline_VITIS_LOOP_28_2 : c | {1 2 }
	Port: fpadd503.10_Pipeline_VITIS_LOOP_28_2 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		trunc_ln29 : 2
		zext_ln29_34 : 3
		tmp_886_cast : 3
		zext_ln29_35 : 4
		c_addr : 5
		c_load : 6
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln20 : 3
	State 2
		tempReg : 1
		write_ln29 : 1
	State 3
		or_ln95 : 1
		tmp_233 : 1
		xor_ln29 : 2
		and_ln29 : 2
		borrowReg : 2
		sub_ln29 : 1
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     tempReg_fu_145     |    0    |    71   |
|    sub   |     sub_ln95_fu_178    |    0    |    71   |
|          |     sub_ln29_fu_218    |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    xor_ln105_fu_151    |    0    |    64   |
|    xor   |  xor_ln105_112_fu_155  |    0    |    64   |
|          |  xor_ln105_113_fu_165  |    0    |    64   |
|          |     xor_ln29_fu_196    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln105_fu_159    |    0    |    64   |
|    or    |     or_ln95_fu_183     |    0    |    64   |
|          |    borrowReg_fu_208    |    0    |    2    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln28_fu_106    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln28_fu_112    |    0    |    13   |
|----------|------------------------|---------|---------|
|    and   |     and_ln29_fu_202    |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln29_write_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln29_fu_118   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln29_34_fu_122  |    0    |    0    |
|   zext   |   zext_ln29_35_fu_135  |    0    |    0    |
|          |    zext_ln29_fu_214    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|   tmp_886_cast_fu_127  |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_170       |    0    |    0    |
|          |     tmp_233_fu_188     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   565   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  borrowReg_reg_266  |    1   |
|    c_addr_reg_235   |    4   |
|    c_load_reg_246   |   64   |
|     carry_reg_85    |    1   |
|    i_149_reg_224    |    4   |
|  icmp_ln28_reg_231  |    1   |
|p503x2_1_addr_reg_241|    3   |
|p503x2_1_load_reg_252|   64   |
|   tempReg_reg_258   |   64   |
+---------------------+--------+
|        Total        |   206  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_79 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|   carry_reg_85   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   206  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   206  |   592  |
+-----------+--------+--------+--------+
