tile[0]@0- -SI A-.----00040000 (_start              +  0) : ldc     r0(0x0), 0x0 @6
tile[1]@0- -SI A-.----00040000 (_start              +  0) : ldc     r0(0x0), 0x0 @6
tile[0]@0- -SI A-.----00040002 (_start              +  2) : ldc     r1(0x0), 0x0 @11
tile[1]@0- -SI A-.----00040002 (_start              +  2) : ldc     r1(0x0), 0x0 @11
tile[0]@0- -SI A-.----00040004 (_start              +  4) : ldc     r2(0x0), 0x0 @16
tile[1]@0- -SI A-.----00040004 (_start              +  4) : ldc     r2(0x0), 0x0 @16
tile[0]@0- -SI A-.----00040006 (_start              +  6) : ldc     r3(0x0), 0x0 @21
tile[1]@0- -SI A-.----00040006 (_start              +  6) : ldc     r3(0x0), 0x0 @21
tile[0]@0- -SI A-.----00040008 (_start              +  8) : ldc     r4(0x0), 0x0 @26
tile[1]@0- -SI A-.----00040008 (_start              +  8) : ldc     r4(0x0), 0x0 @26
tile[0]@0- -SI A-.----0004000a (_start              +  a) : ldc     r5(0x0), 0x0 @31
tile[1]@0- -SI A-.----0004000a (_start              +  a) : ldc     r5(0x0), 0x0 @31
tile[0]@0- -SI A-.----0004000c (_start              +  c) : ldc     r6(0x0), 0x0 @36
tile[1]@0- -SI A-.----0004000c (_start              +  c) : ldc     r6(0x0), 0x0 @36
tile[0]@0- -SI A-.----0004000e (_start              +  e) : ldc     r7(0x0), 0x0 @41
tile[1]@0- -SI A-.----0004000e (_start              +  e) : ldc     r7(0x0), 0x0 @41
tile[0]@0- -SI A-.----00040010 (_start              + 10) : ldc     r8(0x0), 0x0 @46
tile[1]@0- -SI A-.----00040010 (_start              + 10) : ldc     r8(0x0), 0x0 @46
tile[0]@0- -SI A-.----00040012 (_start              + 12) : ldc     r9(0x0), 0x0 @51
tile[1]@0- -SI A-.----00040012 (_start              + 12) : ldc     r9(0x0), 0x0 @51
tile[0]@0- -SI A-.----00040014 (_start              + 14) : ldap    r11(0x4018c), 0xba @56
tile[1]@0- -SI A-.----00040014 (_start              + 14) : ldap    r11(0x40040), 0x14 @56
tile[0]@0- -SI A-.----00040018 (_start              + 18) : set     cp, r11(0x4018c) @61
tile[1]@0- -SI A-.----00040018 (_start              + 18) : set     cp, r11(0x40040) @61
tile[0]@0- -SI A-.----0004001a (_start              + 1a) : ldap    r11(0x401a4), 0xc3 @66
tile[1]@0- -SI A-.----0004001a (_start              + 1a) : ldap    r11(0x40058), 0x1d @66
tile[0]@0- -SI A-.----0004001e (_start              + 1e) : set     dp, r11(0x401a4) @71
tile[1]@0- -SI A-.----0004001e (_start              + 1e) : set     dp, r11(0x40058) @71
tile[0]@0- -SI A-.----00040020 (_start              + 20) : ldc     r11(0xb), 0xb @76
tile[1]@0- -SI A-.----00040020 (_start              + 20) : ldc     r11(0xb), 0xb @76
tile[0]@0- -SI A-.----00040022 (_start              + 22) : get     r10(0x40000), ps[r11(0xb)] @81
tile[1]@0- -SI A-.----00040022 (_start              + 22) : get     r10(0x40000), ps[r11(0xb)] @81
tile[0]@0- -SI A-.----00040026 (_start              + 26) : ldc     r11(0x2000), 0x2000 @86
tile[1]@0- -SI A-.----00040026 (_start              + 26) : ldc     r11(0x2000), 0x2000 @86
tile[0]@0- -SI A-.----0004002a (_start              + 2a) : add     r11(0x42000), r11(0x2000), r10(0x40000) @91
tile[1]@0- -SI A-.----0004002a (_start              + 2a) : add     r11(0x42000), r11(0x2000), r10(0x40000) @91
tile[0]@0- -SI A-.----0004002c (_start              + 2c) : set     sp, r11(0x42000) @96
tile[1]@0- -SI A-.----0004002c (_start              + 2c) : set     sp, r11(0x42000) @96
tile[0]@0- -SI A-.----0004002e (_start              + 2e) : getr    r0(0x2), 0x2 @101
tile[1]@0- -SI A-.----0004002e (_start              + 2e) : getr    r0(0x10002), 0x2 @101
tile[0]@0- -SI A-.----00040030 (_start              + 30) : ldc     r0(0x0), 0x0 @106
tile[1]@0- -SI A-.----00040030 (_start              + 30) : bl      0x0 @106
tile[0]@0- -SI A-.----00040032 (_start              + 32) : ldc     r1(0x7), 0x7 @111
tile[1]@0- -SI A-.----00040034 (_done               +  0) : ldc     r0(0x7), 0x7 @111
tile[0]@0- -SI A-.----00040034 (_start              + 34) : ldc     r2(0x0), 0x0 @116
tile[1]@0- -SI A-.----00040036 (_done               +  2) : bl      0x1 @116
tile[0]@0- -SI A-.----00040036 (_start              + 36) : bl      0x71 @121
tile[1]@0- -SI A-.----0004003c (_DoSyscall          +  0) : nop      @121
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @126
tile[1]@0- -SI A-.----0004003e (_DoSyscall          +  2) : retsp   0x0 L[0x0] @126
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @131
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @131
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @136
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @136
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @141
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @141
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @146
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @146
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @151
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @151
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x7), 0x10 @156
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @156
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @161
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @161
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @166
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @166
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @171
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @171
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @176
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @176
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @181
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @181
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @186
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @186
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @191
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @191
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @196
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @196
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @201
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @201
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @206
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @206
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @211
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @211
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x7), 0x8 @216
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @216
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @221
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @221
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @226
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @226
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x7) @231
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @231
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @236
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @236
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @241
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @241
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @246
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @246
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @251
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @251
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @256
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @256
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @261
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @261
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @266
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @266
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @271
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @271
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @276
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @276
tile[0]@0- -SI A-.----0004003a (_start              + 3a) : ldc     r5(0x80), 0x80 @281
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @281
tile[0]@0- -SI A-.----0004003e (_start              + 3e) : ldc     r6(0x88), 0x88 @286
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @286
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @291
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @291
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x80), r5(0x80), 0x0 @296
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @296
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @301
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @301
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @306
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @306
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @311
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @311
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @316
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @316
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @321
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @321
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @326
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @326
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @331
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @331
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @336
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @336
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x80), 0x10 @341
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @341
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @346
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @346
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @351
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @351
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @356
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @356
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @361
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @361
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @366
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @366
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @371
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @371
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @376
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @376
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @381
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @381
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @386
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @386
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @391
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @391
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @396
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @396
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x80), 0x8 @401
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @401
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @406
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @406
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @411
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @411
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x80) @416
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @416
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @421
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @421
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @426
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @426
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @431
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @431
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @436
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @436
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @441
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @441
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @446
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @446
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @451
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @451
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @456
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @456
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @461
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @461
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x81), r5(0x80), 0x1 @466
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @466
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x81), r6(0x88) @471
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @471
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @476
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @476
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @481
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @481
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x81), r5(0x81), 0x0 @486
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @486
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @491
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @491
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @496
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @496
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @501
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @501
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @506
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @506
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @511
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @511
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @516
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @516
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @521
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @521
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @526
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @526
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x81), 0x10 @531
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @531
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @536
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @536
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @541
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @541
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @546
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @546
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @551
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @551
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @556
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @556
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @561
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @561
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @566
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @566
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @571
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @571
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @576
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @576
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @581
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @581
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @586
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @586
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x81), 0x8 @591
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @591
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @596
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @596
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @601
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @601
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x81) @606
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @606
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @611
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @611
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @616
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @616
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @621
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @621
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @626
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @626
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @631
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @631
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @636
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @636
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @641
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @641
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @646
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @646
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @651
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @651
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x82), r5(0x81), 0x1 @656
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @656
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x82), r6(0x88) @661
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @661
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @666
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @666
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @671
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @671
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x82), r5(0x82), 0x0 @676
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @676
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @681
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @681
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @686
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @686
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @691
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @691
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @696
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @696
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @701
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @701
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @706
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @706
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @711
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @711
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @716
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @716
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x82), 0x10 @721
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @721
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @726
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @726
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @731
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @731
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @736
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @736
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @741
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @741
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @746
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @746
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @751
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @751
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @756
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @756
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @761
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @761
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @766
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @766
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @771
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @771
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @776
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @776
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x82), 0x8 @781
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @781
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @786
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @786
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @791
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @791
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x82) @796
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @796
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @801
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @801
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @806
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @806
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @811
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @811
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @816
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @816
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @821
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @821
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @826
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @826
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @831
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @831
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @836
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @836
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @841
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @841
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x83), r5(0x82), 0x1 @846
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @846
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x83), r6(0x88) @851
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @851
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @856
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @856
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @861
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @861
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x83), r5(0x83), 0x0 @866
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @866
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @871
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @871
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @876
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @876
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @881
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @881
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @886
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @886
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @891
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @891
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @896
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @896
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @901
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @901
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @906
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @906
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x83), 0x10 @911
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @911
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @916
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @916
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @921
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @921
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @926
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @926
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @931
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @931
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @936
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @936
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @941
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @941
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @946
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @946
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @951
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @951
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @956
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @956
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @961
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @961
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @966
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @966
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x83), 0x8 @971
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @971
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @976
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @976
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @981
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @981
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x83) @986
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @986
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @991
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @991
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @996
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @996
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @1001
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1001
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @1006
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1006
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @1011
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1011
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @1016
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1016
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @1021
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1021
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @1026
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1026
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @1031
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1031
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x84), r5(0x83), 0x1 @1036
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1036
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x84), r6(0x88) @1041
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1041
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @1046
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1046
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @1051
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1051
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x84), r5(0x84), 0x0 @1056
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1056
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @1061
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1061
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @1066
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1066
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @1071
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1071
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @1076
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1076
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @1081
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1081
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @1086
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1086
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @1091
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1091
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @1096
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1096
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x84), 0x10 @1101
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1101
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @1106
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1106
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @1111
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1111
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @1116
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1116
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @1121
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1121
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @1126
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1126
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @1131
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1131
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @1136
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1136
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @1141
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1141
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @1146
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1146
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @1151
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1151
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @1156
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1156
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x84), 0x8 @1161
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1161
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @1166
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1166
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @1171
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1171
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x84) @1176
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1176
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @1181
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1181
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @1186
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1186
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @1191
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1191
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @1196
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1196
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @1201
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1201
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @1206
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1206
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @1211
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1211
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @1216
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1216
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @1221
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1221
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x85), r5(0x84), 0x1 @1226
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1226
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x85), r6(0x88) @1231
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1231
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @1236
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1236
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @1241
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1241
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x85), r5(0x85), 0x0 @1246
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1246
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @1251
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1251
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @1256
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1256
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @1261
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1261
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @1266
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1266
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @1271
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1271
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @1276
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1276
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @1281
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1281
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @1286
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1286
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x85), 0x10 @1291
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1291
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @1296
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1296
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @1301
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1301
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @1306
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1306
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @1311
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1311
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @1316
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1316
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @1321
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1321
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @1326
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1326
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @1331
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1331
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @1336
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1336
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @1341
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1341
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @1346
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1346
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x85), 0x8 @1351
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1351
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @1356
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1356
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @1361
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1361
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x85) @1366
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1366
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @1371
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1371
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @1376
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1376
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @1381
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1381
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @1386
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1386
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @1391
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1391
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @1396
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1396
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @1401
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1401
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @1406
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1406
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @1411
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1411
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x86), r5(0x85), 0x1 @1416
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1416
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x86), r6(0x88) @1421
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1421
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @1426
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1426
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @1431
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1431
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x86), r5(0x86), 0x0 @1436
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1436
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @1441
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1441
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @1446
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1446
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @1451
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1451
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @1456
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1456
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @1461
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1461
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @1466
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1466
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @1471
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1471
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @1476
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1476
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x86), 0x10 @1481
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1481
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @1486
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1486
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @1491
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1491
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @1496
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1496
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @1501
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1501
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @1506
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1506
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @1511
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1511
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @1516
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1516
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @1521
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1521
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @1526
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1526
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @1531
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1531
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @1536
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1536
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x86), 0x8 @1541
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1541
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @1546
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1546
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @1551
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1551
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x86) @1556
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1556
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @1561
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1561
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @1566
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1566
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @1571
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1571
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @1576
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1576
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @1581
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1581
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @1586
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1586
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @1591
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1591
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @1596
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1596
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @1601
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1601
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x87), r5(0x86), 0x1 @1606
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1606
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x0), r5(0x87), r6(0x88) @1611
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1611
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x0), -0x8 @1616
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1616
tile[0]@0- -SI A-.----00040042 (disableLinks        +  0) : ldc     r0(0x0), 0x0 @1621
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1621
tile[0]@0- -SI A-.----00040044 (disableLinks        +  2) : add     r1(0x87), r5(0x87), 0x0 @1626
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1626
tile[0]@0- -SI A-.----00040046 (disableLinks        +  4) : ldc     r2(0x0), 0x0 @1631
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1631
tile[0]@0- -SI A-.----00040048 (disableLinks        +  6) : bl      0x68 @1636
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1636
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @1641
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1641
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @1646
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1646
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @1651
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1651
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @1656
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1656
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @1661
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1661
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @1666
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1666
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x87), 0x10 @1671
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1671
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @1676
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1676
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @1681
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1681
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @1686
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1686
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @1691
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1691
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @1696
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1696
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @1701
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1701
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @1706
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1706
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @1711
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1711
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x1), r4(0x102), 0x8 @1716
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1716
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x100), r0(0x1), 0x8 @1721
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1721
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @1726
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1726
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x87), 0x8 @1731
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1731
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x100), r0(0x100), r3(0x0) @1736
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1736
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0x100) @1741
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1741
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x87) @1746
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1746
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x0) @1751
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1751
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @1756
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1756
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @1761
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1761
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x102)] @1766
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1766
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @1771
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1771
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x102)], 0x1 @1776
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1776
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x102)] @1781
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1781
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @1786
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1786
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @1791
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1791
tile[0]@0- -SI A-.----0004004c (disableLinks        +  a) : add     r5(0x88), r5(0x87), 0x1 @1796
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1796
tile[0]@0- -SI A-.----0004004e (disableLinks        +  c) : eq      r0(0x1), r5(0x88), r6(0x88) @1801
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1801
tile[0]@0- -SI A-.----00040050 (disableLinks        +  e) : bf      r0(0x1), -0x8 @1806
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1806
tile[0]@0- -SI A-.----00040052 (disableLinks        + 10) : ldc     r0(0x0), 0x0 @1811
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1811
tile[0]@0- -SI A-.----00040054 (disableLinks        + 12) : ldc     r1(0x5), 0x5 @1816
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1816
tile[0]@0- -SI A-.----00040056 (disableLinks        + 14) : ldc     r2(0x8002), 0x8002 @1821
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1821
tile[0]@0- -SI A-.----0004005a (disableLinks        + 18) : bl      0x64 @1826
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1826
tile[0]@0- -SI A-.----00040126 (write_sswitch_reg_no_ack+  0) : ldc     r3(0xc30c), 0xc30c @1831
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1831
tile[0]@0- -SI A-.----0004012a (write_sswitch_reg_no_ack+  4) : ldc     r11(0x0), 0x0 @1836
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1836
tile[0]@0- -SI A-.----0004012c (write_sswitch_reg_no_ack+  6) : bu      0x0 @1841
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1841
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @1846
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1846
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x0), 0x10 @1851
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1851
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @1856
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1856
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x5), 0x10 @1861
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1861
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @1866
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1866
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x0), r0(0x0), 0x10 @1871
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1871
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0xc30c), r0(0x0), r3(0xc30c) @1876
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1876
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x102), 0x2 @1881
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1881
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x102)], r0(0xc30c) @1886
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1886
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @1891
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1891
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x102)], r3(0xc0) @1896
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1896
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x0), 0x3 @1901
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1901
tile[0]@0- -SI A-.----00040150 (build_return_no_ack +  0) : shr     r0(0xc3), r0(0xc30c), 0x8 @1906
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1906
tile[0]@0- -SI A-.----00040152 (build_return_no_ack +  2) : mkmsk   r3(0xff), 0x8 @1911
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1911
tile[0]@0- -SI A-.----00040154 (build_return_no_ack +  4) : or      r0(0xff), r0(0xc3), r3(0xff) @1916
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1916
tile[0]@0- -SI A-.----00040156 (build_return_no_ack +  6) : shl     r0(0xff00), r0(0xff), 0x8 @1921
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1921
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x5), 0x8 @1926
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1926
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0xff00), r0(0xff00), r3(0x0) @1931
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1931
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x102)], r0(0xff00) @1936
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1936
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x102)], r1(0x5) @1941
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1941
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x102)], r2(0x8002) @1946
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1946
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x102)], 0x1 @1951
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1951
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x0), 0x9 @1956
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1956
tile[0]@0- -SI A-.----00040178 (write_switch_reg_free_and_return_1+  0) : freer   res[r4(0x102)] @1961
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1961
tile[0]@0- -SI A-.----0004017a (write_switch_reg_free_and_return_1+  2) : ldc     r0(0x1), 0x1 @1966
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1966
tile[0]@0- -SI A-.----0004017c (write_switch_reg_free_and_return_1+  4) : ldw     r4(0x0), sp[0x0] L[0x42000] @1971
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1971
tile[0]@0- -SI A-.----0004017e (write_switch_reg_free_and_return_1+  6) : retsp   0x0 L[0x42000] @1976
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1976
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1981
tile[0]@0- -SI A-.----0004005e (nodeIdLoop          +  0) : ldc     r1(0x8002), 0x8002 @1986
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1986
tile[0]@0- -SI A-.----00040062 (nodeIdLoop          +  4) : getr    r0(0x80020102), 0x2 @1991
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1991
tile[0]@0- -SI A-.----00040064 (nodeIdLoop          +  6) : freer   res[r0(0x80020102)] @1996
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @1996
tile[0]@0- -SI A-.----00040066 (nodeIdLoop          +  8) : shr     r0(0x8002), r0(0x80020102), 0x10 @2001
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2001
tile[0]@0- -SI A-.----00040068 (nodeIdLoop          +  a) : eq      r0(0x1), r0(0x8002), r1(0x8002) @2006
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2006
tile[0]@0- -SI A-.----0004006a (nodeIdLoop          +  c) : bf      r0(0x1), -0x7 @2011
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2011
tile[0]@0- -SI A-.----0004006c (nodeIdLoop          +  e) : ldc     r0(0x8002), 0x8002 @2016
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2016
tile[0]@0- -SI A-.----00040070 (nodeIdLoop          + 12) : ldc     r1(0x28), 0x28 @2021
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2021
tile[0]@0- -SI A-.----00040072 (nodeIdLoop          + 14) : ldc     r2(0x100), 0x100 @2026
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2026
tile[0]@0- -SI A-.----00040076 (nodeIdLoop          + 18) : bl      0x51 @2031
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2031
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @2036
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2036
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @2041
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2041
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @2046
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2046
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @2051
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2051
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @2056
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2056
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @2061
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2061
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x28), 0x10 @2066
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2066
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @2071
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2071
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @2076
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2076
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @2081
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2081
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @2086
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2086
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @2091
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2091
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @2096
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2096
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @2101
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2101
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @2106
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2106
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @2111
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2111
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @2116
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2116
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @2121
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2121
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x28), 0x8 @2126
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2126
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @2131
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2131
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @2136
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2136
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x28) @2141
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2141
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x100) @2146
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2146
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @2151
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2151
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @2156
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2156
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @2161
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2161
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @2166
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2166
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @2171
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2171
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @2176
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2176
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @2181
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2181
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @2186
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2186
tile[0]@0- -SI A-.----0004007a (nodeIdLoop          + 1c) : ldc     r0(0x8002), 0x8002 @2191
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2191
tile[0]@0- -SI A-.----0004007e (nodeIdLoop          + 20) : ldc     r1(0x88), 0x88 @2196
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2196
tile[0]@0- -SI A-.----00040082 (nodeIdLoop          + 24) : ldw     r2(0xc0019833), dp[0x0] L[0x401a4] @2201
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2201
tile[0]@0- -SI A-.----00040086 (nodeIdLoop          + 28) : bl      0x49 @2206
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2206
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @2211
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2211
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @2216
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2216
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @2221
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2221
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @2226
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2226
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @2231
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2231
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @2236
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2236
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x88), 0x10 @2241
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2241
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @2246
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2246
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @2251
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2251
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @2256
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2256
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @2261
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2261
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @2266
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2266
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @2271
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2271
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @2276
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2276
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @2281
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2281
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @2286
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2286
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @2291
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2291
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @2296
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2296
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x88), 0x8 @2301
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2301
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @2306
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2306
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @2311
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2311
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x88) @2316
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2316
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0xc0019833) @2321
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2321
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @2326
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2326
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @2331
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2331
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @2336
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2336
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @2341
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2341
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @2346
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2346
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @2351
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2351
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @2356
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2356
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @2361
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2361
tile[0]@0- -SI A-.----0004008a (nodeIdLoop          + 2c) : ldc     r0(0x8002), 0x8002 @2366
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2366
tile[0]@0- -SI A-.----0004008e (nodeIdLoop          + 30) : ldc     r1(0x20), 0x20 @2371
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2371
tile[0]@0- -SI A-.----00040090 (nodeIdLoop          + 32) : ldc     r2(0x0), 0x0 @2376
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2376
tile[0]@0- -SI A-.----00040092 (nodeIdLoop          + 34) : bl      0x43 @2381
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2381
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @2386
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2386
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @2391
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2391
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @2396
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2396
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @2401
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2401
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @2406
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2406
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @2411
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2411
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x20), 0x10 @2416
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2416
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @2421
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2421
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @2426
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2426
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @2431
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2431
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @2436
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2436
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @2441
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2441
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @2446
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2446
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @2451
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2451
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @2456
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2456
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @2461
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2461
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @2466
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2466
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @2471
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2471
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x20), 0x8 @2476
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2476
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @2481
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2481
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @2486
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2486
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x20) @2491
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2491
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x0) @2496
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2496
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @2501
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2501
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @2506
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2506
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @2511
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2511
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @2516
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2516
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @2521
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2521
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @2526
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2526
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @2531
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2531
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @2536
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2536
tile[0]@0- -SI A-.----00040096 (nodeIdLoop          + 38) : ldc     r0(0x8002), 0x8002 @2541
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2541
tile[0]@0- -SI A-.----0004009a (nodeIdLoop          + 3c) : ldc     r1(0x80), 0x80 @2546
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2546
tile[0]@0- -SI A-.----0004009e (nodeIdLoop          + 40) : ldw     r2(0x80002004), dp[0x1] L[0x401a8] @2551
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2551
tile[0]@0- -SI A-.----000400a2 (nodeIdLoop          + 44) : bl      0x3b @2556
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2556
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @2561
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2561
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @2566
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2566
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @2571
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2571
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @2576
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2576
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @2581
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2581
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @2586
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2586
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x80), 0x10 @2591
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2591
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @2596
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2596
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @2601
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2601
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @2606
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2606
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @2611
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2611
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @2616
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2616
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @2621
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2621
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @2626
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2626
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @2631
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2631
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @2636
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2636
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @2641
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2641
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @2646
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2646
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x80), 0x8 @2651
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2651
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @2656
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2656
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @2661
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2661
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x80) @2666
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2666
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x80002004) @2671
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2671
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @2676
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2676
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @2681
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2681
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @2686
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2686
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @2691
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2691
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @2696
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2696
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @2701
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2701
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @2706
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2706
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @2711
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2711
tile[0]@0- -SI A-.----000400a6 (setDimensionReg     +  0) : ldc     r0(0x8002), 0x8002 @2716
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2716
tile[0]@0- -SI A-.----000400aa (setDimensionReg     +  4) : ldc     r1(0xc), 0xc @2721
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2721
tile[0]@0- -SI A-.----000400ac (setDimensionReg     +  6) : ldw     r2(0x22222102), dp[0x2] L[0x401ac] @2726
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2726
tile[0]@0- -SI A-.----000400b0 (setDimensionReg     +  a) : bl      0x34 @2731
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2731
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @2736
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2736
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @2741
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2741
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @2746
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2746
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @2751
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2751
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @2756
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2756
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @2761
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2761
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0xc), 0x10 @2766
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2766
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @2771
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2771
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @2776
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2776
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @2781
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2781
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @2786
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2786
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @2791
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2791
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @2796
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2796
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @2801
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2801
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @2806
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2806
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @2811
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2811
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @2816
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2816
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @2821
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2821
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0xc), 0x8 @2826
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2826
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @2831
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2831
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @2836
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2836
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0xc) @2841
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2841
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x22222102) @2846
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2846
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @2851
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2851
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @2856
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2856
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @2861
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2861
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @2866
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2866
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @2871
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2871
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @2876
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2876
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @2881
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2881
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @2886
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2886
tile[0]@0- -SI A-.----000400b4 (setDimensionReg     +  e) : ldc     r0(0x8002), 0x8002 @2891
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2891
tile[0]@0- -SI A-.----000400b8 (setDimensionReg     + 12) : ldc     r1(0xd), 0xd @2896
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2896
tile[0]@0- -SI A-.----000400ba (setDimensionReg     + 14) : ldw     r2(0x22222222), dp[0x3] L[0x401b0] @2901
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2901
tile[0]@0- -SI A-.----000400be (setDimensionReg     + 18) : bl      0x2d @2906
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2906
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @2911
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2911
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @2916
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2916
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @2921
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2921
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @2926
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2926
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @2931
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2931
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @2936
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2936
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0xd), 0x10 @2941
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2941
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @2946
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2946
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @2951
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2951
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @2956
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2956
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @2961
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2961
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @2966
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2966
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @2971
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2971
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @2976
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2976
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @2981
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2981
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @2986
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2986
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @2991
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2991
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @2996
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @2996
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0xd), 0x8 @3001
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3001
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @3006
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3006
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @3011
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3011
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0xd) @3016
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3016
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x22222222) @3021
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3021
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @3026
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3026
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @3031
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3031
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @3036
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3036
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @3041
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3041
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @3046
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3046
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @3051
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3051
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @3056
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3056
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @3061
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3061
tile[0]@0- -SI A-.----000400c2 (sayHello8           +  0) : ldc     r0(0x8002), 0x8002 @3066
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3066
tile[0]@0- -SI A-.----000400c6 (sayHello8           +  4) : ldc     r1(0x88), 0x88 @3071
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3071
tile[0]@0- -SI A-.----000400ca (sayHello8           +  8) : ldw     r2(0xc0019833), dp[0x0] L[0x401a4] @3076
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3076
tile[0]@0- -SI A-.----000400ce (sayHello8           +  c) : mkmsk   r3(0x1), 0x1 @3081
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3081
tile[0]@0- -SI A-.----000400d0 (sayHello8           +  e) : ldc     r5(0x18), 0x18 @3086
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3086
tile[0]@0- -SI A-.----000400d2 (sayHello8           + 10) : shl     r3(0x1000000), r3(0x1), r5(0x18) @3091
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3091
tile[0]@0- -SI A-.----000400d4 (sayHello8           + 12) : or      r2(0xc1019833), r2(0xc0019833), r3(0x1000000) @3096
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3096
tile[0]@0- -SI A-.----000400d6 (sayHello8           + 14) : bl      0x21 @3101
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3101
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @3106
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3106
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @3111
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3111
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @3116
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3116
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @3121
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3121
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @3126
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3126
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @3131
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3131
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x88), 0x10 @3136
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3136
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @3141
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3141
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @3146
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3146
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @3151
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3151
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @3156
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3156
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @3161
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3161
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @3166
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3166
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @3171
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3171
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @3176
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3176
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @3181
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3181
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @3186
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3186
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @3191
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3191
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x88), 0x8 @3196
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3196
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @3201
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3201
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @3206
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3206
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x88) @3211
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3211
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0xc1019833) @3216
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3216
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @3221
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3221
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @3226
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3226
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @3231
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3231
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @3236
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3236
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @3241
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3241
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @3246
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3246
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @3251
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3251
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @3256
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3256
tile[0]@0- -SI A-.----000400da (invokeXsscHello8    +  0) : ldc     r0(0x8006), 0x8006 @3261
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3261
tile[0]@0- -SI A-.----000400de (invokeXsscHello8    +  4) : ldc     r1(0x80), 0x80 @3266
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3266
tile[0]@0- -SI A-.----000400e2 (invokeXsscHello8    +  8) : ldw     r2(0xc0000000), dp[0x4] L[0x401b4] @3271
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3271
tile[0]@0- -SI A-.----000400e6 (invokeXsscHello8    +  c) : mkmsk   r3(0x1), 0x1 @3276
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3276
tile[0]@0- -SI A-.----000400e8 (invokeXsscHello8    +  e) : ldc     r5(0x18), 0x18 @3281
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3281
tile[0]@0- -SI A-.----000400ea (invokeXsscHello8    + 10) : shl     r3(0x1000000), r3(0x1), r5(0x18) @3286
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3286
tile[0]@0- -SI A-.----000400ec (invokeXsscHello8    + 12) : or      r2(0xc1000000), r2(0xc0000000), r3(0x1000000) @3291
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3291
tile[0]@0- -SI A-.----000400ee (invokeXsscHello8    + 14) : bl      0x15 @3296
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3296
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @3301
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3301
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @3306
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3306
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @3311
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3311
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @3316
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3316
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8006), 0x10 @3321
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3321
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @3326
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3326
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x80), 0x10 @3331
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3331
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @3336
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3336
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80060000), r0(0x8006), 0x10 @3341
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3341
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8006c30c), r0(0x80060000), r3(0xc30c) @3346
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3346
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @3351
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3351
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8006c30c) @3356
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3356
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @3361
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3361
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @3366
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3366
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @3371
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3371
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @3376
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3376
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @3381
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3381
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @3386
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3386
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x80), 0x8 @3391
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3391
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @3396
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3396
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @3401
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3401
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x80) @3406
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3406
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0xc1000000) @3411
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3411
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @3416
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3416
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @3421
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3421
tile[0]@0-P-SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x1), res[r4(0x80020102)] @3426
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3426
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3431
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3436
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3441
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @3446
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3446
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @3451
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3451
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @3456
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3456
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @3461
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3461
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @3466
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3466
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @3471
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3471
tile[0]@0- -SI A-.----000400f2 (setXsscSysFreq8     +  0) : ldc     r0(0x8006), 0x8006 @3476
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3476
tile[0]@0- -SI A-.----000400f6 (setXsscSysFreq8     +  4) : ldc     r1(0x51), 0x51 @3481
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3481
tile[0]@0- -SI A-.----000400fa (setXsscSysFreq8     +  8) : ldc     r2(0x18), 0x18 @3486
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3486
tile[0]@0- -SI A-.----000400fc (setXsscSysFreq8     +  a) : bl      0xe @3491
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3491
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @3496
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3496
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @3501
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3501
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @3506
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3506
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @3511
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3511
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8006), 0x10 @3516
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3516
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @3521
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3521
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x51), 0x10 @3526
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3526
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @3531
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3531
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80060000), r0(0x8006), 0x10 @3536
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3536
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8006c30c), r0(0x80060000), r3(0xc30c) @3541
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3541
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @3546
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3546
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8006c30c) @3551
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3551
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @3556
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3556
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @3561
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3561
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @3566
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3566
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @3571
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3571
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @3576
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3576
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @3581
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3581
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x51), 0x8 @3586
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3586
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @3591
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3591
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @3596
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3596
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x51) @3601
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3601
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x18) @3606
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3606
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @3611
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3611
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @3616
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3616
tile[0]@0-P-SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x1), res[r4(0x80020102)] @3621
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3621
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3626
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3631
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3636
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @3638
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3641
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @3643
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3646
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @3648
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3651
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @3653
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3656
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @3658
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3661
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @3663
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3666
tile[0]@0- -SI A-.----00040100 (sayHello0           +  0) : ldc     r0(0x8002), 0x8002 @3668
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3671
tile[0]@0- -SI A-.----00040104 (sayHello0           +  4) : ldc     r1(0x80), 0x80 @3673
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3676
tile[0]@0- -SI A-.----00040108 (sayHello0           +  8) : ldw     r2(0x80002004), dp[0x1] L[0x401a8] @3678
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3681
tile[0]@0- -SI A-.----0004010c (sayHello0           +  c) : mkmsk   r3(0x1), 0x1 @3683
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3686
tile[0]@0- -SI A-.----0004010e (sayHello0           +  e) : ldc     r5(0x18), 0x18 @3688
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3691
tile[0]@0- -SI A-.----00040110 (sayHello0           + 10) : shl     r3(0x1000000), r3(0x1), r5(0x18) @3693
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3696
tile[0]@0- -SI A-.----00040112 (sayHello0           + 12) : or      r2(0x81002004), r2(0x80002004), r3(0x1000000) @3698
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3701
tile[0]@0- -SI A-.----00040114 (sayHello0           + 14) : bl      0x2 @3703
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3706
tile[0]@0- -SI A-.----0004011c (write_sswitch_reg   +  0) : ldc     r3(0xc30c), 0xc30c @3708
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3711
tile[0]@0- -SI A-.----00040120 (write_sswitch_reg   +  4) : ldc     r11(0x1), 0x1 @3713
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3716
tile[0]@0- -SI A-.----00040122 (write_sswitch_reg   +  6) : bu      0x5 @3718
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3721
tile[0]@0- -SI A-.----00040130 (write_switch_reg    +  0) : stw     r4(0x0), sp[0x0] S[0x42000] @3723
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3726
tile[0]@0- -SI A-.----00040132 (write_switch_reg    +  2) : shr     r4(0x0), r0(0x8002), 0x10 @3728
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3731
tile[0]@0- -SI A-.----00040134 (write_switch_reg    +  4) : bt      r4(0x0), 0x1e @3733
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3736
tile[0]@0- -SI A-.----00040136 (write_switch_reg    +  6) : shr     r4(0x0), r1(0x80), 0x10 @3738
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3741
tile[0]@0- -SI A-.----00040138 (write_switch_reg    +  8) : bt      r4(0x0), 0x1c @3743
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3746
tile[0]@0- -SI A-.----0004013a (write_switch_reg    +  a) : shl     r0(0x80020000), r0(0x8002), 0x10 @3748
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3751
tile[0]@0- -SI A-.----0004013c (write_switch_reg    +  c) : or      r0(0x8002c30c), r0(0x80020000), r3(0xc30c) @3753
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3756
tile[0]@0- -SI A-.----0004013e (write_switch_reg    +  e) : getr    r4(0x80020102), 0x2 @3758
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3761
tile[0]@0- -SI A-.----00040140 (write_switch_reg    + 10) : setd    res[r4(0x80020102)], r0(0x8002c30c) @3763
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3766
tile[0]@0- -SI A-.----00040142 (write_switch_reg    + 12) : ldc     r3(0xc0), 0xc0 @3768
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3771
tile[0]@0- -SI A-.----00040146 (write_switch_reg    + 16) : outct   res[r4(0x80020102)], r3(0xc0) @3773
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3776
tile[0]@0- -SI A-.----00040148 (write_switch_reg    + 18) : bf      r11(0x1), 0x3 @3778
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3781
tile[0]@0- -SI A-.----0004014a (write_switch_reg    + 1a) : shr     r0(0x800201), r4(0x80020102), 0x8 @3783
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3786
tile[0]@0- -SI A-.----0004014c (write_switch_reg    + 1c) : shl     r0(0x80020100), r0(0x800201), 0x8 @3788
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3791
tile[0]@0- -SI A-.----0004014e (write_switch_reg    + 1e) : bu      0x4 @3793
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3796
tile[0]@0- -SI A-.----00040158 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x80), 0x8 @3798
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3801
tile[0]@0- -SI A-.----0004015a (write_switch_reg_send+  2) : or      r0(0x80020100), r0(0x80020100), r3(0x0) @3803
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3806
tile[0]@0- -SI A-.----0004015c (write_switch_reg_send+  4) : out     res[r4(0x80020102)], r0(0x80020100) @3808
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3811
tile[0]@0- -SI A-.----0004015e (write_switch_reg_send+  6) : outt    res[r4(0x80020102)], r1(0x80) @3813
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3816
tile[0]@0- -SI A-.----00040160 (write_switch_reg_send+  8) : out     res[r4(0x80020102)], r2(0x81002004) @3818
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3821
tile[0]@0- -SI A-.----00040162 (write_switch_reg_send+  a) : outct   res[r4(0x80020102)], 0x1 @3823
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3826
tile[0]@0- -SI A-.----00040164 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @3828
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3831
tile[0]@0- -SI A-.----00040166 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020102)] @3833
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3836
tile[0]@0- -SI A-.----00040168 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @3838
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3841
tile[0]@0- -SI A-.----0004016a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020102)], 0x1 @3843
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3846
tile[0]@0- -SI A-.----0004016c (write_switch_reg_send+ 14) : freer   res[r4(0x80020102)] @3848
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3851
tile[0]@0- -SI A-.----0004016e (write_switch_reg_send+ 16) : ldw     r4(0x0), sp[0x0] L[0x42000] @3853
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3856
tile[0]@0- -SI A-.----00040170 (write_switch_reg_send+ 18) : retsp   0x0 L[0x42000] @3858
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3861
tile[0]@0- -SI A-.----00040118 (sayHello0           + 18) : bl      0x32 @3863
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3866
tile[0]@0- -SI A-.----00040180 (_done               +  0) : ldc     r0(0x7), 0x7 @3868
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3871
tile[0]@0- -SI A-.----00040182 (_done               +  2) : bl      0x1 @3873
tile[1]@0- -SI A-.----0004003a (_done               +  6) : bu      -0x1 @3876
tile[0]@0- -SI A-.----00040188 (_DoSyscall          +  0) : nop      @3878
tile[1]@0- -SI A-.----00040000 (_start              +  0) : ldc     r0(0x7), 0x7 @3886
tile[0]@0- -SI A-.----00040000 (_start              +  0) : entsp   0x0 S[0x42000] @3888
tile[1]@0- -SI A-.----00040002 (_start              +  2) : bl      0x2 @3891
tile[0]@0- -SI A-.----00040004 (_start              +  4) : ldc     r1(0xb), 0xb @3893
tile[1]@0- -SI A-.----00040008 (_DoSyscall          +  0) : nop      @3896
tile[0]@0- -SI A-.----00040006 (_start              +  6) : get     r0(0x40000), ps[r1(0xb)] @3898
tile[1]@0- -SI A-.----0004000a (_DoSyscall          +  2) : retsp   0x0 L[0x0] @3901
tile[0]@0- -SI A-.----0004000a (_start              +  a) : ldc     r2(0x10b), 0x10b @3903
tile[1]@0- -SI A-.----00040004 (_start              +  4) : clre     @3906
tile[0]@0- -SI A-.----0004000e (_start              +  e) : set     ps[r2(0x10b)], r0(0x40000) @3908
tile[1]@0-P-SI A-.----00040006 (_start              +  6) : waiteu   @3911
tile[0]@0- -SI A-.----00040012 (_start              + 12) : getr    r0(0x3), 0x3 @3913
tile[0]@0- -SI A-.----00040014 (_start              + 14) : ldap    r11(0x40108), 0x79 @3918
tile[0]@0- -SI A-.----00040016 (_start              + 16) : bu      0x2 @3923
tile[0]@0- -SI A-.----0004001c (_start              + 1c) : getst   r1(0x104), res[r0(0x3)] @3928
tile[0]@0- -SI A-s-.----0004001e (_start              + 1e) : bt      r1(0x104), -0x4 @3933
tile[0]@0- -SI A-s-.----00040018 (_start              + 18) : init    t[r1(0x104)]:pc, r11(0x40108) @3938
tile[0]@0- -SI A-s-.----0004001c (_start              + 1c) : getst   r1(0x204), res[r0(0x3)] @3943
tile[0]@0- -SI A-s-s-.----0004001e (_start              + 1e) : bt      r1(0x204), -0x4 @3948
tile[0]@0- -SI A-s-s-.----00040018 (_start              + 18) : init    t[r1(0x204)]:pc, r11(0x40108) @3953
tile[0]@0- -SI A-s-s-.----0004001c (_start              + 1c) : getst   r1(0x304), res[r0(0x3)] @3958
tile[0]@0- -SI A-s-s-s-.----0004001e (_start              + 1e) : bt      r1(0x304), -0x4 @3963
tile[0]@0- -SI A-s-s-s-.----00040018 (_start              + 18) : init    t[r1(0x304)]:pc, r11(0x40108) @3968
tile[0]@0- -SI A-s-s-s-.----0004001c (_start              + 1c) : getst   r1(0x404), res[r0(0x3)] @3973
tile[0]@0- -SI A-s-s-s-s-.----0004001e (_start              + 1e) : bt      r1(0x404), -0x4 @3978
tile[0]@0- -SI A-s-s-s-s-.----00040018 (_start              + 18) : init    t[r1(0x404)]:pc, r11(0x40108) @3983
tile[0]@0- -SI A-s-s-s-s-.----0004001c (_start              + 1c) : getst   r1(0x504), res[r0(0x3)] @3988
tile[0]@0- -SI A-s-s-s-s-s-.----0004001e (_start              + 1e) : bt      r1(0x504), -0x4 @3993
tile[0]@0- -SI A-s-s-s-s-s-.----00040018 (_start              + 18) : init    t[r1(0x504)]:pc, r11(0x40108) @3998
tile[0]@0- -SI A-s-s-s-s-s-.----0004001c (_start              + 1c) : getst   r1(0x604), res[r0(0x3)] @4003
tile[0]@0- -SI A-s-s-s-s-s-s-.----0004001e (_start              + 1e) : bt      r1(0x604), -0x4 @4008
tile[0]@0- -SI A-s-s-s-s-s-s-.----00040018 (_start              + 18) : init    t[r1(0x604)]:pc, r11(0x40108) @4013
tile[0]@0- -SI A-s-s-s-s-s-s-.----0004001c (_start              + 1c) : getst   r1(0x704), res[r0(0x3)] @4018
tile[0]@0- -SI A-s-s-s-s-s-s-s-.----0004001e (_start              + 1e) : bt      r1(0x704), -0x4 @4023
tile[0]@0- -SI A-s-s-s-s-s-s-s-.----00040018 (_start              + 18) : init    t[r1(0x704)]:pc, r11(0x40108) @4028
tile[0]@0- -SI A-s-s-s-s-s-s-s-.----0004001c (_start              + 1c) : getst   r1(0x0), res[r0(0x3)] @4033
tile[0]@0- -SI A-s-s-s-s-s-s-s-.----0004001e (_start              + 1e) : bt      r1(0x0), -0x4 @4038
tile[0]@0- -SI A-s-s-s-s-s-s-s-.----00040020 (_start              + 20) : msync   res[r0(0x3)] @4043
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----00040022 (_start              + 22) : bl      0x74 @4052
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.00040108 (_InitChildThread    +  0) : bl      0x1 @4053
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..00040108 (_InitChildThread    +  0) : bl      0x1 @4054
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...00040108 (_InitChildThread    +  0) : bl      0x1 @4055
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....00040108 (_InitChildThread    +  0) : bl      0x1 @4056
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....00040108 (_InitChildThread    +  0) : bl      0x1 @4057
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......00040108 (_InitChildThread    +  0) : bl      0x1 @4058
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......00040108 (_InitChildThread    +  0) : bl      0x1 @4059
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4060
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4061
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4062
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4063
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4064
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4065
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4066
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......0004010c (_SetupThread        +  0) : ldap    r11(0x40100), -0x7 @4067
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4068
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4069
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4070
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4071
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4072
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4073
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4074
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......0004010e (_SetupThread        +  2) : set     kep(0x40100), r11(0x40100) @4075
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4076
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4077
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4078
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4079
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4080
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4081
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4082
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......00040110 (_SetupThread        +  4) : ldap    r11(0x42518), 0x1202 @4083
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4084
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4085
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4086
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4087
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4088
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4089
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4090
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......00040114 (_SetupThread        +  8) : set     cp, r11(0x42518) @4091
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4092
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4093
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4094
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4095
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4096
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4097
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4098
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......00040116 (_SetupThread        +  a) : ldw     dp(0x42608), cp[0xb] L[0x42544] @4099
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4100
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4101
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4102
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4103
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4104
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4105
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4106
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......0004011a (_SetupThread        +  e) : ldc     r11(0x0), 0x0 @4107
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4108
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4109
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4110
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4111
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4112
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4113
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4114
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......0004011c (_SetupThread        + 10) : set     sp, r11(0x0) @4115
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4116
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4117
tile[0]@2- -SI p-p-A-a-a-a-p-p-.----..0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4118
tile[0]@3- -SI p-p-p-A-a-a-a-p-.----...0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4119
tile[0]@4- -SI p-p-p-p-A-a-a-a-.----....0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4120
tile[0]@5- -SI a-p-p-p-p-A-a-a-.----.....0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4121
tile[0]@6- -SI a-a-p-p-p-p-A-a-.----......0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4122
tile[0]@7- -SI a-a-a-p-p-p-p-A-.----.......0004011e (_SetupThread        + 12) : retsp   0x0 L[0x42544] @4123
tile[0]@0- -SI A-a-a-a-p-p-p-p-.----00040024 (_start              + 24) : ldw     sp(0x7ff78), cp[0xf] L[0x42554] @4124
tile[0]@1- -SI p-A-a-a-a-p-p-p-.----.0004010a (_InitChildThread    +  2) : ssync    @4125
tile[0]@2- -SI p-s-A-a-a-a-p-p-.----..0004010a (_InitChildThread    +  2) : ssync    @4126
tile[0]@3- -SI p-s-s-A-a-a-a-p-.----...0004010a (_InitChildThread    +  2) : ssync    @4127
tile[0]@4- -SI p-s-s-s-A-a-a-a-.----....0004010a (_InitChildThread    +  2) : ssync    @4128
tile[0]@5- -SI a-s-s-s-s-A-a-a-.----.....0004010a (_InitChildThread    +  2) : ssync    @4129
tile[0]@6- -SI a-s-s-s-s-s-A-a-.----......0004010a (_InitChildThread    +  2) : ssync    @4130
tile[0]@7- -SI a-s-s-s-s-s-s-A-.----.......0004010a (_InitChildThread    +  2) : ssync    @4131
tile[0]@0- -SI A-s-s-s-s-s-s-s-.----00040028 (_start              + 28) : mjoin   res[r0(0x3)] @4132
tile[0]@0- -SI A-.----0004002a (_start              + 2a) : freer   res[r0(0x3)] @4137
tile[0]@0- -SI A-.----0004002c (_start              + 2c) : ldaw    r0(0x43278), dp[0x31c] @4142
tile[0]@0- -SI A-.----00040030 (_start              + 30) : ldc     r1(0x0), 0x0 @4147
tile[0]@0- -SI A-.----00040032 (_start              + 32) : ldw     r2(0x158), cp[0x10] L[0x42558] @4152
tile[0]@0- -SI A-.----00040036 (_start              + 36) : bl      0x2fb @4157
tile[0]@0- -SI A-.----00040630 (memset              +  0) : ldw     r11(0xfff01770), cp[0x0] L[0x42518] @4162
tile[0]@0- -SI A-.----00040634 (memset              +  4) : nop      @4167
tile[0]@0- -SI A-.----00040636 (memset              +  6) : bau     r11(0xfff01770) @4172
tile[0]@0- -SI A-.----0004003a (_start              + 3a) : ldw     r0(0x433d0), cp[0xc] L[0x42548] @4602
tile[0]@0- -SI A-.----0004003e (_start              + 3e) : ldc     r1(0x0), 0x0 @4607
tile[0]@0- -SI A-.----00040040 (_start              + 40) : ldw     r2(0x0), cp[0x11] L[0x4255c] @4612
tile[0]@0- -SI A-.----00040044 (_start              + 44) : bl      0x2f4 @4617
tile[0]@0- -SI A-.----00040630 (memset              +  0) : ldw     r11(0xfff01770), cp[0x0] L[0x42518] @4622
tile[0]@0- -SI A-.----00040634 (memset              +  4) : nop      @4627
tile[0]@0- -SI A-.----00040636 (memset              +  6) : bau     r11(0xfff01770) @4632
tile[0]@0- -SI A-.----00040048 (_start              + 48) : bl      0x2f6 @4662
tile[0]@0- -SI A-.----00040638 (__init_threadlocal_timer+  0) : entsp   0x0 S[0x42518] @4667
tile[0]@0- -SI A-.----0004063c (__init_threadlocal_timer+  4) : getr    r2(0x1), 0x1 @4672
tile[0]@0- -SI A-.----0004063e (__init_threadlocal_timer+  6) : ldaw    r1(0x43208), dp[0x300] @4677
tile[0]@0- -SI A-.----00040642 (__init_threadlocal_timer+  a) : get     r11(0x0), id(0x0) @4682
tile[0]@0- -SI A-.----00040644 (__init_threadlocal_timer+  c) : stw     r2(0x1), r1(0x43208)[r11(0x0)] S[0x43208] @4687
tile[0]@0- -SI A-.----00040648 (__init_threadlocal_timer+ 10) : retsp   0x0 L[0x43208] @4692
tile[0]@0- -SI A-.----0004004c (_start              + 4c) : bl      0x1224 @4697
tile[0]@0- -SI A-.----00042498 (_init               +  0) : entsp   0x2 S[0x7ff78] @4702
tile[0]@0- -SI A-.----0004249c ($s.5                +  0) : bl      -0xd8c @4707
tile[0]@0- -SI A-.----00040988 (__alloc_libc_hwlock +  0) : entsp   0x0 S[0x7ff78] @4712
tile[0]@0- -SI A-.----0004098c (__alloc_libc_hwlock +  4) : getr    r0(0x5), 0x5 @4717
tile[0]@0- -SI A-.----0004098e (__alloc_libc_hwlock +  6) : stw     r0(0x5), dp[0x320] S[0x43288] @4722
tile[0]@0- -SI A-.----00040992 (__alloc_libc_hwlock +  a) : retsp   0x0 L[0x43288] @4727
tile[0]@0- -SI A-.----000424a0 ($s.5                +  4) : ldw     r4(0x1), cp[0x13] L[0x42564] @4732
tile[0]@0- -SI A-.----000424a4 ($s.5                +  8) : bf      r4(0x1), 0x6 @4737
tile[0]@0- -SI A-.----000424a6 ($s.5                +  a) : ldw     r5(0x42604), cp[0xd] L[0x4254c] @4742
tile[0]@0- -SI A-.----000424aa (do_ctors_loop       +  0) : sub     r4(0x0), r4(0x1), 0x1 @4747
tile[0]@0- -SI A-.----000424ac (do_ctors_loop       +  2) : ldw     r0(0x406c4), r5(0x42604)[r4(0x0)] L[0x42604] @4752
tile[0]@0- -SI A-.----000424ae (do_ctors_loop       +  4) : bla     r0(0x406c4) @4757
tile[0]@0- -SI A-.----000406c4 (xscope_constructor  +  0) : nop      @4762
tile[0]@0- -SI A-.----000406c6 (xscope_constructor  +  2) : dualentsp 0x6 S[0x7ff70] @4767
tile[0]@0- -DI A-.----000406c8 (xscope_constructor  +  4) : std     r5(0x42604), r4(0x0), sp[0x1] S[0x7ff60] @4772
tile[0]@0- -DI A-.----000406cc (xscope_constructor  +  8) : nop      @4777
tile[0]@0- -DI A-.----000406ce (xscope_constructor  +  a) : stw     r6(0x88), sp[0x4] S[0x7ff68] @4777
tile[0]@0- -DI A-.----000406d0 (xscope_constructor  +  c) : bl      0xf7 @4782
tile[0]@0- -DI A-.----00040ab0 (get_local_tile_id   +  0) : entsp   0x0 S[0x7ff60] @4787
tile[0]@0- -SI A-.----00040ab4 (get_local_tile_id   +  4) : ldc     r0(0x8002), 0x8002 @4792
tile[0]@0- -SI A-.----00040ab8 (get_local_tile_id   +  8) : retsp   0x0 L[0x7ff60] @4797
tile[0]@0- -DI A-.----000406d4 (xscope_constructor  + 10) : add     r4(0x8002), r0(0x8002), 0x0 @4802
tile[0]@0- -DI A-.----000406d6 (xscope_constructor  + 12) : nop      @4802
tile[0]@0- -DI A-.----000406d8 (xscope_constructor  + 14) : bl      0xfa @4807
tile[0]@0- -DI A-.----00040ac4 (xscope_gettime_local_timer+  0) : gettime r0(0x3c2) @4812
tile[0]@0- -DI A-.----00040ac6 (xscope_gettime_local_timer+  2) : dualentsp 0x0 S[0x7ff68] @4812
tile[0]@0- -DI A-.----00040ac8 (xscope_gettime_local_timer+  4) : nop      @4817
tile[0]@0- -DI A-.----00040aca (xscope_gettime_local_timer+  6) : retsp   0x0 L[0x7ff68] @4817
tile[0]@0- -DI A-.----000406dc (xscope_constructor  + 18) : add     r6(0x3c2), r0(0x3c2), 0x0 @4822
tile[0]@0- -DI A-.----000406de (xscope_constructor  + 1a) : nop      @4822
tile[0]@0- -DI A-.----000406e0 (xscope_constructor  + 1c) : bl      0x101 @4827
tile[0]@0- -DI A-.----00040ae8 (xscope_start_ref_clock+  0) : nop      @4832
tile[0]@0- -DI A-.----00040aea (xscope_start_ref_clock+  2) : dualentsp 0x0 S[0x7ff68] @4832
tile[0]@0- -DI A-.----00040aec (xscope_start_ref_clock+  4) : ldw     r0(0x6), dp[0x312] L[0x43250] @4837
tile[0]@0- -DI A-.----00040af0 (xscope_start_ref_clock+  8) : ldc     r1(0x8), 0x8 @4842
tile[0]@0- -DI A-.----00040af2 (xscope_start_ref_clock+  a) : nop      @4842
tile[0]@0- -DI A-.----00040af4 (xscope_start_ref_clock+  c) : setc    res[r0(0x6)], r1(0x8) @4847
tile[0]@0- -DI A-.----00040af8 (xscope_start_ref_clock+ 10) : mkmsk   r1(0xf), 0x4 @4852
tile[0]@0- -DI A-.----00040afa (xscope_start_ref_clock+ 12) : nop      @4852
tile[0]@0- -DI A-.----00040afc (xscope_start_ref_clock+ 14) : setc    res[r0(0x6)], r1(0xf) @4857
tile[0]@0- -DI A-.----00040b00 (xscope_start_ref_clock+ 18) : ldc     r0(0x0), 0x0 @4862
tile[0]@0- -DI A-.----00040b02 (xscope_start_ref_clock+ 1a) : retsp   0x0 L[0x7ff68] @4862
tile[0]@0- -DI A-.----000406e4 (xscope_constructor  + 20) : bl      -0x23 @4867
tile[0]@0- -DI A-.----0004065c (xscope_lock_init    +  0) : nop      @4872
tile[0]@0- -DI A-.----0004065e (xscope_lock_init    +  2) : dualentsp 0x0 S[0x7ff68] @4872
tile[0]@0- -DI A-.----00040660 (xscope_lock_init    +  4) : getr    r0(0x105), 0x5 @4877
tile[0]@0- -DI A-.----00040662 (xscope_lock_init    +  6) : nop      @4877
tile[0]@0- -DI A-.----00040664 (xscope_lock_init    +  8) : stw     r0(0x105), dp[0x31f] S[0x43284] @4882
tile[0]@0- -DI A-.----00040668 (xscope_lock_init    +  c) : nop      @4887
tile[0]@0- -DI A-.----0004066a (xscope_lock_init    +  e) : retsp   0x0 L[0x7ff68] @4887
tile[0]@0- -DI A-.----000406e8 (xscope_constructor  + 24) : bl      0x121 @4892
tile[0]@0- -DI A-.----00040b70 (xscope_tx_init      +  0) : nop      @4897
tile[0]@0- -DI A-.----00040b72 (xscope_tx_init      +  2) : dualentsp 0x2 S[0x7ff58] @4897
tile[0]@0- -DI A-.----00040b74 (xscope_tx_init      +  4) : bl      0x3ea @4902
tile[0]@0- -DI A-.----00041b20 (xscope_xlink_init   +  0) : entsp   0x0 S[0x43284] @4907
tile[0]@0- -SI A-.----00041b24 (xscope_xlink_init   +  4) : ldw     r1(0x80000102), dp[0x30b] L[0x43234] @4912
tile[0]@0- -SI A-.----00041b28 (xscope_xlink_init   +  8) : bf      r1(0x80000102), -0x8 @4917
tile[0]@0- -SI A-.----00041b2c (xscope_xlink_init   +  c) : getr    r2(0x80020102), 0x2 @4922
tile[0]@0- -SI A-.----00041b2e (xscope_xlink_init   +  e) : setd    res[r2(0x80020102)], r1(0x80000102) @4927
tile[0]@0- -SI A-.----00041b30 (xscope_xlink_init   + 10) : stw     r2(0x80020102), dp[0x309] S[0x4322c] @4932
tile[0]@0- -SI A-.----00041b34 (xscope_xlink_init   + 14) : retsp   0x0 L[0x4322c] @4937
tile[0]@0- -DI A-.----00040b78 (xscope_tx_init      +  8) : bl      0x3fa @4942
tile[0]@0- -DI A-.----00041b64 (xscope_xlink_start_token+  0) : entsp   0x0 S[0x4322c] @4947
tile[0]@0- -SI A-.----00041b68 (xscope_xlink_start_token+  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @4952
tile[0]@0- -SI A-.----00041b6c (xscope_xlink_start_token+  8) : bf      r1(0x1), 0x8 @4957
tile[0]@0- -SI A-.----00041b6e (xscope_xlink_start_token+  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @4962
tile[0]@0- -SI A-.----00041b72 (xscope_xlink_start_token+  e) : bf      r2(0x80020102), 0x5 @4967
tile[0]@0- -SI A-.----00041b74 (xscope_xlink_start_token+ 10) : outct   res[r2(0x80020102)], 0x1 @4972
tile[0]@0- -SI A-.----00041b76 (xscope_xlink_start_token+ 12) : ldc     r11(0x55), 0x55 @4977
tile[0]@0- -SI A-.----00041b7a (xscope_xlink_start_token+ 16) : outct   res[r2(0x80020102)], r11(0x55) @4982
tile[0]@0- -SI A-.----00041b7c (xscope_xlink_start_token+ 18) : outct   res[r2(0x80020102)], 0x1 @4987
tile[0]@0- -SI A-.----00041b7e (xscope_xlink_start_token_ret+  0) : retsp   0x0 L[0x4322c] @4992
tile[0]@0- -DI A-.----00040b7c (xscope_tx_init      +  c) : mkmsk   r0(0x1), 0x1 @4997
tile[0]@0- -DI A-.----00040b7e (xscope_tx_init      +  e) : retsp   0x2 L[0x7ff58] @4997
tile[0]@0- -DI A-.----000406ec (xscope_constructor  + 28) : bf      r0(0x1), 0x12 @5007
tile[0]@0- -DI A-.----000406f0 (xscope_constructor  + 2c) : ldc     r0(0xc9), 0xc9 @5017
tile[0]@0- -DI A-.----000406f4 (xscope_constructor  + 30) : bl      0x10a @5022
tile[0]@0- -DI A-.----00040b20 (xscope_tx_char      +  0) : nop      @5027
tile[0]@0- -DI A-.----00040b22 (xscope_tx_char      +  2) : dualentsp 0x2 S[0x7ff58] @5027
tile[0]@0- -DI A-.----00040b24 (xscope_tx_char      +  4) : bl      0x3f5 @5032
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5037
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5042
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5047
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5052
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5057
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0xc9) @5062
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5067
tile[0]@0- -DI A-.----00040b28 (xscope_tx_char      +  8) : nop      @5072
tile[0]@0- -DI A-.----00040b2a (xscope_tx_char      +  a) : retsp   0x2 L[0x7ff58] @5072
tile[0]@0- -DI A-.----000406f8 (xscope_constructor  + 34) : zext    r4(0x8002), 0x10 @5082
tile[0]@0- -DI A-.----000406fa (xscope_constructor  + 36) : nop      @5082
tile[0]@0- -DI A-.----000406fc (xscope_constructor  + 38) : byterev r5(0x2800000), r4(0x8002) @5087
tile[0]@0- -DI A-.----000406fe (xscope_constructor  + 3a) : nop      @5087
tile[0]@0- -DI A-.----00040700 (xscope_constructor  + 3c) : add     r0(0x2800000), r5(0x2800000), 0x0 @5092
tile[0]@0- -DI A-.----00040702 (xscope_constructor  + 3e) : nop      @5092
tile[0]@0- -DI A-.----00040704 (xscope_constructor  + 40) : bl      0x109 @5097
tile[0]@0- -DI A-.----00040b2c (xscope_tx_int       +  0) : nop      @5102
tile[0]@0- -DI A-.----00040b2e (xscope_tx_int       +  2) : dualentsp 0x4 S[0x7ff58] @5102
tile[0]@0- -DI A-.----00040b30 (xscope_tx_int       +  4) : add     r4(0x2800000), r0(0x2800000), 0x0 @5112
tile[0]@0- -DI A-.----00040b32 (xscope_tx_int       +  6) : stw     r4(0x8002), sp[0x2] S[0x7ff50] @5112
tile[0]@0- -DI A-.----00040b34 (xscope_tx_int       +  8) : zext    r0(0x0), 0x8 @5117
tile[0]@0- -DI A-.----00040b36 (xscope_tx_int       +  a) : nop      @5117
tile[0]@0- -DI A-.----00040b38 (xscope_tx_int       +  c) : bl      0x3f0 @5122
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5127
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5132
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5137
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5142
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5147
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @5152
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5157
tile[0]@0- -DI A-.----00040b3c (xscope_tx_int       + 10) : shr     r0(0x28000), r4(0x2800000), 0x8 @5162
tile[0]@0- -DI A-.----00040b3e (xscope_tx_int       + 12) : nop      @5162
tile[0]@0- -DI A-.----00040b40 (xscope_tx_int       + 14) : zext    r0(0x0), 0x8 @5167
tile[0]@0- -DI A-.----00040b42 (xscope_tx_int       + 16) : nop      @5167
tile[0]@0- -DI A-.----00040b44 (xscope_tx_int       + 18) : bl      0x3ed @5172
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5177
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5182
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5187
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5192
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5197
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @5202
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5207
tile[0]@0- -DI A-.----00040b48 (xscope_tx_int       + 1c) : shr     r0(0x280), r4(0x2800000), 0x10 @5212
tile[0]@0- -DI A-.----00040b4a (xscope_tx_int       + 1e) : nop      @5212
tile[0]@0- -DI A-.----00040b4c (xscope_tx_int       + 20) : zext    r0(0x80), 0x8 @5217
tile[0]@0- -DI A-.----00040b4e (xscope_tx_int       + 22) : nop      @5217
tile[0]@0- -DI A-.----00040b50 (xscope_tx_int       + 24) : bl      0x3ea @5222
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5227
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5232
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5237
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5242
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5247
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x80) @5252
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5257
tile[0]@0- -DI A-.----00040b54 (xscope_tx_int       + 28) : shr     r0(0x2), r4(0x2800000), 0x18 @5262
tile[0]@0- -DI A-.----00040b56 (xscope_tx_int       + 2a) : nop      @5262
tile[0]@0- -DI A-.----00040b58 (xscope_tx_int       + 2c) : bl      0x3e8 @5267
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5272
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5277
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5282
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5287
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5292
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x2) @5297
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5302
tile[0]@0- -DI A-.----00040b5c (xscope_tx_int       + 30) : nop      @5307
tile[0]@0- -DI A-.----00040b5e (xscope_tx_int       + 32) : ldw     r4(0x8002), sp[0x2] L[0x7ff50] @5307
tile[0]@0- -DI A-.----00040b60 (xscope_tx_int       + 34) : nop      @5317
tile[0]@0- -DI A-.----00040b62 (xscope_tx_int       + 36) : retsp   0x4 L[0x7ff58] @5317
tile[0]@0- -DI A-.----00040708 (xscope_constructor  + 44) : byterev r0(0xc2030000), r6(0x3c2) @5327
tile[0]@0- -DI A-.----0004070a (xscope_constructor  + 46) : nop      @5327
tile[0]@0- -DI A-.----0004070c (xscope_constructor  + 48) : bl      0x107 @5332
tile[0]@0- -DI A-.----00040b2c (xscope_tx_int       +  0) : nop      @5337
tile[0]@0- -DI A-.----00040b2e (xscope_tx_int       +  2) : dualentsp 0x4 S[0x7ff58] @5337
tile[0]@0- -DI A-.----00040b30 (xscope_tx_int       +  4) : add     r4(0xc2030000), r0(0xc2030000), 0x0 @5347
tile[0]@0- -DI A-.----00040b32 (xscope_tx_int       +  6) : stw     r4(0x8002), sp[0x2] S[0x7ff50] @5347
tile[0]@0- -DI A-.----00040b34 (xscope_tx_int       +  8) : zext    r0(0x0), 0x8 @5352
tile[0]@0- -DI A-.----00040b36 (xscope_tx_int       +  a) : nop      @5352
tile[0]@0- -DI A-.----00040b38 (xscope_tx_int       +  c) : bl      0x3f0 @5357
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5362
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5367
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5372
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5377
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5382
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @5387
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5392
tile[0]@0- -DI A-.----00040b3c (xscope_tx_int       + 10) : shr     r0(0xc20300), r4(0xc2030000), 0x8 @5397
tile[0]@0- -DI A-.----00040b3e (xscope_tx_int       + 12) : nop      @5397
tile[0]@0- -DI A-.----00040b40 (xscope_tx_int       + 14) : zext    r0(0x0), 0x8 @5402
tile[0]@0- -DI A-.----00040b42 (xscope_tx_int       + 16) : nop      @5402
tile[0]@0- -DI A-.----00040b44 (xscope_tx_int       + 18) : bl      0x3ed @5407
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5412
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5417
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5422
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5427
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5432
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @5437
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5442
tile[0]@0- -DI A-.----00040b48 (xscope_tx_int       + 1c) : shr     r0(0xc203), r4(0xc2030000), 0x10 @5447
tile[0]@0- -DI A-.----00040b4a (xscope_tx_int       + 1e) : nop      @5447
tile[0]@0- -DI A-.----00040b4c (xscope_tx_int       + 20) : zext    r0(0x3), 0x8 @5452
tile[0]@0- -DI A-.----00040b4e (xscope_tx_int       + 22) : nop      @5452
tile[0]@0- -DI A-.----00040b50 (xscope_tx_int       + 24) : bl      0x3ea @5457
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5462
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5467
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5472
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5477
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5482
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x3) @5487
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5492
tile[0]@0- -DI A-.----00040b54 (xscope_tx_int       + 28) : shr     r0(0xc2), r4(0xc2030000), 0x18 @5497
tile[0]@0- -DI A-.----00040b56 (xscope_tx_int       + 2a) : nop      @5497
tile[0]@0- -DI A-.----00040b58 (xscope_tx_int       + 2c) : bl      0x3e8 @5502
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5507
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5512
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5517
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5522
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5527
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0xc2) @5532
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5537
tile[0]@0- -DI A-.----00040b5c (xscope_tx_int       + 30) : nop      @5542
tile[0]@0- -DI A-.----00040b5e (xscope_tx_int       + 32) : ldw     r4(0x8002), sp[0x2] L[0x7ff50] @5542
tile[0]@0- -DI A-.----00040b60 (xscope_tx_int       + 34) : nop      @5552
tile[0]@0- -DI A-.----00040b62 (xscope_tx_int       + 36) : retsp   0x4 L[0x7ff58] @5552
tile[0]@0- -DI A-.----00040710 (xscope_constructor  + 4c) : bl      0x114 @5562
tile[0]@0- -DI A-.----00040b64 (xscope_tx_end       +  0) : nop      @5567
tile[0]@0- -DI A-.----00040b66 (xscope_tx_end       +  2) : dualentsp 0x2 S[0x7ff58] @5567
tile[0]@0- -DI A-.----00040b68 (xscope_tx_end       +  4) : bl      0x3f9 @5572
tile[0]@0- -DI A-.----00041b50 (xscope_xlink_put_ct +  0) : entsp   0x0 S[0x4322c] @5577
tile[0]@0- -SI A-.----00041b54 (xscope_xlink_put_ct +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5582
tile[0]@0- -SI A-.----00041b58 (xscope_xlink_put_ct +  8) : bf      r1(0x1), 0x4 @5587
tile[0]@0- -SI A-.----00041b5a (xscope_xlink_put_ct +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5592
tile[0]@0- -SI A-.----00041b5e (xscope_xlink_put_ct +  e) : bf      r2(0x80020102), 0x1 @5597
tile[0]@0- -SI A-.----00041b60 (xscope_xlink_put_ct + 10) : outct   res[r2(0x80020102)], 0x1 @5602
tile[0]@0- -SI A-.----00041b62 (xscope_xlink_put_ct_ret+  0) : retsp   0x0 L[0x4322c] @5607
tile[0]@0- -DI A-.----00040b6c (xscope_tx_end       +  8) : nop      @5612
tile[0]@0- -DI A-.----00040b6e (xscope_tx_end       +  a) : retsp   0x2 L[0x7ff58] @5612
tile[0]@0- -DI A-.----00040714 (xscope_constructor  + 50) : bl      -0x17 @5622
tile[0]@0- -DI A-.----000406bc (xscope_user_init    +  0) : nop      @5627
tile[0]@0- -DI A-.----000406be (xscope_user_init    +  2) : dualentsp 0x0 S[0x7ff58] @5627
tile[0]@0- -DI A-.----000406c0 (xscope_user_init    +  4) : nop      @5632
tile[0]@0- -DI A-.----000406c2 (xscope_user_init    +  6) : retsp   0x0 L[0x7ff58] @5632
tile[0]@0- -DI A-.----00040718 (xscope_constructor  + 54) : ldw     r0(0x1), dp[0x30a] L[0x43230] @5637
tile[0]@0- -DI A-.----0004071c (xscope_constructor  + 58) : bf      r0(0x1), 0xa @5642
tile[0]@0- -DI A-.----00040720 (xscope_constructor  + 5c) : ldc     r1(0x27), 0x27 @5652
tile[0]@0- -DI A-.----00040722 (xscope_constructor  + 5e) : nop      @5652
tile[0]@0- -DI A-.----00040724 (xscope_constructor  + 60) : ldw     r2(0x11223344), cp[0x15] L[0x4256c] @5657
tile[0]@0- -DI A-.----00040728 (xscope_constructor  + 64) : add     r0(0x8002), r4(0x8002), 0x0 @5662
tile[0]@0- -DI A-.----0004072a (xscope_constructor  + 66) : nop      @5662
tile[0]@0- -DI A-.----0004072c (xscope_constructor  + 68) : bl      0xc7 @5667
tile[0]@0- -DI A-.----00040a4c (write_pswitch_reg   +  0) : entsp   0x0 S[0x4256c] @5672
tile[0]@0- -SI A-.----00040a50 (write_pswitch_reg   +  4) : ldc     r3(0xc20c), 0xc20c @5677
tile[0]@0- -SI A-.----00040a54 (write_pswitch_reg   +  8) : ldc     r11(0x1), 0x1 @5682
tile[0]@0- -SI A-.----00040a56 (write_pswitch_reg   +  a) : bu      0x1 @5687
tile[0]@0- -SI A-.----00040a5c (write_switch_reg    +  0) : entsp   0x0 S[0x4256c] @5692
tile[0]@0- -SI A-.----00040a60 (write_switch_reg    +  4) : stw     r4(0x8002), sp[0x0] S[0x7ff58] @5697
tile[0]@0- -SI A-.----00040a62 (write_switch_reg    +  6) : shr     r4(0x0), r0(0x8002), 0x10 @5702
tile[0]@0- -SI A-.----00040a64 (write_switch_reg    +  8) : bt      r4(0x0), 0x1e @5707
tile[0]@0- -SI A-.----00040a66 (write_switch_reg    +  a) : shr     r4(0x0), r1(0x27), 0x10 @5712
tile[0]@0- -SI A-.----00040a68 (write_switch_reg    +  c) : bt      r4(0x0), 0x1c @5717
tile[0]@0- -SI A-.----00040a6a (write_switch_reg    +  e) : shl     r0(0x80020000), r0(0x8002), 0x10 @5722
tile[0]@0- -SI A-.----00040a6c (write_switch_reg    + 10) : or      r0(0x8002c20c), r0(0x80020000), r3(0xc20c) @5727
tile[0]@0- -SI A-.----00040a6e (write_switch_reg    + 12) : getr    r4(0x80020202), 0x2 @5732
tile[0]@0- -SI A-.----00040a70 (write_switch_reg    + 14) : setd    res[r4(0x80020202)], r0(0x8002c20c) @5737
tile[0]@0- -SI A-.----00040a72 (write_switch_reg    + 16) : ldc     r3(0xc0), 0xc0 @5742
tile[0]@0- -SI A-.----00040a76 (write_switch_reg    + 1a) : outct   res[r4(0x80020202)], r3(0xc0) @5747
tile[0]@0- -SI A-.----00040a78 (write_switch_reg    + 1c) : bf      r11(0x1), 0x3 @5752
tile[0]@0- -SI A-.----00040a7a (write_switch_reg    + 1e) : shr     r0(0x800202), r4(0x80020202), 0x8 @5757
tile[0]@0- -SI A-.----00040a7c (write_switch_reg    + 20) : shl     r0(0x80020200), r0(0x800202), 0x8 @5762
tile[0]@0- -SI A-.----00040a7e (write_switch_reg    + 22) : bu      0x4 @5767
tile[0]@0- -SI A-.----00040a88 (write_switch_reg_send+  0) : shr     r3(0x0), r1(0x27), 0x8 @5772
tile[0]@0- -SI A-.----00040a8a (write_switch_reg_send+  2) : or      r0(0x80020200), r0(0x80020200), r3(0x0) @5777
tile[0]@0- -SI A-.----00040a8c (write_switch_reg_send+  4) : out     res[r4(0x80020202)], r0(0x80020200) @5782
tile[0]@0- -SI A-.----00040a8e (write_switch_reg_send+  6) : outt    res[r4(0x80020202)], r1(0x27) @5787
tile[0]@0- -SI A-.----00040a90 (write_switch_reg_send+  8) : out     res[r4(0x80020202)], r2(0x11223344) @5792
tile[0]@0- -SI A-.----00040a92 (write_switch_reg_send+  a) : outct   res[r4(0x80020202)], 0x1 @5797
tile[0]@0- -SI A-.----00040a94 (write_switch_reg_send+  c) : bf      r11(0x1), 0x9 @5802
tile[0]@0- -SI A-.----00040a96 (write_switch_reg_send+  e) : inct    r0(0x3), res[r4(0x80020202)] @5807
tile[0]@0- -SI A-.----00040a98 (write_switch_reg_send+ 10) : eq      r0(0x1), r0(0x3), 0x3 @5812
tile[0]@0- -SI A-.----00040a9a (write_switch_reg_send+ 12) : chkct   res[r4(0x80020202)], 0x1 @5817
tile[0]@0- -SI A-.----00040a9c (write_switch_reg_send+ 14) : freer   res[r4(0x80020202)] @5822
tile[0]@0- -SI A-.----00040a9e (write_switch_reg_send+ 16) : ldw     r4(0x8002), sp[0x0] L[0x7ff58] @5827
tile[0]@0- -SI A-.----00040aa0 (write_switch_reg_send+ 18) : retsp   0x0 L[0x7ff58] @5832
tile[0]@0- -DI A-.----00040730 (xscope_constructor  + 6c) : mkmsk   r4(0x1), 0x1 @5837
tile[0]@0- -DI A-.----00040732 (xscope_constructor  + 6e) : nop      @5837
tile[0]@0- -DI A-.----00040734 (xscope_constructor  + 70) : bu      0x5 @5842
tile[0]@0- -DI A-.----0004074c (xscope_constructor  + 88) : ldc     r0(0xcb), 0xcb @5847
tile[0]@0- -DI A-.----00040750 (xscope_constructor  + 8c) : bl      0xf3 @5852
tile[0]@0- -DI A-.----00040b20 (xscope_tx_char      +  0) : nop      @5857
tile[0]@0- -DI A-.----00040b22 (xscope_tx_char      +  2) : dualentsp 0x2 S[0x7ff58] @5857
tile[0]@0- -DI A-.----00040b24 (xscope_tx_char      +  4) : bl      0x3f5 @5862
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x7ff58] @5867
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5872
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5877
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5882
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5887
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0xcb) @5892
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5897
tile[0]@0- -DI A-.----00040b28 (xscope_tx_char      +  8) : nop      @5902
tile[0]@0- -DI A-.----00040b2a (xscope_tx_char      +  a) : retsp   0x2 L[0x7ff58] @5902
tile[0]@0- -DI A-.----00040754 (xscope_constructor  + 90) : add     r0(0x2800000), r5(0x2800000), 0x0 @5912
tile[0]@0- -DI A-.----00040756 (xscope_constructor  + 92) : nop      @5912
tile[0]@0- -DI A-.----00040758 (xscope_constructor  + 94) : bl      0xf4 @5917
tile[0]@0- -DI A-.----00040b2c (xscope_tx_int       +  0) : nop      @5922
tile[0]@0- -DI A-.----00040b2e (xscope_tx_int       +  2) : dualentsp 0x4 S[0x7ff58] @5922
tile[0]@0- -DI A-.----00040b30 (xscope_tx_int       +  4) : add     r4(0x2800000), r0(0x2800000), 0x0 @5932
tile[0]@0- -DI A-.----00040b32 (xscope_tx_int       +  6) : stw     r4(0x1), sp[0x2] S[0x7ff50] @5932
tile[0]@0- -DI A-.----00040b34 (xscope_tx_int       +  8) : zext    r0(0x0), 0x8 @5937
tile[0]@0- -DI A-.----00040b36 (xscope_tx_int       +  a) : nop      @5937
tile[0]@0- -DI A-.----00040b38 (xscope_tx_int       +  c) : bl      0x3f0 @5942
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5947
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @5952
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @5957
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @5962
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @5967
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @5972
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @5977
tile[0]@0- -DI A-.----00040b3c (xscope_tx_int       + 10) : shr     r0(0x28000), r4(0x2800000), 0x8 @5982
tile[0]@0- -DI A-.----00040b3e (xscope_tx_int       + 12) : nop      @5982
tile[0]@0- -DI A-.----00040b40 (xscope_tx_int       + 14) : zext    r0(0x0), 0x8 @5987
tile[0]@0- -DI A-.----00040b42 (xscope_tx_int       + 16) : nop      @5987
tile[0]@0- -DI A-.----00040b44 (xscope_tx_int       + 18) : bl      0x3ed @5992
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @5997
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6002
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6007
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6012
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6017
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6022
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6027
tile[0]@0- -DI A-.----00040b48 (xscope_tx_int       + 1c) : shr     r0(0x280), r4(0x2800000), 0x10 @6032
tile[0]@0- -DI A-.----00040b4a (xscope_tx_int       + 1e) : nop      @6032
tile[0]@0- -DI A-.----00040b4c (xscope_tx_int       + 20) : zext    r0(0x80), 0x8 @6037
tile[0]@0- -DI A-.----00040b4e (xscope_tx_int       + 22) : nop      @6037
tile[0]@0- -DI A-.----00040b50 (xscope_tx_int       + 24) : bl      0x3ea @6042
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6047
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6052
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6057
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6062
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6067
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x80) @6072
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6077
tile[0]@0- -DI A-.----00040b54 (xscope_tx_int       + 28) : shr     r0(0x2), r4(0x2800000), 0x18 @6082
tile[0]@0- -DI A-.----00040b56 (xscope_tx_int       + 2a) : nop      @6082
tile[0]@0- -DI A-.----00040b58 (xscope_tx_int       + 2c) : bl      0x3e8 @6087
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6092
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6097
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6102
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6107
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6112
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x2) @6117
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6122
tile[0]@0- -DI A-.----00040b5c (xscope_tx_int       + 30) : nop      @6127
tile[0]@0- -DI A-.----00040b5e (xscope_tx_int       + 32) : ldw     r4(0x1), sp[0x2] L[0x7ff50] @6127
tile[0]@0- -DI A-.----00040b60 (xscope_tx_int       + 34) : nop      @6137
tile[0]@0- -DI A-.----00040b62 (xscope_tx_int       + 36) : retsp   0x4 L[0x7ff58] @6137
tile[0]@0- -DI A-.----0004075c (xscope_constructor  + 98) : ldc     r0(0x0), 0x0 @6147
tile[0]@0- -DI A-.----0004075e (xscope_constructor  + 9a) : nop      @6147
tile[0]@0- -DI A-.----00040760 (xscope_constructor  + 9c) : bl      0xf2 @6152
tile[0]@0- -DI A-.----00040b2c (xscope_tx_int       +  0) : nop      @6157
tile[0]@0- -DI A-.----00040b2e (xscope_tx_int       +  2) : dualentsp 0x4 S[0x7ff58] @6157
tile[0]@0- -DI A-.----00040b30 (xscope_tx_int       +  4) : add     r4(0x0), r0(0x0), 0x0 @6167
tile[0]@0- -DI A-.----00040b32 (xscope_tx_int       +  6) : stw     r4(0x1), sp[0x2] S[0x7ff50] @6167
tile[0]@0- -DI A-.----00040b34 (xscope_tx_int       +  8) : zext    r0(0x0), 0x8 @6172
tile[0]@0- -DI A-.----00040b36 (xscope_tx_int       +  a) : nop      @6172
tile[0]@0- -DI A-.----00040b38 (xscope_tx_int       +  c) : bl      0x3f0 @6177
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6182
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6187
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6192
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6197
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6202
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6207
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6212
tile[0]@0- -DI A-.----00040b3c (xscope_tx_int       + 10) : shr     r0(0x0), r4(0x0), 0x8 @6217
tile[0]@0- -DI A-.----00040b3e (xscope_tx_int       + 12) : nop      @6217
tile[0]@0- -DI A-.----00040b40 (xscope_tx_int       + 14) : zext    r0(0x0), 0x8 @6222
tile[0]@0- -DI A-.----00040b42 (xscope_tx_int       + 16) : nop      @6222
tile[0]@0- -DI A-.----00040b44 (xscope_tx_int       + 18) : bl      0x3ed @6227
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6232
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6237
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6242
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6247
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6252
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6257
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6262
tile[0]@0- -DI A-.----00040b48 (xscope_tx_int       + 1c) : shr     r0(0x0), r4(0x0), 0x10 @6267
tile[0]@0- -DI A-.----00040b4a (xscope_tx_int       + 1e) : nop      @6267
tile[0]@0- -DI A-.----00040b4c (xscope_tx_int       + 20) : zext    r0(0x0), 0x8 @6272
tile[0]@0- -DI A-.----00040b4e (xscope_tx_int       + 22) : nop      @6272
tile[0]@0- -DI A-.----00040b50 (xscope_tx_int       + 24) : bl      0x3ea @6277
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6282
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6287
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6292
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6297
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6302
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6307
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6312
tile[0]@0- -DI A-.----00040b54 (xscope_tx_int       + 28) : shr     r0(0x0), r4(0x0), 0x18 @6317
tile[0]@0- -DI A-.----00040b56 (xscope_tx_int       + 2a) : nop      @6317
tile[0]@0- -DI A-.----00040b58 (xscope_tx_int       + 2c) : bl      0x3e8 @6322
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6327
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6332
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6337
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6342
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6347
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6352
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6357
tile[0]@0- -DI A-.----00040b5c (xscope_tx_int       + 30) : nop      @6362
tile[0]@0- -DI A-.----00040b5e (xscope_tx_int       + 32) : ldw     r4(0x1), sp[0x2] L[0x7ff50] @6362
tile[0]@0- -DI A-.----00040b60 (xscope_tx_int       + 34) : nop      @6372
tile[0]@0- -DI A-.----00040b62 (xscope_tx_int       + 36) : retsp   0x4 L[0x7ff58] @6372
tile[0]@0- -DI A-.----00040764 (xscope_constructor  + a0) : ldw     r0(0x1000000), cp[0x14] L[0x42568] @6382
tile[0]@0- -DI A-.----00040768 (xscope_constructor  + a4) : bl      0xf0 @6387
tile[0]@0- -DI A-.----00040b2c (xscope_tx_int       +  0) : nop      @6392
tile[0]@0- -DI A-.----00040b2e (xscope_tx_int       +  2) : dualentsp 0x4 S[0x7ff58] @6392
tile[0]@0- -DI A-.----00040b30 (xscope_tx_int       +  4) : add     r4(0x1000000), r0(0x1000000), 0x0 @6402
tile[0]@0- -DI A-.----00040b32 (xscope_tx_int       +  6) : stw     r4(0x1), sp[0x2] S[0x7ff50] @6402
tile[0]@0- -DI A-.----00040b34 (xscope_tx_int       +  8) : zext    r0(0x0), 0x8 @6407
tile[0]@0- -DI A-.----00040b36 (xscope_tx_int       +  a) : nop      @6407
tile[0]@0- -DI A-.----00040b38 (xscope_tx_int       +  c) : bl      0x3f0 @6412
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x42568] @6417
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6422
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6427
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6432
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6437
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6442
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6447
tile[0]@0- -DI A-.----00040b3c (xscope_tx_int       + 10) : shr     r0(0x10000), r4(0x1000000), 0x8 @6452
tile[0]@0- -DI A-.----00040b3e (xscope_tx_int       + 12) : nop      @6452
tile[0]@0- -DI A-.----00040b40 (xscope_tx_int       + 14) : zext    r0(0x0), 0x8 @6457
tile[0]@0- -DI A-.----00040b42 (xscope_tx_int       + 16) : nop      @6457
tile[0]@0- -DI A-.----00040b44 (xscope_tx_int       + 18) : bl      0x3ed @6462
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6467
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6472
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6477
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6482
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6487
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6492
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6497
tile[0]@0- -DI A-.----00040b48 (xscope_tx_int       + 1c) : shr     r0(0x100), r4(0x1000000), 0x10 @6502
tile[0]@0- -DI A-.----00040b4a (xscope_tx_int       + 1e) : nop      @6502
tile[0]@0- -DI A-.----00040b4c (xscope_tx_int       + 20) : zext    r0(0x0), 0x8 @6507
tile[0]@0- -DI A-.----00040b4e (xscope_tx_int       + 22) : nop      @6507
tile[0]@0- -DI A-.----00040b50 (xscope_tx_int       + 24) : bl      0x3ea @6512
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6517
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6522
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6527
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6532
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6537
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x0) @6542
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6547
tile[0]@0- -DI A-.----00040b54 (xscope_tx_int       + 28) : shr     r0(0x1), r4(0x1000000), 0x18 @6552
tile[0]@0- -DI A-.----00040b56 (xscope_tx_int       + 2a) : nop      @6552
tile[0]@0- -DI A-.----00040b58 (xscope_tx_int       + 2c) : bl      0x3e8 @6557
tile[0]@0- -DI A-.----00041afc (xscope_xlink_put_ch +  0) : entsp   0x0 S[0x4322c] @6562
tile[0]@0- -SI A-.----00041b00 (xscope_xlink_put_ch +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6567
tile[0]@0- -SI A-.----00041b04 (xscope_xlink_put_ch +  8) : bf      r1(0x1), 0xb @6572
tile[0]@0- -SI A-.----00041b06 (xscope_xlink_put_ch +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6577
tile[0]@0- -SI A-.----00041b0a (xscope_xlink_put_ch +  e) : bt      r2(0x80020102), 0x7 @6582
tile[0]@0- -SI A-.----00041b1a (xscope_xlink_outt   +  0) : outt    res[r2(0x80020102)], r0(0x1) @6587
tile[0]@0- -SI A-.----00041b1c (xscope_xlink_put_ch_ret+  0) : retsp   0x0 L[0x4322c] @6592
tile[0]@0- -DI A-.----00040b5c (xscope_tx_int       + 30) : nop      @6597
tile[0]@0- -DI A-.----00040b5e (xscope_tx_int       + 32) : ldw     r4(0x1), sp[0x2] L[0x7ff50] @6597
tile[0]@0- -DI A-.----00040b60 (xscope_tx_int       + 34) : nop      @6607
tile[0]@0- -DI A-.----00040b62 (xscope_tx_int       + 36) : retsp   0x4 L[0x7ff58] @6607
tile[0]@0- -DI A-.----0004076c (xscope_constructor  + a8) : bl      0xfd @6617
tile[0]@0- -DI A-.----00040b64 (xscope_tx_end       +  0) : nop      @6622
tile[0]@0- -DI A-.----00040b66 (xscope_tx_end       +  2) : dualentsp 0x2 S[0x7ff58] @6622
tile[0]@0- -DI A-.----00040b68 (xscope_tx_end       +  4) : bl      0x3f9 @6627
tile[0]@0- -DI A-.----00041b50 (xscope_xlink_put_ct +  0) : entsp   0x0 S[0x4322c] @6632
tile[0]@0- -SI A-.----00041b54 (xscope_xlink_put_ct +  4) : ldw     r1(0x1), dp[0x30a] L[0x43230] @6637
tile[0]@0- -SI A-.----00041b58 (xscope_xlink_put_ct +  8) : bf      r1(0x1), 0x4 @6642
tile[0]@0- -SI A-.----00041b5a (xscope_xlink_put_ct +  a) : ldw     r2(0x80020102), dp[0x309] L[0x4322c] @6647
tile[0]@0- -SI A-.----00041b5e (xscope_xlink_put_ct +  e) : bf      r2(0x80020102), 0x1 @6652
tile[0]@0- -SI A-.----00041b60 (xscope_xlink_put_ct + 10) : outct   res[r2(0x80020102)], 0x1 @6657
tile[0]@0- -SI A-.----00041b62 (xscope_xlink_put_ct_ret+  0) : retsp   0x0 L[0x4322c] @6662
tile[0]@0- -DI A-.----00040b6c (xscope_tx_end       +  8) : nop      @6667
tile[0]@0- -DI A-.----00040b6e (xscope_tx_end       +  a) : retsp   0x2 L[0x7ff58] @6667
tile[0]@0- -DI A-.----00040770 (xscope_constructor  + ac) : bl      0x103 @6677
tile[0]@0- -DI A-.----00040b80 (xscope_tx_deinit    +  0) : nop      @6682
tile[0]@0- -DI A-.----00040b82 (xscope_tx_deinit    +  2) : dualentsp 0x2 S[0x7ff58] @6682
tile[0]@0- -DI A-.----00040b84 (xscope_tx_deinit    +  4) : bl      0x3ec @6687
tile[0]@0- -DI A-.----00041b38 (xscope_xlink_deinit +  0) : entsp   0x0 S[0x4322c] @6692
tile[0]@0- -SI A-.----00041b3c (xscope_xlink_deinit +  4) : ldw     r1(0x80020102), dp[0x309] L[0x4322c] @6697
tile[0]@0- -SI A-.----00041b40 (xscope_xlink_deinit +  8) : bf      r1(0x80020102), -0x14 @6702
tile[0]@0- -SI A-.----00041b44 (xscope_xlink_deinit +  c) : freer   res[r1(0x80020102)] @6707
tile[0]@0- -SI A-.----00041b46 (xscope_xlink_deinit +  e) : ldc     r2(0x0), 0x0 @6712
tile[0]@0- -SI A-.----00041b48 (xscope_xlink_deinit + 10) : stw     r2(0x0), dp[0x309] S[0x4322c] @6717
tile[0]@0- -SI A-.----00041b4c (xscope_xlink_deinit + 14) : retsp   0x0 L[0x4322c] @6722
tile[0]@0- -DI A-.----00040b88 (xscope_tx_deinit    +  8) : nop      @6727
tile[0]@0- -DI A-.----00040b8a (xscope_tx_deinit    +  a) : retsp   0x2 L[0x7ff58] @6727
tile[0]@0- -DI A-.----00040774 (xscope_constructor  + b0) : ldw     r0(0x1), dp[0x30a] L[0x43230] @6737
tile[0]@0- -DI A-.----00040778 (xscope_constructor  + b4) : bf      r0(0x1), 0x4 @6742
tile[0]@0- -DI A-.----0004077c (xscope_constructor  + b8) : bf      r4(0x1), 0x3 @6747
tile[0]@0- -DI A-.----00040780 (xscope_constructor  + bc) : ldc     r0(0x270b), 0x270b @6757
tile[0]@0- -DI A-.----00040784 (xscope_constructor  + c0) : get     r1(0x0), ps[r0(0x270b)] @6762
tile[0]@0- -DI A-.----00040788 (xscope_constructor  + c4) : bt      r1(0x0), -0x2 @6767
tile[0]@0- -DI A-.----0004078c (xscope_constructor  + c8) : ldc     r0(0x3e8), 0x3e8 @6772
tile[0]@0- -DI A-.----00040790 (xscope_constructor  + cc) : bl      0xce @6777
tile[0]@0- -DI A-.----00040acc (xscope_wait         +  0) : getr    r1(0x101), 0x1 @6782
tile[0]@0- -DI A-.----00040ace (xscope_wait         +  2) : dualentsp 0x0 S[0x7ff58] @6782
tile[0]@0- -DI A-.----00040ad0 (xscope_wait         +  4) : gettime r2(0x54d) @6787
tile[0]@0- -DI A-.----00040ad2 (xscope_wait         +  6) : nop      @6787
tile[0]@0- -DI A-.----00040ad4 (xscope_wait         +  8) : add     r0(0x935), r2(0x54d), r0(0x3e8) @6792
tile[0]@0- -DI A-.----00040ad6 (xscope_wait         +  a) : nop      @6792
tile[0]@0- -DI A-.----00040ad8 (xscope_wait         +  c) : setd    res[r1(0x101)], r0(0x935) @6797
tile[0]@0- -DI A-.----00040ada (xscope_wait         +  e) : nop      @6797
tile[0]@0- -DI A-.----00040adc (xscope_wait         + 10) : setc    res[r1(0x101)], 0x9 @6802
tile[0]@0- -DI A-.----00040ade (xscope_wait         + 12) : nop      @6802
tile[0]@0-P-DI A-.----00040ae0 (xscope_wait         + 14) : in      r0(0x0), res[r1(0x101)] @6807
tile[0]@0-P-DI A-.----00040ae2 (xscope_wait         + 16) : nop      @6807
tile[0]@0- -DI A-.----00040ae0 (xscope_wait         + 14) : in      r0(0x936), res[r1(0x101)] @11794
tile[0]@0- -DI A-.----00040ae2 (xscope_wait         + 16) : nop      @11794
tile[0]@0- -DI A-.----00040ae4 (xscope_wait         + 18) : freer   res[r1(0x101)] @11799
tile[0]@0- -DI A-.----00040ae6 (xscope_wait         + 1a) : retsp   0x0 L[0x7ff58] @11799
tile[0]@0- -DI A-.----00040794 (xscope_constructor  + d0) : bl      0xdb @11804
tile[0]@0- -DI A-.----00040b04 (xscope_stop_ref_clock+  0) : nop      @11809
tile[0]@0- -DI A-.----00040b06 (xscope_stop_ref_clock+  2) : dualentsp 0x0 S[0x7ff58] @11809
tile[0]@0- -DI A-.----00040b08 (xscope_stop_ref_clock+  4) : ldw     r1(0x6), dp[0x312] L[0x43250] @11814
tile[0]@0- -DI A-.----00040b0c (xscope_stop_ref_clock+  8) : mkmsk   r0(0x7), 0x3 @11819
tile[0]@0- -DI A-.----00040b0e (xscope_stop_ref_clock+  a) : nop      @11819
tile[0]@0-P-DI A-.----00040b10 (xscope_stop_ref_clock+  c) : setc    res[r1(0x6)], r0(0x7) @11824
tile[0]@0- -DI A-.----00040b10 (xscope_stop_ref_clock+  c) : setc    res[r1(0x6)], r0(0x7) @11830
tile[0]@0- -DI A-.----00040b14 (xscope_stop_ref_clock+ 10) : ldc     r0(0x0), 0x0 @11835
tile[0]@0- -DI A-.----00040b16 (xscope_stop_ref_clock+ 12) : nop      @11835
tile[0]@0- -DI A-.----00040b18 (xscope_stop_ref_clock+ 14) : setc    res[r1(0x6)], r0(0x0) @11840
tile[0]@0- -DI A-.----00040b1c (xscope_stop_ref_clock+ 18) : nop      @11845
tile[0]@0- -DI A-.----00040b1e (xscope_stop_ref_clock+ 1a) : retsp   0x0 L[0x7ff58] @11845
tile[0]@0- -DI A-.----00040798 (xscope_constructor  + d4) : nop      @11850
tile[0]@0- -DI A-.----0004079a (xscope_constructor  + d6) : ldw     r6(0x88), sp[0x4] L[0x7ff68] @11850
tile[0]@0- -DI A-.----0004079c (xscope_constructor  + d8) : ldd     r5(0x42604), r4(0x0), sp[0x1] L[0x7ff60] @11855
tile[0]@0- -DI A-.----000407a0 (xscope_constructor  + dc) : nop      @11865
tile[0]@0- -DI A-.----000407a2 (xscope_constructor  + de) : retsp   0x6 L[0x7ff70] @11865
tile[0]@0- -SI A-.----000424b0 (do_ctors_loop       +  6) : bt      r4(0x0), -0x4 @11875
tile[0]@0- -SI A-.----000424b2 (do_ctors_end        +  0) : retsp   0x2 L[0x7ff78] @11880
tile[0]@0- -SI A-.----00040050 (_start              + 50) : ldc     r11(0x6), 0x6 @11890
tile[0]@0- -SI A-.----00040054 (_start              + 54) : setc    res[r11(0x6)], 0x8 @11895
tile[0]@0- -SI A-.----00040056 (_start              + 56) : setc    res[r11(0x6)], 0xf @11900
tile[0]@0- -SI A-.----00040058 (_start              + 58) : ldc     r0(0x0), 0x0 @11905
tile[0]@0- -SI A-.----0004005a (_start              + 5a) : stw     r0(0x0), sp[0x1] S[0x7ff7c] @11910
tile[0]@0- -SI A-.----0004005c (_start              + 5c) : ldc     r1(0x0), 0x0 @11915
tile[0]@0- -SI A-.----00040060 (_start              + 60) : bf      r1(0x0), 0x8 @11920
tile[0]@0- -SI A-.----00040072 (_start              + 72) : ldaw    r1(0x7ff7c), sp[0x1] @11925
tile[0]@0- -SI A-.----00040074 (_start              + 74) : bl      0x88 @11930
tile[0]@0- -SI A-.----00040188 (main                +  0) : getr    r0(0x80020102), 0x2 @11935
tile[0]@0- -SI A-.----0004018a (main                +  2) : dualentsp 0xc S[0x7ff78] @11940
tile[0]@0- -DI A-.----0004018c (main                +  4) : getr    r1(0x80020202), 0x2 @11945
tile[0]@0- -DI A-.----0004018e (main                +  6) : nop      @11945
tile[0]@0- -DI A-.----00040190 (main                +  8) : setd    res[r0(0x80020102)], r1(0x80020202) @11950
tile[0]@0- -DI A-.----00040192 (main                +  a) : nop      @11950
tile[0]@0- -DI A-.----00040194 (main                +  c) : setd    res[r1(0x80020202)], r0(0x80020102) @11955
tile[0]@0- -DI A-.----00040196 (main                +  e) : stw     r0(0x80020102), sp[0x1] S[0x7ff4c] @11955
tile[0]@0- -DI A-.----00040198 (main                + 10) : getr    r0(0x80020302), 0x2 @11960
tile[0]@0- -DI A-.----0004019a (main                + 12) : stw     r1(0x80020202), sp[0x2] S[0x7ff50] @11960
tile[0]@0- -DI A-.----0004019c (main                + 14) : getr    r1(0x80020402), 0x2 @11965
tile[0]@0- -DI A-.----0004019e (main                + 16) : nop      @11965
tile[0]@0- -DI A-.----000401a0 (main                + 18) : setd    res[r0(0x80020302)], r1(0x80020402) @11970
tile[0]@0- -DI A-.----000401a2 (main                + 1a) : nop      @11970
tile[0]@0- -DI A-.----000401a4 (main                + 1c) : setd    res[r1(0x80020402)], r0(0x80020302) @11975
tile[0]@0- -DI A-.----000401a6 (main                + 1e) : stw     r0(0x80020302), sp[0x3] S[0x7ff54] @11975
tile[0]@0- -DI A-.----000401a8 (main                + 20) : getr    r0(0x80020502), 0x2 @11980
tile[0]@0- -DI A-.----000401aa (main                + 22) : stw     r1(0x80020402), sp[0x4] S[0x7ff58] @11980
tile[0]@0- -DI A-.----000401ac (main                + 24) : getr    r1(0x80020602), 0x2 @11985
tile[0]@0- -DI A-.----000401ae (main                + 26) : nop      @11985
tile[0]@0- -DI A-.----000401b0 (main                + 28) : setd    res[r0(0x80020502)], r1(0x80020602) @11990
tile[0]@0- -DI A-.----000401b2 (main                + 2a) : nop      @11990
tile[0]@0- -DI A-.----000401b4 (main                + 2c) : setd    res[r1(0x80020602)], r0(0x80020502) @11995
tile[0]@0- -DI A-.----000401b6 (main                + 2e) : stw     r0(0x80020502), sp[0x5] S[0x7ff5c] @11995
tile[0]@0- -DI A-.----000401b8 (main                + 30) : nop      @12000
tile[0]@0- -DI A-.----000401ba (main                + 32) : stw     r1(0x80020602), sp[0x6] S[0x7ff60] @12000
tile[0]@0- -DI A-.----000401bc (main                + 34) : ldaw    r1(0x43238), dp[0x30c] @12005
tile[0]@0- -DI A-.----000401c0 (main                + 38) : ldaw    r0(0x7ff4c), sp[0x1] @12010
tile[0]@0- -DI A-.----000401c2 (main                + 3a) : nop      @12010
tile[0]@0- -DI A-.----000401c4 (main                + 3c) : bl      0x1a3 @12015
tile[0]@0- -DI A-.----00040854 (__start_other_cores +  0) : entsp   0x4 S[0x7ff48] @12020
tile[0]@0- -SI A-.----00040858 (__start_other_cores +  4) : stw     r4(0x0), sp[0x1] S[0x7ff3c] @12025
tile[0]@0- -SI A-.----0004085a (__start_other_cores +  6) : stw     r5(0x42604), sp[0x2] S[0x7ff40] @12030
tile[0]@0- -SI A-.----0004085c (__start_other_cores +  8) : clre     @12035
tile[0]@0- -SI A-.----0004085e (__start_other_cores +  a) : getr    r5(0x3), 0x3 @12040
tile[0]@0- -SI A-.----00040860 (__start_other_cores +  c) : ldw     r4(0x40230), r1(0x43238)[0x0] L[0x43238] @12045
tile[0]@0- -SI A-.----00040862 (__start_other_cores +  e) : ldaw    r2(0x7ff38), sp[0x0] @12050
tile[0]@0- -SI A-.----00040864 (__start_other_cores + 10) : ldap    r11(0x40c80), 0x20c @12055
tile[0]@0- -SI A-.----00040868 (__start_other_cores + 14) : getst   r3(0x104), res[r5(0x3)] @12060
tile[0]@0- -SI A-s-.----0004086a (__start_other_cores + 16) : init    t[r3(0x104)]:pc, r11(0x40c80) @12065
tile[0]@0- -SI A-s-.----0004086e (__start_other_cores + 1a) : set     t[r3(0x104)]:r0(0x40c80), r0(0x7ff4c) @12070
tile[0]@0- -SI A-s-.----00040872 (__start_other_cores + 1e) : set     t[r3(0x104)]:r1(0x40c80), r4(0x40230) @12075
tile[0]@0- -SI A-s-.----00040876 (__start_other_cores + 22) : ldw     r4(0x17a), r1(0x43238)[0x1] L[0x4323c] @12080
tile[0]@0- -SI A-s-.----00040878 (__start_other_cores + 24) : add     r4(0x17b), r4(0x17a), 0x1 @12085
tile[0]@0- -SI A-s-.----0004087a (__start_other_cores + 26) : ldc     r11(0x1), 0x1 @12090
tile[0]@0- -SI A-s-.----0004087c (__start_other_cores + 28) : and     r11(0x1), r4(0x17b), r11(0x1) @12095
tile[0]@0- -SI A-s-.----0004087e (__start_other_cores + 2a) : add     r4(0x17c), r4(0x17b), r11(0x1) @12100
tile[0]@0- -SI A-s-.----00040880 (__start_other_cores + 2c) : shl     r4(0x5f0), r4(0x17c), 0x2 @12105
tile[0]@0- -SI A-s-.----00040882 (__start_other_cores + 2e) : sub     r2(0x7f948), r2(0x7ff38), r4(0x5f0) @12110
tile[0]@0- -SI A-s-.----00040884 (__start_other_cores + 30) : init    t[r3(0x104)]:sp, r2(0x7f948) @12115
tile[0]@0- -SI A-s-.----00040888 (__start_other_cores + 34) : add     r1(0x43240), r1(0x43238), 0x8 @12120
tile[0]@0- -SI A-s-.----0004088a (__start_other_cores + 36) : ldw     r4(0x40218), r1(0x43240)[0x0] L[0x43240] @12125
tile[0]@0- -SI A-s-.----0004088c (__start_other_cores + 38) : bt      r4(0x40218), -0x15 @12130
tile[0]@0- -SI A-s-.----00040864 (__start_other_cores + 10) : ldap    r11(0x40c80), 0x20c @12135
tile[0]@0- -SI A-s-.----00040868 (__start_other_cores + 14) : getst   r3(0x204), res[r5(0x3)] @12140
tile[0]@0- -SI A-s-s-.----0004086a (__start_other_cores + 16) : init    t[r3(0x204)]:pc, r11(0x40c80) @12145
tile[0]@0- -SI A-s-s-.----0004086e (__start_other_cores + 1a) : set     t[r3(0x204)]:r0(0x40c80), r0(0x7ff4c) @12150
tile[0]@0- -SI A-s-s-.----00040872 (__start_other_cores + 1e) : set     t[r3(0x204)]:r1(0x40c80), r4(0x40218) @12155
tile[0]@0- -SI A-s-s-.----00040876 (__start_other_cores + 22) : ldw     r4(0x0), r1(0x43240)[0x1] L[0x43244] @12160
tile[0]@0- -SI A-s-s-.----00040878 (__start_other_cores + 24) : add     r4(0x1), r4(0x0), 0x1 @12165
tile[0]@0- -SI A-s-s-.----0004087a (__start_other_cores + 26) : ldc     r11(0x1), 0x1 @12170
tile[0]@0- -SI A-s-s-.----0004087c (__start_other_cores + 28) : and     r11(0x1), r4(0x1), r11(0x1) @12175
tile[0]@0- -SI A-s-s-.----0004087e (__start_other_cores + 2a) : add     r4(0x2), r4(0x1), r11(0x1) @12180
tile[0]@0- -SI A-s-s-.----00040880 (__start_other_cores + 2c) : shl     r4(0x8), r4(0x2), 0x2 @12185
tile[0]@0- -SI A-s-s-.----00040882 (__start_other_cores + 2e) : sub     r2(0x7f940), r2(0x7f948), r4(0x8) @12190
tile[0]@0- -SI A-s-s-.----00040884 (__start_other_cores + 30) : init    t[r3(0x204)]:sp, r2(0x7f940) @12195
tile[0]@0- -SI A-s-s-.----00040888 (__start_other_cores + 34) : add     r1(0x43248), r1(0x43240), 0x8 @12200
tile[0]@0- -SI A-s-s-.----0004088a (__start_other_cores + 36) : ldw     r4(0x0), r1(0x43248)[0x0] L[0x43248] @12205
tile[0]@0- -SI A-s-s-.----0004088c (__start_other_cores + 38) : bt      r4(0x0), -0x15 @12210
tile[0]@0- -SI A-s-s-.----0004088e (__start_other_cores + 3a) : msync   res[r5(0x3)] @12215
tile[0]@0- -SI A-p-p-.----00040890 (__start_other_cores + 3c) : ldw     r11(0x4023c), r1(0x43248)[0x1] L[0x4324c] @12220
tile[0]@1- -SI p-A-p-.----.00040c80 (__start_core        +  0) : entsp   0x0 S[0x4324c] @12222
tile[0]@2- -SI p-p-A-.----..00040c80 (__start_core        +  0) : entsp   0x0 S[0x4324c] @12223
tile[0]@0- -SI A-p-p-.----00040892 (__start_other_cores + 3e) : bla     r11(0x4023c) @12225
tile[0]@1- -SI p-A-p-.----.00040c84 (__start_core        +  4) : add     r4(0x7ff4c), r0(0x7ff4c), 0x0 @12227
tile[0]@2- -SI p-p-A-.----..00040c84 (__start_core        +  4) : add     r4(0x7ff4c), r0(0x7ff4c), 0x0 @12228
tile[0]@0- -SI A-p-p-.----0004023c (main_task__Exit_2   +  0) : nop      @12230
tile[0]@1- -SI p-A-p-.----.00040c86 (__start_core        +  6) : add     r3(0x40230), r1(0x40230), 0x0 @12232
tile[0]@2- -SI p-p-A-.----..00040c86 (__start_core        +  6) : add     r3(0x40218), r1(0x40218), 0x0 @12233
tile[0]@0- -SI A-p-p-.----0004023e (main_task__Exit_2   +  2) : dualentsp 0xa S[0x7ff38] @12235
tile[0]@1- -SI p-A-p-.----.00040c88 (__start_core        +  8) : bl      -0x32a @12237
tile[0]@2- -SI p-p-A-.----..00040c88 (__start_core        +  8) : bl      -0x32a @12238
tile[0]@0- -DI A-p-p-.----00040240 (main_task__Exit_2   +  4) : std     r5(0x3), r4(0x0), sp[0x1] S[0x7ff18] @12240
tile[0]@1- -SI p-A-p-.----.00040638 (__init_threadlocal_timer+  0) : entsp   0x0 S[0x7ff18] @12242
tile[0]@2- -SI p-p-A-.----..00040638 (__init_threadlocal_timer+  0) : entsp   0x0 S[0x7ff18] @12243
tile[0]@0- -DI A-p-p-.----00040244 (main_task__Exit_2   +  8) : std     r7(0x0), r6(0x88), sp[0x2] S[0x7ff20] @12245
tile[0]@1- -SI p-A-p-.----.0004063c (__init_threadlocal_timer+  4) : getr    r2(0x101), 0x1 @12247
tile[0]@2- -SI p-p-A-.----..0004063c (__init_threadlocal_timer+  4) : getr    r2(0x201), 0x1 @12248
tile[0]@0- -DI A-p-p-.----00040248 (main_task__Exit_2   +  c) : std     r9(0x0), r8(0x0), sp[0x3] S[0x7ff28] @12250
tile[0]@1- -SI p-A-p-.----.0004063e (__init_threadlocal_timer+  6) : ldaw    r1(0x43208), dp[0x300] @12252
tile[0]@2- -SI p-p-A-.----..0004063e (__init_threadlocal_timer+  6) : ldaw    r1(0x43208), dp[0x300] @12253
tile[0]@0- -DI A-p-p-.----0004024c (main_task__Exit_2   + 10) : nop      @12255
tile[0]@0- -DI A-p-p-.----0004024e (main_task__Exit_2   + 12) : stw     r10(0x40000), sp[0x8] S[0x7ff30] @12255
tile[0]@1- -SI p-A-p-.----.00040642 (__init_threadlocal_timer+  a) : get     r11(0x1), id(0x1) @12257
tile[0]@2- -SI p-p-A-.----..00040642 (__init_threadlocal_timer+  a) : get     r11(0x2), id(0x2) @12258
tile[0]@1- -SI p-A-p-.----.00040644 (__init_threadlocal_timer+  c) : stw     r2(0x101), r1(0x43208)[r11(0x1)] S[0x4320c] @12262
tile[0]@2- -SI p-p-A-.----..00040644 (__init_threadlocal_timer+  c) : stw     r2(0x201), r1(0x43208)[r11(0x2)] S[0x43210] @12263
tile[0]@0- -DI A-p-p-.----00040250 (main_task__Exit_2   + 14) : ldc     r7(0x0), 0x0 @12265
tile[0]@0- -DI A-p-p-.----00040252 (main_task__Exit_2   + 16) : stw     r0(0x7ff4c), sp[0x1] S[0x7ff14] @12265
tile[0]@1- -SI p-A-p-.----.00040648 (__init_threadlocal_timer+ 10) : retsp   0x0 L[0x43210] @12267
tile[0]@2- -SI p-p-A-.----..00040648 (__init_threadlocal_timer+ 10) : retsp   0x0 L[0x43210] @12268
tile[0]@0- -DI A-p-p-.----00040254 (main_task__Exit_2   + 18) : nop      @12270
tile[0]@0- -DI A-p-p-.----00040256 (main_task__Exit_2   + 1a) : stw     r7(0x0), r0(0x7ff4c)[0x6] S[0x7ff64] @12270
tile[0]@1- -SI p-A-p-.----.00040c8c (__start_core        +  c) : add     r0(0x7ff4c), r4(0x7ff4c), 0x0 @12272
tile[0]@2- -SI p-p-A-.----..00040c8c (__start_core        +  c) : add     r0(0x7ff4c), r4(0x7ff4c), 0x0 @12273
tile[0]@0- -DI A-p-p-.----00040258 (main_task__Exit_2   + 1c) : nop      @12275
tile[0]@0- -DI A-p-p-.----0004025a (main_task__Exit_2   + 1e) : ldw     r8(0x80020202), r0(0x7ff4c)[0x1] L[0x7ff50] @12275
tile[0]@1- -SI p-A-p-.----.00040c8e (__start_core        +  e) : bla     r3(0x40230) @12277
tile[0]@2- -SI p-p-A-.----..00040c8e (__start_core        +  e) : bla     r3(0x40218) @12278
tile[0]@0- -DI A-p-p-.----0004025c (main_task__Exit_2   + 20) : ldc     r6(0x6), 0x6 @12280
tile[0]@0- -DI A-p-p-.----0004025e (main_task__Exit_2   + 22) : ldw     r9(0x80020402), r0(0x7ff4c)[0x3] L[0x7ff58] @12280
tile[0]@1- -SI p-A-p-.----.00040230 (main_task_1         +  0) : nop      @12282
tile[0]@2- -SI p-p-A-.----..00040218 (main_task_pdm_rx_debug_0+  0) : nop      @12283
tile[0]@1- -SI p-A-p-.----.00040232 (main_task_1         +  2) : dualentsp 0x0 S[0x43210] @12287
tile[0]@2- -SI p-p-A-.----..0004021a (main_task_pdm_rx_debug_0+  2) : dualentsp 0x2 S[0x7f940] @12288
tile[0]@0- -DI A-p-p-.----00040260 (main_task__Exit_2   + 24) : add     r10(0x6), r6(0x6), 0x0 @12290
tile[0]@0- -DI A-p-p-.----00040262 (main_task__Exit_2   + 26) : nop      @12290
tile[0]@1- -DI p-A-p-.----.00040234 (main_task_1         +  4) : mkmsk   r1(0xffffffff), 0x20 @12292
tile[0]@1- -DI p-A-p-.----.00040236 (main_task_1         +  6) : ldw     r0(0x80020602), r0(0x7ff4c)[0x5] L[0x7ff60] @12292
tile[0]@2- -DI p-p-A-.----..0004021c (main_task_pdm_rx_debug_0+  4) : nop      @12293
tile[0]@2- -DI p-p-A-.----..0004021e (main_task_pdm_rx_debug_0+  6) : ldw     r3(0x80020502), r0(0x7ff4c)[0x4] L[0x7ff5c] @12293
tile[0]@0-P-DI A-p-p-.----00040264 (main_task__Exit_2   + 28) : in      r4(0xffffffff), res[r8(0x80020202)] @12295
tile[0]@0-P-DI A-p-p-.----00040266 (main_task__Exit_2   + 2a) : nop      @12295
tile[0]@1- -DI w-A-p-.----.00040238 (main_task_1         +  8) : out     res[r0(0x80020602)], r1(0xffffffff) @12297
tile[0]@1- -DI w-A-p-.----.0004023a (main_task_1         +  a) : retsp   0x0 L[0x7ff5c] @12297
tile[0]@2- -DI w-p-A-.----..00040220 (main_task_pdm_rx_debug_0+  8) : nop      @12298
tile[0]@2- -DI w-p-A-.----..00040222 (main_task_pdm_rx_debug_0+  a) : ldw     r1(0x80020102), r0(0x7ff4c)[0x0] L[0x7ff4c] @12298
tile[0]@1- -SI w-A-p-.----.00040c90 (__start_core        + 10) : bl      -0x324 @12302
tile[0]@2- -DI w-p-A-.----..00040224 (main_task_pdm_rx_debug_0+  c) : add     r0(0x80020502), r3(0x80020502), 0x0 @12303
tile[0]@2- -DI w-p-A-.----..00040226 (main_task_pdm_rx_debug_0+  e) : ldw     r2(0x80020302), r0(0x7ff4c)[0x2] L[0x7ff54] @12303
tile[0]@1- -SI w-A-p-.----.0004064c (__free_threadlocal_timer+  0) : entsp   0x0 S[0x7f940] @12307
tile[0]@2- -DI w-p-A-.----..00040228 (main_task_pdm_rx_debug_0+ 10) : bl      0x51 @12308
tile[0]@1- -SI w-A-p-.----.00040650 (__free_threadlocal_timer+  4) : ldaw    r2(0x43208), dp[0x300] @12312
tile[0]@2- -DI w-p-A-.----..00040370 (pdm_rx_debug        +  0) : nop      @12313
tile[0]@2- -DI w-p-A-.----..00040372 (pdm_rx_debug        +  2) : dualentsp 0x0 S[0x7ff54] @12313
tile[0]@1- -SI w-A-p-.----.00040654 (__free_threadlocal_timer+  8) : get     r11(0x1), id(0x1) @12317
tile[0]@2- -DI w-p-A-.----..00040374 (pdm_rx_debug        +  4) : add     r0(0x80020502), r0(0x80020502), 0x0 @12318
tile[0]@2- -DI w-p-A-.----..00040376 (pdm_rx_debug        +  6) : nop      @12318
tile[0]@1- -SI w-A-p-.----.00040656 (__free_threadlocal_timer+  a) : ldw     r2(0x101), r2(0x43208)[r11(0x1)] L[0x4320c] @12322
tile[0]@2- -DI w-p-A-.----..00040378 (pdm_rx_debug        +  8) : add     r1(0x80020102), r1(0x80020102), 0x0 @12323
tile[0]@2- -DI w-p-A-.----..0004037a (pdm_rx_debug        +  a) : nop      @12323
tile[0]@1- -SI w-A-p-.----.00040658 (__free_threadlocal_timer+  c) : freer   res[r2(0x101)] @12327
tile[0]@2- -DI w-p-A-.----..0004037c (pdm_rx_debug        +  c) : add     r2(0x80020302), r2(0x80020302), 0x0 @12328
tile[0]@2- -DI w-p-A-.----..0004037e (pdm_rx_debug        +  e) : nop      @12328
tile[0]@1- -SI w-A-p-.----.0004065a (__free_threadlocal_timer+  e) : retsp   0x0 L[0x4320c] @12332
tile[0]@2- -DI w-p-A-.----..00040380 (pdm_rx_debug        + 10) : bl      0x1 @12333
tile[0]@1- -SI w-A-p-.----.00040c94 (__start_core        + 14) : ssync    @12337
tile[0]@2- -DI w-s-A-.----..00040388 (pdm_rx_asm          +  0) : dualentsp 0x10 S[0x7f938] @12338
tile[0]@2- -DI w-s-A-.----..0004038c (pdm_rx_asm          +  4) : stw     r0(0x80020502), sp[0xf] S[0x7f934] @12343
tile[0]@2- -DI w-s-A-.----..00040390 (pdm_rx_asm          +  8) : ldc     r11(0x0), 0x0 @12353
tile[0]@2- -DI w-s-A-.----..00040394 (pdm_rx_asm          +  c) : std     r11(0x0), r11(0x0), sp[0x0] S[0x7f8f8] @12358
tile[0]@2- -DI w-s-A-.----..00040398 (pdm_rx_asm          + 10) : std     r11(0x0), r11(0x0), sp[0x1] S[0x7f900] @12363
tile[0]@2- -DI w-s-A-.----..0004039c (pdm_rx_asm          + 14) : std     r11(0x0), r11(0x0), sp[0x2] S[0x7f908] @12368
tile[0]@2- -DI w-s-A-.----..000403a0 (pdm_rx_asm          + 18) : std     r11(0x0), r11(0x0), sp[0x3] S[0x7f910] @12373
tile[0]@2- -DI w-s-A-.----..000403a4 (pdm_rx_asm          + 1c) : std     r11(0x0), r11(0x0), sp[0x4] S[0x7f918] @12378
tile[0]@2- -DI w-s-A-.----..000403a8 (pdm_rx_asm          + 20) : std     r11(0x0), r11(0x0), sp[0x5] S[0x7f920] @12383
tile[0]@2- -DI w-s-A-.----..000403ac (pdm_rx_asm          + 24) : ldaw    r11(0x42608), cp[0x3c] @12388
tile[0]@2- -DI w-s-A-.----..000403b0 (pdm_rx_asm          + 28) : add     r5(0x42608), r11(0x42608), 0x0 @12393
tile[0]@2- -DI w-s-A-.----..000403b2 (pdm_rx_asm          + 2a) : nop      @12393
tile[0]@2- -DI w-s-A-.----..000403b4 (pdm_rx_asm          + 2c) : ldaw    r11(0x42a08), cp[0x13c] @12398
tile[0]@2- -DI w-s-A-.----..000403b8 (pdm_rx_asm          + 30) : add     r6(0x42a08), r11(0x42a08), 0x0 @12403
tile[0]@2- -DI w-s-A-.----..000403ba (pdm_rx_asm          + 32) : nop      @12403
tile[0]@2- -DI w-s-A-.----..000403bc (pdm_rx_asm          + 34) : ldaw    r11(0x42e08), cp[0x23c] @12408
tile[0]@2- -DI w-s-A-.----..000403c0 (pdm_rx_asm          + 38) : add     r7(0x42e08), r11(0x42e08), 0x0 @12413
tile[0]@2- -DI w-s-A-.----..000403c2 (pdm_rx_asm          + 3a) : nop      @12413
tile[0]@2- -DI w-s-A-.----..000403c4 (pdm_rx_asm          + 3c) : ldaw    r10(0x7f8f8), sp[0x0] @12418
tile[0]@2- -DI w-s-A-.----..000403c8 (pdm_rx_loop         +  0) : ldw     r3(0x80020502), sp[0xf] L[0x7f934] @12423
tile[0]@2- -DI w-s-A-.----..000403cc (pdm_rx_loop         +  4) : in      r4(0xffffffff), res[r3(0x80020502)] @12428
tile[0]@2- -DI w-s-A-.----..000403ce (pdm_rx_loop         +  6) : nop      @12428
tile[0]@2-P-DI w-s-A-.----..000403d0 (pdm_rx_loop         +  8) : in      r3(0xffffffff), res[r3(0x80020502)] @12433
tile[0]@2-P-DI w-s-A-.----..000403d2 (pdm_rx_loop         +  a) : nop      @12433
