// Seed: 834391845
`define pp_2 0
module module_0 (
    input logic id_0,
    output id_1
);
  tri id_2, id_3;
  logic id_4;
  type_8(
      1'b0, id_2[1 : 1] & 1 & 1'b0, id_0
  );
endmodule
