INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/projects/project_5/project_5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/projects/project_5/project_5.srcs/sources_1/new/fdivision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
