0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/first_trial_led/first_trial_led.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/first_trial_led/first_trial_led.srcs/sources_1/new/led_toggle.v,1638346485,verilog,,,,led_toggle,,,,,,,,
