<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Readings</title>
</head>
<body>
<div id="layout-content">
<div id="toptitle">
<h1>Readings</h1>
</div>
<p>This page lists all the papers/articles on my reading list. After reading, the items will be in bold font.</p>
<h2>General</h2>
<ol>
<li><p><b>Ravi Rajwar , James R. Goodman, &ldquo;Speculative lock elision: enabling highly concurrent multithreaded execution&rdquo;, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas.</b></p>
</li>
<li><p><b>Avinash Sodani , Gurindar S. Sohi, &ldquo;Dynamic instruction reuse&rdquo;, Proceedings of the 24th annual international symposium on Computer architecture, p.194-205, June 01-04, 1997, Denver, Colorado, United States.</b></p>
</li>
<li><p>Sarita V. Adve , Doug Burger , Rudolf Eigenmann , Alasdair Rawsthorne , Michael D. Smith , Catherine H. Gebotys , Mahmut T. Kandemir , David J. Lilja , Alok N. Choudhary , Jesse Z. Fang , Pen-Chung Yew, &ldquo;Changing Interaction of Compiler and Architecture&rdquo;, Computer, v.30 n.12, p.51-58, December 1997.</p>
</li>
<li><p>Avinash Sodani , Gurindar S. Sohi, &ldquo;Understanding the differences between value prediction and instruction reuse&rdquo;, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.205-215, November 1998, Dallas, Texas, United States.</p>
</li>
<li><p>Avinash Sodani , Gurindar S. Sohi, &ldquo;An empirical analysis of instruction repetition&rdquo;, ACM SIGOPS Operating Systems Review, v.32 n.5, p.35-45, Dec. 1998.</p>
</li>
<li><p>Jian Huang , David J. Lilja, &ldquo;Extending Value Reuse to Basic Blocks with Compiler Support&rdquo;, IEEE Transactions on Computers, v.49 n.4, p.331-347, April 2000.</p>
</li>
<li><p>Henry Massalin, &ldquo;Superoptimizer: a look at the smallest program&rdquo;, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.122-126, October 1987, Palo Alto, California, United States.</p>
</li>
<li><p>Calton Pu , Henry Massalin , John Ioannidis, &ldquo;The Synthesis Kernel&rdquo;, Computing Systems, Vol. 1 No. 1, Winter 1988.</p>
</li>
<li><p>Alexia (former Henry) Massalin, <a href="http://valerieaurora.org/synthesis/SynthesisOS/index.html">Synthesis: An Efficient Implementation of Fundamental Operating System Services</a>, Thesis, Columbia University, 1992.</p>
</li>
<li><p>S. P. Harbison, &ldquo;A Computer Architecture for the Dynamic Optimization of High-Level Language Programs&rdquo;, Ph.D. thesis, Carnegie Mellon University, Sept. 1980.</p>
</li>
<li><p>S. P. Harbison, &ldquo;An architectural alternative to optimizing compilers&rdquo;. In Proc. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), page 57-65, Mar. 1982.</p>
</li>
<li><p>S. E. Richardson, &ldquo;Caching function results: Faster arithmetic by avoiding unnecessary computation&rdquo;, Technical Report SMLI TR-92-1, Sun Microsystems Laboratories, Sept. 1992.</p>
</li>
<li><p>Mohamed A. Gomaa , T. N. Vijaykumar, Opportunistic Transient-Fault Detection, IEEE Micro, v.26 n.1, p.92-99, January 2006</p>
</li>
<li><p>Daniel Citron , Dror G. Feitelson, &ldquo;Look it up&rdquo; or &ldquo;do the math&rdquo;: an energy, area, and timing analysis of instruction reuse and memoization, Proceedings of the Third international conference on Power - Aware Computer Systems, December 01, 2003, San Diego, CA</p>
</li>
<li><p>Walid J. Ghandour , Haitham Akkary , Wes Masri, The potential of using dynamic information flow analysis in data value prediction, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria</p>
</li>
<li><p>Avinash Sodani , Gurindar S. Sohi, Understanding the differences between value prediction and instruction reuse, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.205-215, November 1998, Dallas, Texas, United States</p>
</li>
<li><p>Haitham Akkary , Michael A. Driscoll, A dynamic multithreading processor, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.226-236, November 1998, Dallas, Texas, United States</p>
</li>
<li><p>Teresa Monreal , Antonio Gonz·lez , Mateo Valero , JosÈ Gonz·lez , Victor ViÒals, Delaying physical register allocation through virtual-physical registers, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.186-192, November 16-18, 1999, Haifa, Israel</p>
</li>
<li><p>Avinash Sodani , Gurindar S. Sohi, An empirical analysis of instruction repetition, ACM SIGOPS Operating Systems Review, v.32 n.5, p.35-45, Dec. 1998</p>
</li>
<li><p>Kai Wang , Manoj Franklin, Highly accurate data value prediction using hybrid predictors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.281-290, December 01-03, 1997, Research Triangle Park, North Carolina, United States</p>
</li>
<li><p>Jian Huang , David J. Lilja, Extending Value Reuse to Basic Blocks with Compiler Support, IEEE Transactions on Computers, v.49 n.4, p.331-347, April 2000</p>
</li>
<li><p>Daniel A. Connors , Wen-mei W. Hwu, Compiler-directed dynamic computation reuse: rationale and initial results, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.158-169, November 16-18, 1999, Haifa, Israel</p>
</li>
<li><p>Daniel A. Connors , Hillery C. Hunter , Ben-Chung Cheng , Wen-mei W. Hwu, Hardware support for dynamic activation of compiler-directed computation reuse, ACM SIGOPS Operating Systems Review, v.34 n.5, p.222-233, Dec. 2000</p>
</li>
<li><p>Amir Roth , Gurindar S. Sohi, Register integration: a simple and efficient implementation of squash reuse, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.223-234, December 2000, Monterey, California, United States</p>
</li>
<li><p>Daniel Citron , Dror Feitelson , Larry Rudolph, Accelerating multi-media processing by implementing memoing in multiplication and division units, ACM SIGPLAN Notices, v.33 n.11, p.252-261, Nov. 1998</p>
</li>
<li><p>Guoping Long , Diana Franklin , Susmit Biswas , Pablo Ortiz , Jason Oberg , Dongrui Fan , Frederic T. Chong, Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.337-348, December 04-08, 2010</p>
</li>
<li><p>Craig Zilles , Gurindar Sohi, Master<i>slave speculative parallelization, Proceedings of the 35th annual ACM</i>IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey</p>
</li>
<li><p>Chen-Yong Cher , T. N. Vijaykumar, Skipper: a microarchitecture for exploiting control-flow independence, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas</p>
</li>
<li><p>G. Surendra , Subhasis Banerjee , S. K. Nandy, On the effectiveness of prefetching and reuse in reducing L1 data cache traffic: a case study of Snort, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.88-95, June 20-20, 2004, Munich, Germany</p>
</li>
<li><p>Andreas Moshovos , Scott E. Breach , T. N. Vijaykumar , Gurindar S. Sohi, Dynamic speculation and synchronization of data dependences, ACM SIGARCH Computer Architecture News, v.25 n.2, p.181-193, May 1997</p>
</li>
<li><p>Yiannakis Sazeides , James E. Smith, The predictability of data values, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.248-258, December 01-03, 1997, Research Triangle Park, North Carolina, United States</p>
</li>
<li><p>Eric Larson , Todd Austin, Compiler controlled value prediction using branch predictor based confidence, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.327-336, December 2000, Monterey, California, United States</p>
</li>
<li><p>Ahmed S. Al-Zawawi , Vimal K. Reddy , Eric Rotenberg , Haitham H. Akkary, Transparent control independence (TCI), ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007</p>
</li>
<li><p>Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, ACM SIGARCH Computer Architecture News, v.28 n.2, p.214-224, May 2000</p>
</li>
<li><p>Youfeng Wu , Dong-Yuan Chen , Jesse Fang, Better exploration of region-level value locality with integrated computation reuse and value prediction, ACM SIGARCH Computer Architecture News, v.29 n.2, p.98-108, May 2001</p>
</li>
<li><p>Amir Roth, Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization, ACM SIGARCH Computer Architecture News, v.33 n.2, p.458-468, May 2005</p>
</li>
<li><p>Yiannakis Sazeides , James E. Smith, Limits of Data Value Predictability, International Journal of Parallel Programming, v.27 n.4, p.229-256, Aug. 1999</p>
</li>
<li><p>Zach Purser , Karthik Sundaramoorthy , Eric Rotenberg, A study of slipstream processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.269-280, December 2000, Monterey, California, United States</p>
</li>
<li><p>Kevin M. Lepak , Gordon B. Bell , Mikko H. Lipasti, Silent Stores and Store Value Locality, IEEE Transactions on Computers, v.50 n.11, p.1174-1190, November 2001</p>
</li>
<li><p>Mafijul Md. Islam , Per Stenstrom, Zero loads: canceling load requests by tracking zero values, Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture, p.16-23, October 26-26, 2008, Toronto, Canada</p>
</li>
<li><p>James Tuck , Wonsun Ahn , Luis Ceze , Josep Torrellas, SoftSig: software-exposed hardware signatures for code analysis and optimization, ACM SIGPLAN Notices, v.43 n.3, March 2008</p>
</li>
<li><p>Ioana Burcea , Stephen Somogyi , Andreas Moshovos , Babak Falsafi, Predictor virtualization, ACM SIGPLAN Notices, v.43 n.3, March 2008</p>
</li>
<li><p>Rania H. Mameesh , Manoj Franklin, Speculative-aware execution: a simple and efficient technique for utilizing multi-cores to improve single-thread performance, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria</p>
</li>
<li><p>Jian Huang , David J. Lilja, Balancing Reuse Opportunities and Performance Gains with Subblock Value Reuse, IEEE Transactions on Computers, v.52 n.8, p.1032-1050, August 2003</p>
</li>
<li><p>Karthik Sundaramoorthy , Zach Purser , Eric Rotenburg, Slipstream processors: improving both performance and fault tolerance, ACM SIGARCH Computer Architecture News, v.28 n.5, p.257-268, Dec. 2000</p>
</li>
<li><p>Mayank Agarwal , Nitin Navale , Kshitiz Malik , Matthew I. Frank, Fetch-Criticality Reduction through Control Independence, ACM SIGARCH Computer Architecture News, v.36 n.3, p.13-24, June 2008</p>
</li>
<li><p>Keith D. Cooper , Li Xu, An efficient static analysis algorithm to detect redundant memory operations, ACM SIGPLAN Notices, v.38 n.2 supplement, p.97-107, February 2003</p>
</li>
<li><p>Mafijul Md. Islam , Magnus Sj‰lander , Per Stenstrˆm, Early detection and bypassing of trivial operations to improve energy efficiency of processors, Microprocessors &amp; Microsystems, v.32 n.4, p.183-196, June, 2008</p>
</li>
<li><p>Michael D. Smith, Overcoming the challenges to feedback-directed optimization (Keynote Talk), ACM SIGPLAN Notices, v.35 n.7, p.1-11, July 2000</p>
</li>
</ol>
<h2>Papers from 'Readings in Computer Architecture&rsquo;</h2>
<ul>
<li><p>Mark D. Hill, Norman P. Jouppi, Gurindar S. Sohi</p>
</li>
</ul>
<p><a href="http://www.amazon.com/Readings-Computer-Architecture-Morgan-Kaufmann/dp/1558605398/">Link to book on Amazon</a></p>
<p>Following is the list of papers from the book (obtained from <a href="ftp://ftp.cs.wisc.edu/markhill/Papers/CAreadings_toc.pdf">ftp://ftp.cs.wisc.edu/markhill/Papers/CAreadings_toc.pdf</a>):</p>
<ol>
<li><p>Classic Machines: Technology, Implementation and Economics</p>
<ol>
<li><p><a href="Amd64">Amd64</a> G. M. AMDAHL, G. A. BLAAUW, F. P. BROOKS, JR., &ldquo;Architecture of the IBM System/360,&rdquo; IBM Journal of Research and Development, , April 1964.</p>
</li>
<li><p><a href="Thor61">Thor61</a> J. E. THORNTON &ldquo; Parallel Operation in the Control Data 6600,&rdquo; Fall Joint Computers Conference, , vol. 26, pp. 33-40, 1961.</p>
</li>
<li><p><a href="Rus78">Rus78</a> R. M. RUSSELL, &ldquo;The Cray-1 Computer System&rdquo;, Comm. ACM, 21, 1 (January 1978), 63-72.</p>
</li>
<li><p><a href="Kol81">Kol81</a> J. KOLODZEY, &ldquo;Cray-1 Computer Technology&rdquo;, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, p181-187, June 1981.</p>
</li>
<li><p><a href="Moo65">Moo65</a> G. MOORE, &ldquo;Cramming More Components onto Integrated Circuits&rdquo;, Electronics, p114-117, April 1965.</p>
</li>
<li><p><a href="Maz95">Maz95</a> S. MAZOR, &ldquo;The History of the Microcomputer - Invention and Evolution&rdquo;, Proc. IEEE Dec ‚Äô95, 1601-1607.</p>
</li></ol>
</li>
<li><p>Methods</p>
<ol>
<li><p><a href="Amd67">Amd67</a> G. M. AMDAHL, &ldquo;Validity of the Single-Processor Approach to Achieving Large Scale Computing Capabilities&rdquo;, AFIPS Conference Proceedings, (April 1967), 483-485.</p>
</li>
<li><p><a href="HiS89">HiS89</a> M. D. HILL and A. J. SMITH, &ldquo;Evaluating Associativity in CPU Caches&rdquo;, IEEE Trans. on Computers, C-38, 12 (December 1989), 1612-1630.</p>
</li>
<li><p><a href="EmC84">EmC84</a> J. S. EMER and D. W. CLARK, &ldquo;A Characterization of Processor Performance in the VAX-11/780&rdquo;, Proc. Eleventh International Symposium on Computer Architecture, Ann Arbor, MI (June 1984), 301-310.</p>
</li></ol>
</li>
<li><p>Instruction Sets</p>
<ol>
<li><p><a href="Wul81">Wul81</a> W. A. WULF, &ldquo;Compilers and Computer Architecture&rdquo;, IEEE Computer, 14, 7 (July 1981), 41-48.</p>
</li>
<li><p><a href="PaD80">PaD80</a> G. RADIN &ldquo;The 801 Minicomputer,&rdquo; Proc. Symposium on Architectural Support for Programming Languages and Operating Systems, March 1982, 39-47.</p>
</li>
<li><p><a href="PaD80">PaD80</a> D. A. PATTERSON and D. R. DITZEL, &ldquo;The Case for the Reduced Instruction Set Computer,&rdquo; ACM Computer Architecture News, 8, 6, 15 October 1980, 25-33.</p>
</li>
<li><p><a href="Col85">Col85</a> R. P. COLWELL, C. Y. HITCHCOCK, E. D. JENSEN, H. M. BRINKLEY SPRUNT, C. P. KOLLAR, &ldquo;Computers, Complexity, and Controversy,&rdquo; IEEE Computer, vol. 18, no. 9, September 1985.</p>
</li>
<li><p><a href="Craw86">Craw86</a> J. CRAWFORD, &ldquo;Architecture of the Intel 80386,&rdquo; Proceedings of ICCD , pp. 155-160, October 1986.</p>
</li>
<li><p><a href="MHM95">MHM95</a> S. MAHLKE, R. HANK, J. MCCORMICK, D. AUGUST, W. HWU, &ldquo;A Comparison of Full and Partial Predicated Execution Support for ILP Processors&rdquo;, Proc. 22nd Annual Symposium on Computer Architecture (June 1995), 138-150.</p>
</li></ol>
</li>
<li><p>Instruction Level Parallelism (ILP)</p>
<ol>
<li><p><a href="AST67">AST67</a> D. W. ANDERSON, F. J. SPARACIO and R. M. TOMASULO, &ldquo;The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling&rdquo;, IBM Journal of Research and Development January 1967.</p>
</li>
<li><p><a href="SmP88">SmP88</a> J. E. SMITH and A. R. PLESZKUN, &ldquo;Implementing Precise Interrupts in Pipelined Processors&rdquo;, IEEE Trans. on Computers, C-37, 5 (May 1988), 562-573.</p>
</li>
<li><p><a href="Smi81">Smi81</a> J. E. SMITH, &ldquo;A Study of Branch Prediction Strategies&rdquo;, Proc. Eighth Annual Symposium on Computer Architecture (May 1981), 135-148.</p>
</li>
<li><p><a href="YP91">YP91</a> T.-Y. YEH and Y. N. PATT, &ldquo;Two-Level Adaptive Branch Prediction,&rdquo; Proc. 24th Annual Workshop on Microprogramming (MICRO-24), Albuquerque, NM, (December 1991).</p>
</li>
<li><p><a href="PHS85">PHS85</a> Y. N. PATT, W. W. HWU and M. SHEBANOW, &ldquo;HPS, A New Microarchitecture: Introduction and Rationale,&rdquo; Proc. 18th Annual Workshop on Microprogramming, Pacific Grove, CA (December 1985), 103-108.</p>
</li>
<li><p><a href="SoV87">SoV87</a> G. S. SOHI and S. VAJAPEYAM, &ldquo;Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors&rdquo;, Proc. 14th Annual Symposium on Computer Architecture (June 1987), 27-34.</p>
</li>
<li><p><a href="GRO90">GRO90</a> G. F. GROHOSKI, &ldquo;Machine Organization of the IBM RISC System/6000 processor,&rdquo; IBM Journal of Research and Development, 34, 1 (January 1990), 37-58.</p>
</li>
<li><p><a href="Yea96">Yea96</a> K. C. YEAGER, &ldquo;The MIPS R10000 Superscalar Microprocessor&rdquo;, IEEE Micro, 16, 2, April 1996, 28-40.</p>
</li>
<li><p><a href="RaF92">RaF92</a> B. R. RAU and J. A. FISHER, &ldquo;Instruction-Level Parallel Processing: History, Overview, and Perspective&rdquo;, The Journal of Supercomputing,, 7, 1, (??? 1993), 9-50. Reprinted in Rau and Fisher (ed.), "Instruction-Level Parallelism, Kluwer Academic Publishers, 1993.</p>
</li></ol>
</li>
<li><p>Dataflow and Multithreading</p>
<ol>
<li><p><a href="DM74">DM74</a> J. B. DENNIS and D. P. Misunas, &ldquo;A Preliminary Architecture for a Basic Data-Flow Processor,&rdquo; Proc. 2nd Annual Symposium on Computer Architecture, Computer Architecture News, 3, 4 (December 1974), 126-132, ACM.</p>
</li>
<li><p><a href="ArN90">ArN90</a> ARVIND and R. S. NIKHIL, &ldquo;Executing a Program on the MIT Tagged-Token Dataflow Architecture&rdquo;, IEEE Trans. on Computers, 39, 3 (March 1990), 300-318.</p>
</li>
<li><p><a href="Smi82a">Smi82a</a> B. SMITH, &ldquo;Architecture and Applications of the HEP Multiprocessor Computer System&rdquo;, Proc. of the Int. Soc. for Opt. Engr. (1981), 241-248.</p>
</li>
<li><p><a href="TEE96">TEE96</a> D. M. TULLSEN, S. J. EGGERS, J. S. EMER, H. M. LEVY, J. L. LO and R. L. STAMM, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous</p>
</li>
<li><p>Multithreading Processor", Proc. 23rd Annual Symposium on Computer Architecture (May 1996), 191-202.</p>
</li></ol>
</li>
<li><p>Memory Systems</p>
<ol>
<li><p><a href="Wil65">Wil65</a> M. V. WILKES, &ldquo;Slave Memories and Dynamic Storage Allocation&rdquo;, IEEE Trans. on Electronic Computers, EC-14, 2 (April 1965), 270-271. J. S. LIPTAY, &ldquo;Structural Aspects of the System/360 Model 85, Part II: The Cache&rdquo;, IBM Systems Journal,, 7, 1 (1968), 15-21).</p>
</li>
<li><p><a href="Kro81">Kro81</a> D. KROFT, &ldquo;Lockup-Free Instruction Fetch/Prefetch Cache Organization&rdquo;, Proc. Eighth Symposium on Computer Architecture (May 1981), 81-87.</p>
</li>
<li><p><a href="Goo83">Goo83</a> J. R. GOODMAN, &ldquo;Using Cache Memory to Reduce Processor-Memory Traffic&rdquo;, Proc. Tenth International Symposium on Computer Architecture, Stockholm, Sweden (June 1983), 124-131.</p>
</li>
<li><p><a href="Jou90">Jou90</a> N. P. JOUPPI, &ldquo;Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers&rdquo;, Proc. 17th Annual Symposium on Computer Architecture, Computer Architecture News, 18, 2 (June 1990), 364-373, ACM.</p>
</li>
<li><p>T. KILBURN, D. B. G. EDWARDS, M. J. LANIGAN, F. H. SUMNER, &ldquo;One-Level Storage System&rdquo;, IRE Transactions, EC-11, 2, (April 1962), 223-235.</p>
</li>
<li><p><a href="ClE85">ClE85</a> D. W. CLARK and J. S. EMER, &ldquo;Performance of the VAX-11/780 Translation Buffer: Simulation and Measurement&rdquo;, ACM Trans. on Computer Systems, 3, 1 (February 1985), 31-62.</p>
</li>
<li><p><a href="WBL89">WBL89</a> W. WANG, J.-L. BAER and H. M. LEVY, &ldquo;Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy&rdquo;, Proc. 16th Annual International Symposium on Computer Architecture, Jerusalem (June 1989), 140-148.</p>
</li></ol>
</li>
<li><p>I/O: Storage Systems, Networks and Graphics</p>
<ol>
<li><p><a href="Smo89">Smo89</a> M. SMOTHERMAN, &ldquo;A Sequencing-based Taxonomy of I/O Systems and Review of Historical Machines&rdquo;, ACM Computer Architecture News 17:5, (September 1989), pgs 5-15.</p>
</li>
<li><p><a href="RuW94">RuW94</a> C. RUEMMLER and J. WILKES, &ldquo;An Introduction to Disk Drive Modeling&rdquo;, IEEE Computer vol 27</p>
</li>
<li><p><a href="PGK88">PGK88</a> D. A. PATTERSON, G. GIBSON and R. H. KATZ, &ldquo;A Case for Redundant Arrays of Inexpensive Disks (RAID)&rdquo;, Proc. ACM SIGMOD Conference, Chicago, Illinois (June 1988).</p>
</li>
<li><p><a href="MeB75">MeB75</a> R. METCALFE and D. BOGGS, &ldquo;Ethernet: Distributed Packet Switching for Local Computer Networks.&rdquo; Communications of the ACM, 19(7):395-404.</p>
</li>
<li><p><a href="NiM93">NiM93</a> L. NI and P. MCKINLEY, &ldquo;A Survey of Wormhole Routing Techniques in Direct Networks&rdquo;, IEEE Computer, February 1993, vol 26</p>
</li>
<li><p><a href="Ake93">Ake93</a> K. AKERLY, &ldquo;Reality Engine Graphics&rdquo;, SIGGRAPH ‚Äô93 Proceedings, pp 109-116.</p>
</li></ol>
</li>
<li><p>Single-Instruction Multiple Data (SIMD) Parallelism</p>
<ol>
<li><p><a href="FLY66">FLY66</a> M. J. FLYNN, &ldquo; Very High-Speed Computing Systems&rdquo;, Proceedings of the IEEE , vol. 54, no. 12, December 1966.</p>
</li>
<li><p><a href="KUST82">KUST82</a> D. J. KUCK and R. A. STOKES, &ldquo;The Burroughs Scientific Processor (BSP)&rdquo;, IEEE Trans. on Computers , vol. C-31, pp. 363-376, May 1982.</p>
</li>
<li><p><a href="GHI95">GHI95</a> M. GOKHALE, B. HOLMES, K. IOBST, &ldquo;Processing in Memory: The Terasys Massively Parallel PIM Array&rdquo;, IEEE Computer, 28, 4 (April 1995), 23-31.</p>
</li></ol>
</li>
<li><p>Multiprocessors and Multicomputers</p>
<ol>
<li><p><a href="WuH78">WuH78</a> W. A. WULF and S. P. HARBISON, &ldquo;Reflections in a pool of processors<i>An experience report on C.mmp</i>Hydra&rdquo;, Proc. National Computer Conference (AFIPS) (June 1978).</p>
</li>
<li><p><a href="Lam79">Lam79</a> L. LAMPORT, &ldquo;How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs&rdquo;, IEEE Trans. on Computers, C-28, 9 (September 1979), 690-691.</p>
</li>
<li><p><a href="CeF78">CeF78</a> L. M. CENSIER and P. FEAUTRIER, &ldquo;A New Solution to Coherence Problems in Multicache Systems&rdquo;, IEEE Transactions on Computers, C-27, 12 (December 1978), 1112-1118.</p>
</li>
<li><p><a href="LLG92">LLG92</a> D. LENOSKI, J. LAUDON, K. GHARACHORLOO, W. WEBER, A. GUPTA, J. HENNESSY, M. HOROWITZ and M. LAM, &ldquo;The Stanford DASH Multiprocessor&rdquo;, IEEE Computer, 25, 3 (March 1992), 63-79.</p>
</li>
<li><p><a href="HLH92">HLH92</a> E. HAGERSTEN, A. LANDIN, and S. HARIDI, &ldquo;DDM&ndash;A Cache-Only Memory Architecture&rdquo;, IEEE Computer, 25, 9 (September 1992), 44-54.</p>
</li>
<li><p><a href="Sei85">Sei85</a> C. L. SEITZ, &ldquo;The Cosmic Cube&rdquo;, Comm. ACM (January 1985), 22-33.</p>
</li>
<li><p><a href="LiH89">LiH89</a> K. LI and P. HUDAK, &ldquo;Memory Coherence in Shared Virtual Memory Systems&rdquo;, ACM Trans. on Computer Systems, 7, 4 (November 1989), 321-359.</p>
</li></ol>
</li>
<li><p>Recent Implementations and Future Prospects</p>
<ol>
<li><p><a href="AlA93">AlA93</a> D. ALPERT, D. AVNON, &ldquo;Architecture of the Pentium Microprocessor&rdquo;, IEEE Micro, June ‚Äô93, 11-21.</p>
</li>
<li><p><a href="Pap96">Pap96</a> D. PAPWORTH, &ldquo;Tuning the Pentium Pro MicroArchitecture&rdquo;, IEEE Micro April ‚Äô96, 8-15.</p>
</li>
<li><p><a href="Sla96">Sla96</a> M. SLATER, &ldquo;The Microprocessor Today&rdquo;, IEEE Micro Dec ‚Äô96, 32-44.</p>
</li>
<li><p><a href="Yu96">Yu96</a> A. YU, "The Future of Microprocessors‚Äù, IEEE Micro Dec &rsquo;96, 46-53.</p>
</li>
</ol>

</li>
</ol>
<div id="footer">
<div id="footer-text">
Page generated 2013-11-11 16:45:07 EST, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</div>
</body>
</html>
