,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/corundum/corundum.git,2019-07-15 19:27:33+00:00,Open source FPGA-based NIC and platform for in-network compute,361,corundum/corundum,197059490,Verilog,corundum,20398,1448,2024-04-12 03:20:16+00:00,"['fpga', 'nic', 'in-network-compute', 'linux', 'networking']",
1,https://github.com/antonblanchard/microwatt.git,2019-08-22 06:02:52+00:00,A tiny Open POWER ISA softcore written in VHDL 2008,98,antonblanchard/microwatt,203724916,Verilog,microwatt,66590,642,2024-04-08 14:55:38+00:00,"['vhdl', 'processor', 'openpower', 'ppc64le']",
2,https://github.com/IBM/AccDNN.git,2019-08-28 13:23:55+00:00,A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.,101,IBM/AccDNN,204937464,Verilog,AccDNN,2876,355,2024-04-10 16:35:51+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/adki/AMBA_AXI_AHB_APB.git,2019-09-05 08:04:49+00:00,AMBA bus lecture material,121,adki/AMBA_AXI_AHB_APB,206509027,Verilog,AMBA_AXI_AHB_APB,19193,319,2024-04-10 02:34:13+00:00,[],None
4,https://github.com/chipsalliance/VeeRwolf.git,2019-08-07 15:24:36+00:00,FuseSoC-based SoC for SweRV EH1 and EL2,56,chipsalliance/VeeRwolf,201076719,Verilog,VeeRwolf,1429,253,2024-03-15 06:31:10+00:00,"['tools', 'fusesoc', 'swerv']",None
5,https://github.com/enjoy-digital/usb3_pipe.git,2019-09-16 17:00:16+00:00,USB3 PIPE interface for Xilinx 7-Series,31,enjoy-digital/usb3_pipe,208852968,Verilog,usb3_pipe,2681,174,2024-04-02 12:47:03+00:00,[],https://api.github.com/licenses/bsd-2-clause
6,https://github.com/im-tomu/fomu-workshop.git,2019-08-16 06:59:02+00:00,Support files for participating in a Fomu workshop,63,im-tomu/fomu-workshop,202675791,Verilog,fomu-workshop,27667,156,2024-04-02 17:41:09+00:00,"['fomu', 'fomu-workshop', 'vhdl', 'verilog', 'litex', 'fpga', 'riscv', 'hdl', 'chisel', 'migen']",https://api.github.com/licenses/apache-2.0
7,https://github.com/ZFTurbo/MobileNet-in-FPGA.git,2019-07-29 12:57:06+00:00,Generator of verilog description for FPGA MobileNet implementation,30,ZFTurbo/MobileNet-in-FPGA,199453138,Verilog,MobileNet-in-FPGA,950,138,2024-04-09 18:12:10+00:00,"['fpga', 'fpga-mobilenet', 'verilog']",None
8,https://github.com/MiSTer-devel/NeoGeo_MiSTer.git,2019-07-22 12:57:16+00:00,NeoGeo for MiSTer,75,MiSTer-devel/NeoGeo_MiSTer,198223683,Verilog,NeoGeo_MiSTer,100755,137,2024-03-24 09:42:34+00:00,[],https://api.github.com/licenses/gpl-2.0
9,https://github.com/WangXuan95/FPGA-FixedPoint.git,2019-07-15 12:12:06+00:00,"A Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version. ‰∏Ä‰∏™VerilogÂÆöÁÇπÊï∞Â∫ìÔºåÊèê‰æõÁÆóÊúØËøêÁÆó„ÄÅ‰∏éÊµÆÁÇπÊï∞ÁöÑ‰∫íÁõ∏ËΩ¨Êç¢ÔºåÂåÖÂê´ÂçïÂë®ÊúüÂíåÊµÅÊ∞¥Á∫ø‰∏§ÁßçÂÆûÁé∞„ÄÇ",16,WangXuan95/FPGA-FixedPoint,196991907,Verilog,FPGA-FixedPoint,77,104,2024-04-09 03:34:57+00:00,"['verilog', 'rtl', 'systemverilog', 'fixedpoint', 'arithmetic', 'pipeline']",https://api.github.com/licenses/gpl-3.0
10,https://github.com/WangXuan95/FPGA-SDfake.git,2019-09-10 12:52:29+00:00,Imitate SDcard using FPGAs. ‰ΩøÁî®FPGAÊ®°Êãü(‰º™Ë£Ö) SDÂç°„ÄÇ,16,WangXuan95/FPGA-SDfake,207558633,Verilog,FPGA-SDfake,19209,87,2024-03-11 15:32:31+00:00,"['rtl', 'sdcard', 'verilog', 'systemverilog', 'fpga', 'sdio']",https://api.github.com/licenses/gpl-3.0
11,https://github.com/WangXuan95/FPGA-UART.git,2019-08-01 06:40:22+00:00,"3 modules: UART receiver, UART transmitter, UART to AXI4 master. 3‰∏™Ê®°ÂùóÔºöUARTÊé•Êî∂Âô®„ÄÅUARTÂèëÈÄÅÂô®„ÄÅUARTËΩ¨AXI4‰∫§‰∫íÂºèË∞ÉËØïÂô®",16,WangXuan95/FPGA-UART,199992663,Verilog,FPGA-UART,523,78,2024-03-31 18:30:13+00:00,"['uart', 'verilog', 'rtl', 'fpga']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/ultraembedded/core_audio.git,2019-09-01 13:46:16+00:00,"Audio controller (I2S, SPDIF, DAC)",16,ultraembedded/core_audio,205682213,Verilog,core_audio,34,71,2024-04-10 08:47:01+00:00,"['i2s', 'spdif', 'dac', 'audio', 'axi4-lite', 'verilog', 'fpga']",https://api.github.com/licenses/gpl-2.0
13,https://github.com/zhajio1988/Open_RegModel.git,2019-08-14 02:04:34+00:00,":hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.",25,zhajio1988/Open_RegModel,202254966,Verilog,Open_RegModel,9169,65,2024-03-28 02:55:38+00:00,[],
14,https://github.com/ultraembedded/core_usb_cdc.git,2019-07-20 16:22:16+00:00,Basic USB-CDC device core (Verilog),16,ultraembedded/core_usb_cdc,197954777,Verilog,core_usb_cdc,39,64,2024-04-11 22:25:04+00:00,"['usb', 'usb-device', 'usb-cdc', 'fpga', 'verilog']",https://api.github.com/licenses/lgpl-2.1
15,https://github.com/Elrori/Delta-sigma-ADC-verilog.git,2019-08-14 01:45:12+00:00,"Delta-sigma ADC,PDM audio FPGA Implementation",18,Elrori/Delta-sigma-ADC-verilog,202252102,Verilog,Delta-sigma-ADC-verilog,1310,61,2024-03-16 20:40:47+00:00,[],None
16,https://github.com/Johnlon/spam-1.git,2019-08-03 00:44:38+00:00,"Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a ""C"" Compiler and this repo also contains my research and learning. See also the Hackaday.IO project. https://hackaday.io/project/166922-spam-1-8-bit-cpu",8,Johnlon/spam-1,200314387,Verilog,spam-1,214131,60,2024-03-09 22:45:16+00:00,"['alu', 'assembler', 'logism', 'cpu', 'rom', 'verilog', 'verilog-components', 'homebrew-cpu', '8bit', 'ttl', 'cmos', 'design', 'vhdl']",https://api.github.com/licenses/mpl-2.0
17,https://github.com/Edragon/FPGA_DOCS.git,2019-07-26 17:33:35+00:00,,31,Edragon/FPGA_DOCS,199056490,Verilog,FPGA_DOCS,1165591,54,2024-03-26 05:43:16+00:00,[],None
18,https://github.com/ultraembedded/core_soc.git,2019-08-10 18:13:04+00:00,"Basic Peripheral SoC (SPI, GPIO, Timer, UART)",9,ultraembedded/core_soc,201666736,Verilog,core_soc,65,52,2024-04-02 03:38:50+00:00,"['gpio', 'spi', 'uart', 'timer', 'verilog', 'fpga']",https://api.github.com/licenses/gpl-2.0
19,https://github.com/mongrelgem/Verilog-Adders.git,2019-09-02 16:16:01+00:00,Implementing Different Adder Structures in Verilog,12,mongrelgem/Verilog-Adders,205893930,Verilog,Verilog-Adders,79,48,2024-02-18 12:30:23+00:00,"['adder', 'verilog', 'verilog-project', 'verilog-hdl', 'hardware-designs']",https://api.github.com/licenses/apache-2.0
20,https://github.com/damdoy/fpga_image_processing.git,2019-09-16 19:32:49+00:00,IP operations in verilog (simulation and implementation on ice40),14,damdoy/fpga_image_processing,208881826,Verilog,fpga_image_processing,285,47,2024-01-04 06:45:13+00:00,"['ice40', 'image-processing', 'fpga']",None
21,https://github.com/ieee-ceda-datc/RDF-2019.git,2019-08-02 01:25:26+00:00,DATC RDF,14,ieee-ceda-datc/RDF-2019,200142067,Verilog,RDF-2019,77962,46,2024-02-22 03:01:17+00:00,"['vlsi', 'vlsi-physical-design', 'eda', 'vlsi-cad', 'ieee-ceda', 'ieee-ceda-datc', 'design-flow', 'vlsi-design-flow', 'cad', 'design-automation', 'placement', 'routing', 'clock-tree', 'logic-synthesis']",https://api.github.com/licenses/mit
22,https://github.com/ultraembedded/core_dbg_bridge.git,2019-08-11 11:01:15+00:00,UART -> AXI Bridge,16,ultraembedded/core_dbg_bridge,201753306,Verilog,core_dbg_bridge,22,44,2024-03-20 12:22:59+00:00,"['uart', 'verilog', 'fpga', 'axi4']",https://api.github.com/licenses/lgpl-2.1
23,https://github.com/risclite/verilog-divider.git,2019-07-25 02:04:31+00:00,a super-simple pipelined verilog divider. flexible to define stages,14,risclite/verilog-divider,198738774,Verilog,verilog-divider,35,43,2024-04-04 06:07:03+00:00,[],None
24,https://github.com/SinghCoder/Icarus_Verilog.git,2019-08-21 14:06:41+00:00,This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum,19,SinghCoder/Icarus_Verilog,203597311,Verilog,Icarus_Verilog,58845,42,2024-03-11 18:22:52+00:00,"['verilog', 'verilog-snippets', 'computer-architecture']",None
25,https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM.git,2019-08-27 15:43:01+00:00,tinyVision.ai Vision & Sensor FPGA System on Module,10,tinyvision-ai-inc/Vision-FPGA-SoM,204736068,Verilog,Vision-FPGA-SoM,94632,38,2023-12-10 21:12:35+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/sumilao/Zynq-7000-DPU-TRD.git,2019-07-19 03:42:01+00:00,Zynq-7000 DPU TRD,18,sumilao/Zynq-7000-DPU-TRD,197697072,Verilog,Zynq-7000-DPU-TRD,110831,38,2024-03-28 06:29:03+00:00,[],None
27,https://github.com/brabect1/sta_basics_course.git,2019-08-17 17:59:30+00:00,Introductory course into static timing analysis (STA).,12,brabect1/sta_basics_course,202915498,Verilog,sta_basics_course,2146,38,2024-04-05 18:48:13+00:00,[],https://api.github.com/licenses/cc-by-4.0
28,https://github.com/Yvan-xy/verilog-doc.git,2019-07-30 10:45:20+00:00,All About HDL,13,Yvan-xy/verilog-doc,199632300,Verilog,verilog-doc,18195,35,2024-02-21 15:41:43+00:00,"['verilog', 'verilog-doc', 'hdl', 'hdlbits']",https://api.github.com/licenses/gpl-2.0
29,https://github.com/BerkeleyLab/Bedrock.git,2019-08-19 17:49:05+00:00,"LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled  ",9,BerkeleyLab/Bedrock,203221974,Verilog,Bedrock,25230,35,2024-03-21 12:44:34+00:00,[],
30,https://github.com/ultraembedded/core_usb_fs_phy.git,2019-07-20 17:17:31+00:00,USB Full Speed PHY,5,ultraembedded/core_usb_fs_phy,197960813,Verilog,core_usb_fs_phy,18,35,2023-11-17 12:38:02+00:00,"['usb', 'verilog', 'fpga']",https://api.github.com/licenses/lgpl-2.1
31,https://github.com/Dfinitski/SDR-Micron.git,2019-08-31 18:28:09+00:00,SDR Micron USB receiver,11,Dfinitski/SDR-Micron,205581955,Verilog,SDR-Micron,28056,34,2024-01-08 18:38:04+00:00,[],None
32,https://github.com/Archfx/FPGA-stereo-Camera-Basys3.git,2019-08-01 11:29:03+00:00,Integration of two camera üì∑ modules to Basys 3 FPGA,7,Archfx/FPGA-stereo-Camera-Basys3,200038090,Verilog,FPGA-stereo-Camera-Basys3,1229,32,2024-04-04 04:01:09+00:00,"['fpga', 'verilog', 'vhdl']",None
33,https://github.com/ultraembedded/core_usb_bridge.git,2019-07-20 17:55:08+00:00,USB -> AXI Debug Bridge,9,ultraembedded/core_usb_bridge,197964589,Verilog,core_usb_bridge,23,32,2023-12-05 06:41:07+00:00,"['usb', 'fpga', 'verilog', 'usb-cdc', 'axi4-lite']",https://api.github.com/licenses/lgpl-2.1
34,https://github.com/minmit/tonic.git,2019-07-16 19:04:57+00:00,A Programmable Hardware Architecture for Network Transport Logic,11,minmit/tonic,197252258,Verilog,tonic,90,31,2024-01-17 16:41:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
35,https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier.git,2019-09-10 01:24:52+00:00,3√ó3ËÑâÂä®ÈòµÂàó‰πòÊ≥ïÂô®,9,zhangzek/3x3_matrix_Systolic_Array_multiplier,207437731,Verilog,3x3_matrix_Systolic_Array_multiplier,373,31,2024-02-27 09:40:11+00:00,[],None
36,https://github.com/jianzhang96/AZPRcpu.git,2019-07-16 14:36:37+00:00,AZPR cpu.„ÄäCPUËá™Âà∂ÂÖ•Èó®„ÄãÈôÑÂΩïÁöÑVerilog‰ª£Á†ÅÔºåÂÖ∂‰∏≠ÁöÑÊó•ÊñáÊ≥®ÈáäÁøªËØëÊàê‰∫Ü‰∏≠Êñá„ÄÇ,16,jianzhang96/AZPRcpu,197211275,Verilog,AZPRcpu,55,29,2024-04-08 11:07:01+00:00,[],None
37,https://github.com/lulinchen/FPGA_CryptoNight_V7.git,2019-08-26 09:38:07+00:00,FPGA CryptoNight V7 Minner,24,lulinchen/FPGA_CryptoNight_V7,204443825,Verilog,FPGA_CryptoNight_V7,94,28,2024-02-01 23:05:11+00:00,"['blockchain', 'minner', 'monero', 'cryptonight-v7', 'fpga', 'asic']",None
38,https://github.com/anishathalye/notary.git,2019-09-03 19:48:44+00:00,Notary: A Device for Secure Transaction Approval üìü,6,anishathalye/notary,206160179,Verilog,notary,50,28,2023-10-04 01:27:05+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/scale-lab/BLASYS.git,2019-07-18 20:32:49+00:00,An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization,15,scale-lab/BLASYS,197653013,Verilog,BLASYS,16848,26,2024-03-29 05:56:45+00:00,"['logic-synthesis', 'approximate-circuits', 'verilog', 'approximate-computing']",https://api.github.com/licenses/bsd-3-clause
40,https://github.com/DangerousPrototypes/BusPirateUltraHDL.git,2019-08-26 13:55:19+00:00,Verilog for the Bus Pirate Ultra FPGA,1,DangerousPrototypes/BusPirateUltraHDL,204486675,Verilog,BusPirateUltraHDL,171,26,2024-04-10 01:25:09+00:00,[],https://api.github.com/licenses/gpl-3.0
41,https://github.com/go4retro/UltiMem64.git,2019-09-22 04:19:52+00:00,Commodore 64 Internal RAM Expansion with integrated MMU,4,go4retro/UltiMem64,210089535,Verilog,UltiMem64,628,25,2023-11-19 18:12:18+00:00,[],None
42,https://github.com/maxs-well/LMS-sound-filtering-by-Verilog.git,2019-08-19 12:12:01+00:00,LMS sound filtering by Verilog,5,maxs-well/LMS-sound-filtering-by-Verilog,203165721,Verilog,LMS-sound-filtering-by-Verilog,10817,25,2024-04-11 08:56:49+00:00,"['lms', 'sound-filtering', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/gpl-3.0
43,https://github.com/princeofpython/Computer-Architecture.git,2019-08-15 16:25:57+00:00,"Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introduction to Computer Organisation in IIT Madras.",6,princeofpython/Computer-Architecture,202575196,Verilog,Computer-Architecture,2797,24,2024-04-01 06:47:03+00:00,"['risc-v', 'riscv32', 'processor', 'alu', 'cpu', 'verilog', 'pipelining']",None
44,https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus.git,2019-08-11 00:50:30+00:00,,10,aquaxis/aq_mipi_csi2rx_ultrascaleplus,201699429,Verilog,aq_mipi_csi2rx_ultrascaleplus,16,24,2024-03-11 13:08:40+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/tinyvision-ai-inc/UPduino-v2.1.git,2019-08-27 15:43:51+00:00,UPduino,8,tinyvision-ai-inc/UPduino-v2.1,204736221,Verilog,UPduino-v2.1,9623,24,2023-11-15 02:01:40+00:00,[],https://api.github.com/licenses/mit
46,https://github.com/ultraembedded/minispartan6-audio.git,2019-09-01 15:11:42+00:00,miniSpartan6+ (Spartan6) FPGA based MP3 Player,7,ultraembedded/minispartan6-audio,205693645,Verilog,minispartan6-audio,609,24,2024-02-07 09:32:52+00:00,"['mp3player', 'fpga', 'risc-v', 'spartan6', 'verilog', 'verilog-project', 'audio', 'sd-card', 'rv32im']",https://api.github.com/licenses/gpl-2.0
47,https://github.com/ultraembedded/core_ftdi_bridge.git,2019-08-17 16:23:53+00:00,FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge,9,ultraembedded/core_ftdi_bridge,202905213,Verilog,core_ftdi_bridge,20,23,2024-03-26 01:27:47+00:00,"['ftdi', 'ftdi-232h', 'verilog', 'fpga', 'communications-blocks', 'axi4']",https://api.github.com/licenses/gpl-2.0
48,https://github.com/wzc810049078/systolic-array-matrix-multiplier.git,2019-09-04 07:30:27+00:00,A systolic array matrix multiplier ,5,wzc810049078/systolic-array-matrix-multiplier,206258981,Verilog,systolic-array-matrix-multiplier,18,22,2023-12-27 14:45:38+00:00,[],https://api.github.com/licenses/apache-2.0
49,https://github.com/scarv/scarv-cpu.git,2019-08-08 13:46:09+00:00,SCARV: a side-channel hardened RISC-V platform,6,scarv/scarv-cpu,201267735,Verilog,scarv-cpu,1441,22,2023-12-23 10:42:14+00:00,"['riscv', 'riscv32', 'xcrypto', 'formal-verification', 'yosys', 'cryptography', 'open-source', 'mit-license', 'crypto', 'cpu', 'ise', 'instruction-set-architecture', 'research-project', 'verilator', 'verilog']",https://api.github.com/licenses/mit
50,https://github.com/RAPcores/rapcores.git,2019-09-15 07:17:12+00:00,Robotic Application Processor,5,RAPcores/rapcores,208556773,Verilog,rapcores,3178,22,2023-09-27 13:55:40+00:00,"['fpga', '3d-printing', 'cnc', 'robotics', 'verilog', 'motors']",https://api.github.com/licenses/isc
51,https://github.com/aklsh/getting-started-with-verilog.git,2019-07-25 12:48:39+00:00,Verilog modules for beginners,11,aklsh/getting-started-with-verilog,198830281,Verilog,getting-started-with-verilog,46,21,2024-03-19 19:48:36+00:00,"['verilog', 'verilog-hdl', 'verilog-code', 'verilog-snippets', 'open-source']",https://api.github.com/licenses/mit
52,https://github.com/Cra2yPierr0t/risc-v.git,2019-08-06 15:43:57+00:00,RISC-V„ÅÆCPU‰Ωú„Å£„Åü,0,Cra2yPierr0t/risc-v,200880747,Verilog,risc-v,130,20,2024-02-28 04:03:55+00:00,[],None
53,https://github.com/4a1c0/RV32i-Verilog.git,2019-09-17 18:13:14+00:00,Simple RiscV core for academic purpose. ,3,4a1c0/RV32i-Verilog,209125599,Verilog,RV32i-Verilog,119085,19,2024-03-27 12:39:35+00:00,[],None
54,https://github.com/CherryYang05/OpenMIPS_CPU.git,2019-08-30 13:36:30+00:00,Âü∫‰∫éÈæôËäØ OpenMIPS ÂÆûÁé∞‰∏Ä‰∏™ÂÖ∑Êúâ 89 Êù°Êåá‰ª§ÁöÑ‰∫îÁ∫ßÊµÅÊ∞¥ CPUÔºå‰ΩøÁî® Verilog ËØ≠Ë®ÄÔºå‰ΩøÁî®Âìà‰ΩõÁªìÊûÑÔºåÂåÖÊã¨ÈÄªËæëÁßª‰ΩçÊåá‰ª§„ÄÅ‰πòÈô§Ê≥ïÊåá‰ª§„ÄÅÂä†ËΩΩÂ≠òÂÇ®Êåá‰ª§„ÄÅËΩ¨ÁßªÊåá‰ª§„ÄÅÂçèÂ§ÑÁêÜÂô®ËÆøÈóÆÊåá‰ª§‰ª•ÂèäÂºÇÂ∏∏Áõ∏ÂÖ≥Âú®ÂÜÖÁöÑÂÖ±89Êù°Êåá‰ª§„ÄÇËÉΩÂ§üÂ§ÑÁêÜÊï∞ÊçÆÁõ∏ÂÖ≥ÔºåÂåÖÂê´ÊµÅÊ∞¥Á∫øÊöÇÂÅú‰ª•ÂèäÂª∂ËøüÊßΩ,3,CherryYang05/OpenMIPS_CPU,205389224,Verilog,OpenMIPS_CPU,89377,18,2024-04-08 02:46:20+00:00,[],None
55,https://github.com/zan-pu/pipelined-zanpu.git,2019-09-03 11:18:08+00:00,A classic implementation of a classic five stage RISC pipeline CPU.,3,zan-pu/pipelined-zanpu,206059435,Verilog,pipelined-zanpu,480,17,2024-03-31 06:24:19+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/kelu124/lit3rick.git,2019-08-13 12:23:30+00:00,An up5k board to manage pulse-echo ultrasound acquisition.,11,kelu124/lit3rick,202138640,Verilog,lit3rick,266932,16,2024-03-19 12:27:35+00:00,"['up5k', 'tapr', 'hardware', 'python', 'ultrasound', 'ultrasound-imaging']",None
57,https://github.com/cceroici/Stochastic-Neural-Network.git,2019-09-04 00:41:09+00:00,Fully Hardware-Based Stochastic Neural Network,4,cceroici/Stochastic-Neural-Network,206197373,Verilog,Stochastic-Neural-Network,403,16,2024-03-20 09:28:34+00:00,"['neural', 'network', 'ai', 'stochastic', 'stochastic-computing', 'verilog', 'hardware', 'fpga']",None
58,https://github.com/myriadrf/xtrx-fpga-source.git,2019-08-27 17:14:44+00:00,The source code for the XTRX FPGA image,7,myriadrf/xtrx-fpga-source,204752451,Verilog,xtrx-fpga-source,349,15,2024-04-02 08:05:38+00:00,"['sdr', 'fpga', 'pcie']",
59,https://github.com/jimmyma8579/FPGA_MotorControl.git,2019-09-16 15:11:37+00:00,PID controller with FPGA hardware,5,jimmyma8579/FPGA_MotorControl,208830481,Verilog,FPGA_MotorControl,206,15,2024-03-25 22:36:33+00:00,[],None
60,https://github.com/OpenCAPI/omi_device_ice.git,2019-09-12 16:27:55+00:00,An example OMI Device FPGA with 2 DDR4 memory ports,2,OpenCAPI/omi_device_ice,208095496,Verilog,omi_device_ice,1300,14,2023-10-02 03:13:47+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/0x5b25/CNN_Core.git,2019-08-24 13:59:46+00:00,A CNN accelerator design inspired by MIT Eyeriss project,2,0x5b25/CNN_Core,204164783,Verilog,CNN_Core,83,14,2024-03-15 16:35:25+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/fusesoc/sd_device.git,2019-09-03 11:21:20+00:00,SD device emulator from ProjectVault,5,fusesoc/sd_device,206059967,Verilog,sd_device,53,14,2024-03-28 04:34:55+00:00,[],https://api.github.com/licenses/apache-2.0
63,https://github.com/braindead/ctf-writeups.git,2019-08-06 10:57:46+00:00,My CTF writeups,0,braindead/ctf-writeups,200833632,Verilog,ctf-writeups,2425,13,2024-02-17 03:42:43+00:00,[],None
64,https://github.com/michg/pyocdriscv32.git,2019-09-14 17:07:24+00:00,Python script for controlling the debug-jtag port of riscv cores,2,michg/pyocdriscv32,208474429,Verilog,pyocdriscv32,15368,13,2024-02-28 04:49:25+00:00,"['riscv32', 'python', 'jtag', 'ocd', 'verilog']",None
65,https://github.com/amamory-verification/hw-formal-verif.git,2019-07-18 16:45:05+00:00,Hardware Formal Verification,3,amamory-verification/hw-formal-verif,197624116,Verilog,hw-formal-verif,3923,13,2024-01-16 01:36:59+00:00,"['formal-verification', 'fault-simulation', 'model-checking', 'equivalence-checker', 'jasper-gold', 'vhdl', 'systemverilog']",https://api.github.com/licenses/mit
66,https://github.com/RainEggplant/mips_pipeline_cpu.git,2019-08-05 03:31:57+00:00,"a simple MIPS CPU for the Fundamental Experiment of Digital Logic and Processor course of EE, Tsinghua University",2,RainEggplant/mips_pipeline_cpu,200576187,Verilog,mips_pipeline_cpu,1333,12,2024-03-12 03:43:56+00:00,"['mips', 'mips32cpu', 'tsinghua', 'cpu', 'tsinghua-university']",None
67,https://github.com/MrX-8B/MiSTer-Arcade-DigDug.git,2019-09-19 11:15:12+00:00,FPGA implementation of DigDug arcade game,0,MrX-8B/MiSTer-Arcade-DigDug,209534045,Verilog,MiSTer-Arcade-DigDug,2880,11,2020-07-02 19:08:16+00:00,[],https://api.github.com/licenses/gpl-3.0
68,https://github.com/OpenCAPI/OpenCAPI3.0_Client_RefDesign.git,2019-09-12 18:01:15+00:00,An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development ,13,OpenCAPI/OpenCAPI3.0_Client_RefDesign,208113388,Verilog,OpenCAPI3.0_Client_RefDesign,8260,10,2022-10-13 06:46:22+00:00,[],https://api.github.com/licenses/apache-2.0
69,https://github.com/yuzeng2333/autoGenILA.git,2019-08-23 02:28:30+00:00,Automatic generation of architecture-level models for hardware from its RTL design.,2,yuzeng2333/autoGenILA,203908950,Verilog,autoGenILA,469273,10,2023-08-28 18:10:57+00:00,[],None
70,https://github.com/dldldlfma/eyeriss_v1.git,2019-08-17 15:17:42+00:00,,5,dldldlfma/eyeriss_v1,202896656,Verilog,eyeriss_v1,26938,10,2024-01-23 06:14:32+00:00,[],None
71,https://github.com/dinokev6/Cadence-Notes.git,2019-08-17 06:14:17+00:00,A documentation on my findings in Cadence,3,dinokev6/Cadence-Notes,202843448,Verilog,Cadence-Notes,1662,10,2023-02-13 13:37:12+00:00,[],None
72,https://github.com/ljgibbslf/sm3_highP.git,2019-09-08 12:54:40+00:00,A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team,5,ljgibbslf/sm3_highP,207112448,Verilog,sm3_highP,17,9,2023-08-29 02:33:40+00:00,[],None
73,https://github.com/glixx/tkgate.git,2019-08-29 01:31:08+00:00,"Digital circuit simulator, written by Jeffery P. Hansen",0,glixx/tkgate,205055389,Verilog,tkgate,12080,9,2024-03-14 15:11:12+00:00,[],https://api.github.com/licenses/gpl-2.0
74,https://github.com/garrettsworkshop/TimeDisk.git,2019-07-26 21:34:39+00:00,Apple II memory expansion card with 1 MB battery-backed RAM and NoSlotClock-compatible clock,3,garrettsworkshop/TimeDisk,199082648,Verilog,TimeDisk,41703,9,2024-02-15 07:35:36+00:00,[],
75,https://github.com/mcci-catena/catena-riscv32-fpga.git,2019-07-21 21:24:28+00:00,RISC-V 32-bit core for MCCI Catena 4710,2,mcci-catena/catena-riscv32-fpga,198106741,Verilog,catena-riscv32-fpga,117,9,2023-12-11 22:39:23+00:00,"['verilog', 'fpga-soc', 'fpga', 'ice40up5k', 'riscv32']",
76,https://github.com/wzc810049078/turbo-interleaver.git,2019-09-04 07:45:45+00:00,‰∏§Á∫ßÊµÅÊ∞¥Á∫øÁöÑLTE4Ë∑ØÂπ∂Ë°åËæìÂá∫ÁöÑturboÁ†Å‰∫§ÁªáÂô®,4,wzc810049078/turbo-interleaver,206261917,Verilog,turbo-interleaver,15,9,2024-04-02 11:51:38+00:00,[],https://api.github.com/licenses/apache-2.0
77,https://github.com/MiSTer-devel/Apple-I_MiSTer.git,2019-08-13 22:39:00+00:00,Apple I for MiSTer,5,MiSTer-devel/Apple-I_MiSTer,202233324,Verilog,Apple-I_MiSTer,4262,9,2022-11-05 14:45:29+00:00,[],https://api.github.com/licenses/apache-2.0
78,https://github.com/GaloisInc/BESSPIN-GFE-2019.git,2019-08-09 08:29:24+00:00,The DARPA SSITH-funded Government Furnished Equipment on which all secure CPUs are based.,4,GaloisInc/BESSPIN-GFE-2019,201425860,Verilog,BESSPIN-GFE-2019,56287,9,2023-05-25 19:05:20+00:00,[],https://api.github.com/licenses/apache-2.0
79,https://github.com/UndefeatedSunny/ENCODER.git,2019-08-03 19:05:24+00:00,,0,UndefeatedSunny/ENCODER,200411558,Verilog,ENCODER,39,8,2020-11-23 19:17:11+00:00,[],None
80,https://github.com/Hsury/AES-Cipher-Chip.git,2019-09-16 16:00:00+00:00,"An AES cipher chip supporting 128/256 ECB mode with 8-bit half-duplex data bus, being taped out using SMIC 130nm process.",2,Hsury/AES-Cipher-Chip,208840968,Verilog,AES-Cipher-Chip,32288,8,2024-04-12 00:28:19+00:00,[],https://api.github.com/licenses/mit
81,https://github.com/brockboe/FPGA-Space-Invaders.git,2019-09-02 03:31:09+00:00,Space invaders hardware clone on the DE2-115 FPGA dev board with a USB keyboard and VGA output.,2,brockboe/FPGA-Space-Invaders,205770543,Verilog,FPGA-Space-Invaders,22756,8,2023-11-29 05:40:11+00:00,[],None
82,https://github.com/UndefeatedSunny/JK-FLIPFLOP.git,2019-08-07 16:05:11+00:00,,0,UndefeatedSunny/JK-FLIPFLOP,201083757,Verilog,JK-FLIPFLOP,27,8,2020-11-23 19:17:15+00:00,[],None
83,https://github.com/nguyenquanicd/AllArbiterRTLCode.git,2019-08-17 15:07:37+00:00,RTL code of some arbitration algorithm,3,nguyenquanicd/AllArbiterRTLCode,202895404,Verilog,AllArbiterRTLCode,17,8,2024-03-02 07:39:21+00:00,[],None
84,https://github.com/Hanmengnan/MIPS-CPU-implementation.git,2019-09-08 06:37:10+00:00,Use verilog to implement MIPS‚Äôs 32 simple instructions,1,Hanmengnan/MIPS-CPU-implementation,207072356,Verilog,MIPS-CPU-implementation,550,8,2023-08-14 03:48:19+00:00,[],None
85,https://github.com/UndefeatedSunny/DECODER.git,2019-08-08 20:07:02+00:00,,0,UndefeatedSunny/DECODER,201329553,Verilog,DECODER,26,8,2020-11-23 19:17:13+00:00,[],None
86,https://github.com/Sahil-Udayasingh/Verilog.git,2019-07-15 16:42:39+00:00,This repo will take you through different verilog projects,2,Sahil-Udayasingh/Verilog,197036969,Verilog,Verilog,1406,7,2023-12-04 13:17:14+00:00,[],None
87,https://github.com/wangrunji0408/mips32-cpu.git,2019-07-23 07:37:58+00:00,Basic multi-cycle MIPS32 CPU,0,wangrunji0408/mips32-cpu,198377991,Verilog,mips32-cpu,20,7,2023-09-13 22:30:22+00:00,[],None
88,https://github.com/npp-ntt/jtaxi.git,2019-07-24 14:40:02+00:00,Jtag to AXI lite/AXI stream IP for Xilinx,4,npp-ntt/jtaxi,198653989,Verilog,jtaxi,444,7,2023-02-21 15:43:48+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/LucAce/MachXO2-SpiPixelController.git,2019-09-01 22:28:46+00:00,Lattice MachXO2 SPI Slave to WS2812 Pixel Controller,1,LucAce/MachXO2-SpiPixelController,205739496,Verilog,MachXO2-SpiPixelController,402,7,2023-11-29 07:23:48+00:00,"['fpga', 'hardware', 'spi', 'verilog', 'ws2812b']",https://api.github.com/licenses/mit
90,https://github.com/sehugg/mango_one.git,2019-09-03 00:31:35+00:00,Simple Apple I-inspired 6502 computer in Verilog,2,sehugg/mango_one,205957121,Verilog,mango_one,27,7,2022-09-22 19:23:37+00:00,[],https://api.github.com/licenses/cc0-1.0
91,https://github.com/VxTeemo/RemoteOscilloScope_Sender.git,2019-07-24 08:30:40+00:00,"Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. ‰ΩøÁî®1MÈááÊ†∑ÁéáÂÆûÁé∞200MÁ≠âÊïàÈááÊ†∑ÔºåÂ∞ÜÊï∞ÊçÆÂèëÈÄÅÂà∞STM32‰∏ä Altera FPGA EP4CE22E22C8, ADS828E",3,VxTeemo/RemoteOscilloScope_Sender,198592382,Verilog,RemoteOscilloScope_Sender,94,7,2024-02-26 02:28:41+00:00,[],None
92,https://github.com/dmohindru/dd6e.git,2019-09-07 03:03:02+00:00,"My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog",4,dmohindru/dd6e,206907739,Verilog,dd6e,2773,7,2024-03-24 11:28:41+00:00,[],None
93,https://github.com/zzemu-cn/LASER310_FPGA_DD20.git,2019-08-15 00:56:56+00:00,LASER310 FPGA FLOPPY DD20 VZ200 VZ300 DE1 DE2 MC6847,4,zzemu-cn/LASER310_FPGA_DD20,202448421,Verilog,LASER310_FPGA_DD20,1722,7,2024-03-29 21:01:36+00:00,[],https://api.github.com/licenses/gpl-3.0
94,https://github.com/Zee2/Typhoon.git,2019-08-22 19:38:50+00:00,Typhoon GPU on FPGA,5,Zee2/Typhoon,203861088,Verilog,Typhoon,602449,7,2023-09-27 19:45:01+00:00,[],None
95,https://github.com/panicmarvin/cmsdk_ahb_busmatrix.git,2019-07-22 06:17:10+00:00,practice configure AHB-Lite bus protocol,7,panicmarvin/cmsdk_ahb_busmatrix,198159473,Verilog,cmsdk_ahb_busmatrix,91,7,2024-02-10 16:39:57+00:00,[],None
96,https://github.com/StarashZero/Co-homework.git,2019-08-26 12:42:37+00:00,ËÆ°ÁªÑÂÆûÈ™å‰Ωú‰∏ö,2,StarashZero/Co-homework,204473371,Verilog,Co-homework,6553,7,2024-03-21 07:40:15+00:00,[],None
97,https://github.com/UndefeatedSunny/S-R-FLIPFLOP.git,2019-08-04 15:11:46+00:00,,0,UndefeatedSunny/S-R-FLIPFLOP,200507609,Verilog,S-R-FLIPFLOP,28,7,2020-11-23 19:17:07+00:00,[],None
98,https://github.com/CatherineMeng/q-learning-accel-fpga.git,2019-08-27 03:03:24+00:00,,0,CatherineMeng/q-learning-accel-fpga,204608363,Verilog,q-learning-accel-fpga,493,7,2024-01-10 11:34:36+00:00,[],https://api.github.com/licenses/gpl-3.0
99,https://github.com/secworks/prince.git,2019-08-12 18:09:57+00:00,The Prince lightweight block cipher in Verilog.,7,secworks/prince,201984065,Verilog,prince,112,7,2023-09-27 00:19:46+00:00,[],https://api.github.com/licenses/bsd-2-clause
100,https://github.com/Tarcadia/BXU.git,2019-07-17 16:08:21+00:00,An implementation of BF based extended ISA.,0,Tarcadia/BXU,197422718,Verilog,BXU,37,6,2023-10-08 19:12:18+00:00,[],https://api.github.com/licenses/gpl-3.0
101,https://github.com/koenk/gb-fpga.git,2019-08-10 20:44:33+00:00,GameBoy implementation in Verilog,1,koenk/gb-fpga,201681053,Verilog,gb-fpga,165,6,2023-11-09 18:04:14+00:00,[],None
102,https://github.com/L1ttleFlyyy/RISCVX.git,2019-07-31 20:58:36+00:00,A fully functioning RISC-V processor implemented within a week~~,2,L1ttleFlyyy/RISCVX,199928059,Verilog,RISCVX,56,6,2023-04-08 13:51:46+00:00,"['risc-v', 'rv32i', 'verilog', 'fpga', 'cpu']",None
103,https://github.com/nscscc2019/MIRROR-SWAMP.git,2019-08-05 12:27:21+00:00,"MIRROR_SWAMP is a MIPS processor capable of booting linux, and it is specially optimized for DDR3 memory access pattern.",2,nscscc2019/MIRROR-SWAMP,200650987,Verilog,MIRROR-SWAMP,75015,6,2021-12-25 15:21:50+00:00,[],https://api.github.com/licenses/gpl-3.0
104,https://github.com/esophagus-now/fpga-bpf.git,2019-07-29 19:33:07+00:00,,0,esophagus-now/fpga-bpf,199515441,Verilog,fpga-bpf,1815,6,2023-09-22 07:31:10+00:00,[],None
105,https://github.com/lyp365859350/Verilog.git,2019-07-26 02:03:07+00:00,FPGAÁ°¨‰ª∂ËÆæËÆ°ËØ≠Ë®ÄVerilogÂÖ•Èó®,0,lyp365859350/Verilog,198928900,Verilog,Verilog,7033,6,2024-03-25 00:48:40+00:00,[],None
106,https://github.com/MEICLabFZU/CortexM3IPCore.git,2019-09-10 01:31:40+00:00,Based on DE10Lite,2,MEICLabFZU/CortexM3IPCore,207438772,Verilog,CortexM3IPCore,68592,5,2023-08-25 01:55:41+00:00,[],None
107,https://github.com/Laxer3a/libVerilog.git,2019-09-15 14:10:57+00:00,List of convenient Verilog functions for resusability in projects.,0,Laxer3a/libVerilog,208603716,Verilog,libVerilog,6,5,2023-12-17 15:22:29+00:00,[],https://api.github.com/licenses/mit
108,https://github.com/maallyn/verilog_code.git,2019-08-25 22:37:23+00:00,I am a new verilog developer with no training. I have made my first project and I am seeking criticism from more senior and wise prople,1,maallyn/verilog_code,204357492,Verilog,verilog_code,14524,5,2021-02-25 17:08:45+00:00,[],None
109,https://github.com/ElectronAsh/CPS1_MiSTer-master.git,2019-09-08 12:43:31+00:00,CPS1 FPGA Core WIP for MiSTer,0,ElectronAsh/CPS1_MiSTer-master,207111076,Verilog,CPS1_MiSTer-master,24023,5,2022-04-12 07:11:15+00:00,[],https://api.github.com/licenses/gpl-3.0
110,https://github.com/bigdot123456/wasmFPGA.git,2019-08-13 06:34:23+00:00,,0,bigdot123456/wasmFPGA,202080108,Verilog,wasmFPGA,55,5,2022-06-04 21:23:08+00:00,[],https://api.github.com/licenses/gpl-3.0
111,https://github.com/andrsmllr/tang_primer_devbrd.git,2019-09-02 19:00:59+00:00,Play and learn with the Sipeed Tang PriMER development board featuring an Anlogic EG4S20 FPGA.,0,andrsmllr/tang_primer_devbrd,205919221,Verilog,tang_primer_devbrd,14,5,2022-05-09 12:04:52+00:00,"['fpga', 'anlogic-fpga', 'hdl', 'verilog']",https://api.github.com/licenses/mit
112,https://github.com/thisimon/Friet.git,2019-09-06 08:11:26+00:00,,0,thisimon/Friet,206746055,Verilog,Friet,146,5,2022-09-18 08:49:49+00:00,[],https://api.github.com/licenses/mit
113,https://github.com/MUrielleMU/single-cycle-CPU.git,2019-09-06 08:22:34+00:00,ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞,13,MUrielleMU/single-cycle-CPU,206748120,,single-cycle-CPU,37264,5,2023-12-20 08:48:49+00:00,[],None
114,https://github.com/philpem/acorn_postbox.git,2019-07-17 01:05:57+00:00,Acorn ARM/RISC OS POST code reader,3,philpem/acorn_postbox,197289583,Verilog,acorn_postbox,43,5,2022-03-28 18:36:31+00:00,[],https://api.github.com/licenses/gpl-3.0
115,https://github.com/MrX-8B/MiSTer-Arcade-Druaga.git,2019-09-21 22:11:21+00:00,"FPGA implementation of ""The Tower of Druaga"" (and Mappy,DigDug II,Motos) arcade game",1,MrX-8B/MiSTer-Arcade-Druaga,210059384,Verilog,MiSTer-Arcade-Druaga,1121,5,2023-08-06 10:06:34+00:00,[],https://api.github.com/licenses/gpl-3.0
116,https://github.com/yasnakateb/MIPSProcessor.git,2019-08-12 16:11:05+00:00,üîÆ A 32-bit MIPS Processor Implementation in Verilog HDL,0,yasnakateb/MIPSProcessor,201965197,Verilog,MIPSProcessor,236,5,2024-01-04 16:25:50+00:00,"['mips-processor', 'xilinx', 'cpu', 'multicycle']",None
117,https://github.com/mircomannino/RISC-V-Simulator.git,2019-08-13 14:02:58+00:00,A verilog simulation of the processor RISC-V,1,mircomannino/RISC-V-Simulator,202157088,Verilog,RISC-V-Simulator,1158,5,2024-03-17 04:49:36+00:00,[],
118,https://github.com/hitwh-nscscc/hyposoc_iot.git,2019-08-11 07:35:10+00:00,A tiny SoC made of Xilinx IP Cores and a few open-source modules by Loongson,1,hitwh-nscscc/hyposoc_iot,201733064,Verilog,hyposoc_iot,893,4,2023-08-04 18:38:28+00:00,[],https://api.github.com/licenses/gpl-3.0
119,https://github.com/Roboy/iceboard.git,2019-09-22 03:20:49+00:00,next level motorboard,5,Roboy/iceboard,210084264,Verilog,iceboard,298490,4,2022-02-10 06:56:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
120,https://github.com/MiSTer-devel/Arcade-RallyX_MiSTer.git,2019-09-18 23:36:13+00:00,RallyX and NRallyX core,8,MiSTer-devel/Arcade-RallyX_MiSTer,209422257,Verilog,Arcade-RallyX_MiSTer,6758,4,2023-03-03 10:17:49+00:00,[],https://api.github.com/licenses/gpl-3.0
121,https://github.com/MaxwellWjj/ADC-DAC_Drivers.git,2019-07-28 09:38:56+00:00,"Drivers of some ADC & DAC, coding with verilog/system verilog",0,MaxwellWjj/ADC-DAC_Drivers,199268391,Verilog,ADC-DAC_Drivers,10,4,2022-10-17 09:31:30+00:00,[],None
122,https://github.com/zan-pu/vivado-exp.git,2019-08-27 06:35:24+00:00,Vivado example repository.,0,zan-pu/vivado-exp,204636037,Verilog,vivado-exp,518,4,2024-03-31 06:25:10+00:00,[],https://api.github.com/licenses/mit
123,https://github.com/etherblade-net/EBV1_project_jun18.git,2019-07-21 20:28:19+00:00,EtherBlade.net Ver1 project (jun18),1,etherblade-net/EBV1_project_jun18,198102136,Verilog,EBV1_project_jun18,4476,4,2023-10-28 23:23:50+00:00,[],https://api.github.com/licenses/mit
124,https://github.com/jgilcas/A500-8MB-FastRAM.git,2019-07-18 15:35:30+00:00,8MB FastRAM Board for the Amiga 500 & Amiga 500+,8,jgilcas/A500-8MB-FastRAM,197614203,Verilog,A500-8MB-FastRAM,51099,4,2023-11-10 17:53:05+00:00,[],https://api.github.com/licenses/gpl-2.0
125,https://github.com/tsengs0/ECC_Hardware.git,2019-08-11 13:42:07+00:00,Hardware implementation of Error-Correction Code in Verilog,4,tsengs0/ECC_Hardware,201769675,Verilog,ECC_Hardware,259,4,2023-10-11 07:41:59+00:00,[],None
126,https://github.com/ZhanLu00/Verilog-Space-Shooter.git,2019-07-20 14:15:32+00:00,This is a simple game with a similar style to the classic Space Invaders. You can download this Verilog game to your FPGA board. Have fun ^^^,1,ZhanLu00/Verilog-Space-Shooter,197939589,Verilog,Verilog-Space-Shooter,34557,4,2022-04-21 00:26:23+00:00,[],None
127,https://github.com/PrayagS/MIPS_16bit.git,2019-08-26 08:19:07+00:00,16-bit MIPS processor implemented in Verilog (as a part of Computer Organisation course),4,PrayagS/MIPS_16bit,204429213,Verilog,MIPS_16bit,4162,4,2024-04-02 05:34:47+00:00,"['cpu', 'mips', 'xilinx-ise', 'verilog', 'computer-architecture']",None
128,https://github.com/robinsonb5/Next186_SoC.git,2019-08-12 23:15:34+00:00,"A fork of Nicolae Dumitrache's Next186_Soc project, aiming to simplify setup by loading BIOS from SD Card, and ultimately adding support for disk images.",0,robinsonb5/Next186_SoC,202023185,Verilog,Next186_SoC,1220,4,2022-03-30 20:27:06+00:00,[],None
129,https://github.com/Miladrzh/verilog-carry-lookahead-adder.git,2019-09-06 13:42:58+00:00,Its my midterm project for Logic Circuit Course,0,Miladrzh/verilog-carry-lookahead-adder,206802470,Verilog,verilog-carry-lookahead-adder,374,4,2023-11-20 08:34:00+00:00,"['verilog', 'hdl', 'carry-look-ahead-adder']",None
130,https://github.com/JamesUnicomb/JuFPGA.git,2019-09-09 02:40:54+00:00,This is a repository based on my own tinkering with an FPGA board. ,1,JamesUnicomb/JuFPGA,207209356,Verilog,JuFPGA,9649,4,2021-11-14 18:10:48+00:00,[],None
131,https://github.com/zhangzek/simple-2D-convenience.git,2019-09-06 08:31:48+00:00,ÁÆÄÊòì‰∫åÁª¥Âç∑ÁßØ,2,zhangzek/simple-2D-convenience,206749840,Verilog,simple-2D-convenience,3,4,2022-05-26 17:46:00+00:00,[],None
132,https://github.com/anirudh-chakravarthy/Computer-Architecture-Labs.git,2019-08-20 10:56:39+00:00,,0,anirudh-chakravarthy/Computer-Architecture-Labs,203357674,Verilog,Computer-Architecture-Labs,2452,4,2022-04-08 12:45:55+00:00,[],None
133,https://github.com/mongrelgem/cMIPS.git,2019-09-02 20:25:08+00:00,"A complete classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",0,mongrelgem/cMIPS,205931224,Verilog,cMIPS,4285,4,2023-10-21 12:09:33+00:00,"['mips-processor', 'mips-architecture', 'processor', 'vhdl-code', 'verilog-hdl', 'hardware-designs']",https://api.github.com/licenses/apache-2.0
134,https://github.com/Sciroccogti/FPGA_Metro_Ticketing.git,2019-08-26 06:28:00+00:00,‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüFPGAËØæÁ®ãËÆæËÆ°‚Äî‚ÄîÂú∞ÈìÅÂîÆÁ•®Ê®°ÊãüÁ≥ªÁªü,0,Sciroccogti/FPGA_Metro_Ticketing,204410271,Verilog,FPGA_Metro_Ticketing,1094,4,2023-09-06 10:43:26+00:00,[],https://api.github.com/licenses/gpl-3.0
135,https://github.com/joallace/verilog-safe.git,2019-08-12 22:29:42+00:00,"A verilog coded FPGA safe that uses a 18 bit password and a facial code, recognized by OpenCV,  to unlock it.",1,joallace/verilog-safe,202018566,Verilog,verilog-safe,764,4,2022-11-21 18:36:31+00:00,[],None
136,https://github.com/EECS150/fpga_labs_fa19.git,2019-08-30 00:11:20+00:00,FPGA lab skeleton files and specs for EECS 151/251A Fall 2019,5,EECS150/fpga_labs_fa19,205271829,Verilog,fpga_labs_fa19,14116,4,2023-06-11 15:27:51+00:00,[],None
137,https://github.com/noaws/Verilog_basic.git,2019-08-12 13:33:14+00:00,Áî®VerilogÂÆûÁé∞‰∏Ä‰∫õÊï∞Â≠óÁîµË∑ØÁöÑÁÆÄÂçïÊ®°Âùó,2,noaws/Verilog_basic,201936717,Verilog,Verilog_basic,14,3,2022-12-09 04:07:32+00:00,[],None
138,https://github.com/MaxXSoft/Uranus-OOPA.git,2019-08-08 14:27:51+00:00,Uranus OOPA (Out-of-Order Pepper Architecture),1,MaxXSoft/Uranus-OOPA,201275379,Verilog,Uranus-OOPA,363,3,2022-10-05 03:40:08+00:00,[],https://api.github.com/licenses/gpl-3.0
139,https://github.com/ieee-ceda-datc/RDF-2018.git,2019-08-02 03:24:26+00:00,,1,ieee-ceda-datc/RDF-2018,200157881,Verilog,RDF-2018,87585,3,2023-02-17 12:32:54+00:00,[],https://api.github.com/licenses/gpl-3.0
140,https://github.com/kpi-keoa/kpi-computer-architecture-course.git,2019-09-04 08:21:31+00:00,Computer Architecture course repository,14,kpi-keoa/kpi-computer-architecture-course,206268790,Verilog,kpi-computer-architecture-course,24999,3,2020-10-30 22:21:30+00:00,[],None
141,https://github.com/AkshayBiju10/DCT_IDCT_FPGA.git,2019-09-21 06:21:40+00:00,"Written in Verilog, Implements DCT-II AAN algorithm and it's inverse algorithm on FPGA",3,AkshayBiju10/DCT_IDCT_FPGA,209935805,Verilog,DCT_IDCT_FPGA,595,3,2023-05-13 03:00:26+00:00,[],None
142,https://github.com/linhaohao/link171.git,2019-09-15 12:35:16+00:00,FPGA link171 ÈìæË∑ØÂ∑•Á®ã‰ª£Á†Å,5,linhaohao/link171,208591660,Verilog,link171,358,3,2023-10-21 09:12:25+00:00,[],None
143,https://github.com/ben-marshall/vanilla-riscv.git,2019-07-16 20:41:11+00:00,"Vanilla RISC-V core, implementing RV32IMC",1,ben-marshall/vanilla-riscv,197264840,Verilog,vanilla-riscv,328,3,2023-02-15 07:24:45+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/pramodsu/DesignDriverSoC.git,2019-08-30 11:46:08+00:00,Design Driver SoC for Verification Project,3,pramodsu/DesignDriverSoC,205371523,Verilog,DesignDriverSoC,28380,3,2023-11-28 14:43:00+00:00,[],None
145,https://github.com/mehrangoli/Verilog-Benchmarks.git,2019-07-17 09:18:18+00:00,This repository includes set of Verilog benchmarks,1,mehrangoli/Verilog-Benchmarks,197356760,Verilog,Verilog-Benchmarks,43,3,2023-11-05 15:25:27+00:00,"['verilog', 'benchmarks']",https://api.github.com/licenses/mit
146,https://github.com/YoonGroupUmich/osc1lite.git,2019-07-15 17:25:51+00:00,optical stimulation controller - lite edition (12 channels w/ COTS DACs) ,2,YoonGroupUmich/osc1lite,197042892,Verilog,osc1lite,40998,3,2024-03-22 15:54:42+00:00,[],https://api.github.com/licenses/mit
147,https://github.com/zhangzek/Booth_algorithm_multiplier.git,2019-09-14 06:33:39+00:00,BoothÁÆóÊ≥ï‰πòÊ≥ïÂô®‰∏ìÈ¢ò,2,zhangzek/Booth_algorithm_multiplier,208399712,Verilog,Booth_algorithm_multiplier,933,3,2023-04-03 05:52:27+00:00,[],None
148,https://github.com/MaxwellWjj/Zynq_LCD_PL.git,2019-08-04 13:08:22+00:00,Littlevgl in Zynq with an LCD driver,0,MaxwellWjj/Zynq_LCD_PL,200494085,Verilog,Zynq_LCD_PL,212,3,2023-08-06 09:57:54+00:00,[],None
149,https://github.com/liyichen-cly/Organization-CourseDesign.git,2019-08-13 16:21:04+00:00,NUAAËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ-36Êù°Êåá‰ª§ÊµÅÊ∞¥Á∫øCPU,1,liyichen-cly/Organization-CourseDesign,202182295,Verilog,Organization-CourseDesign,638,3,2023-05-28 02:17:00+00:00,"['organization', 'pipeline', 'cpu', 'verilog']",None
150,https://github.com/b03901165Shih/Guided_Image_Hardware.git,2019-07-20 14:48:43+00:00,Hardware Architecture for 30fps Full-HD Guided Image Filter,1,b03901165Shih/Guided_Image_Hardware,197943711,Verilog,Guided_Image_Hardware,21769,3,2023-07-29 11:43:16+00:00,[],None
151,https://github.com/MrX-8B/MiSTer-Arcade-RallyX.git,2019-09-18 06:09:36+00:00,FPGA implementation of (New)Rally-X arcade game,1,MrX-8B/MiSTer-Arcade-RallyX,209231115,Verilog,MiSTer-Arcade-RallyX,1644,3,2020-06-03 21:11:13+00:00,[],https://api.github.com/licenses/gpl-3.0
152,https://github.com/amitabhyadav/q-pipeline-experimental.git,2019-08-18 22:43:53+00:00,Project Code Name: anne-hathaway,1,amitabhyadav/q-pipeline-experimental,203063855,Verilog,q-pipeline-experimental,86,3,2023-09-01 00:54:34+00:00,[],https://api.github.com/licenses/mit
153,https://github.com/erikmfox/FPGALicensePlateRecognition.git,2019-08-06 20:37:58+00:00,Capstone Project: FPGA-based License Plate Recognition,0,erikmfox/FPGALicensePlateRecognition,200921266,Verilog,FPGALicensePlateRecognition,16,3,2024-01-21 01:53:44+00:00,[],None
154,https://github.com/jihandong/openmips32.git,2019-09-06 12:06:17+00:00,trivial CPU,0,jihandong/openmips32,206785449,Verilog,openmips32,8922,3,2023-03-28 03:00:33+00:00,[],None
155,https://github.com/ZYHowell/Illustrious.git,2019-09-10 12:50:47+00:00,"MS108 homework in ACM class, a toy RISCV CPU",0,ZYHowell/Illustrious,207558237,Verilog,Illustrious,2217,3,2023-03-24 19:20:34+00:00,[],None
156,https://github.com/Bevis0721/Vivado-fpu-on-sea-s7.git,2019-09-07 04:21:18+00:00,,3,Bevis0721/Vivado-fpu-on-sea-s7,206914874,Verilog,Vivado-fpu-on-sea-s7,2282,3,2021-01-07 06:39:07+00:00,[],None
157,https://github.com/wonjsohn/stdp_synaptic_competition.git,2019-08-14 07:53:19+00:00,The core wrapper for the plasticity emulating constraint-induced intervention. ,0,wonjsohn/stdp_synaptic_competition,202302003,Verilog,stdp_synaptic_competition,57,3,2023-03-29 06:29:44+00:00,[],None
158,https://github.com/yasnakateb/WMController.git,2019-09-09 16:54:03+00:00, ‚ú®üêæ‚ú® A Control System for Washing Machine in Verilog HDL,1,yasnakateb/WMController,207359241,Verilog,WMController,248,3,2024-01-25 17:36:45+00:00,"['washing-machine', 'icarus-verilog']",https://api.github.com/licenses/gpl-2.0
159,https://github.com/swjtu-mxb/vivado-tutorial.git,2019-08-06 08:37:46+00:00,,1,swjtu-mxb/vivado-tutorial,200811047,Verilog,vivado-tutorial,1046,3,2021-02-18 09:57:25+00:00,[],None
160,https://github.com/m4j0rt0m/axi-lite_uart-ipcore.git,2019-09-09 02:41:26+00:00,AXI4-Lite UART IP core,0,m4j0rt0m/axi-lite_uart-ipcore,207209432,Verilog,axi-lite_uart-ipcore,197,3,2024-04-05 01:53:29+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/thecurryspice/cacheController.git,2019-09-10 13:55:47+00:00,"Verilog implementation of a 2 way, 4 set associative cache with the testbench behaving as a processor",0,thecurryspice/cacheController,207573878,Verilog,cacheController,4,3,2023-12-11 18:14:26+00:00,[],None
162,https://github.com/DeamonYang/jpeg_encoder.git,2019-09-20 09:01:21+00:00,jpeg encoder ,5,DeamonYang/jpeg_encoder,209748902,Verilog,jpeg_encoder,2370,3,2021-09-17 12:46:41+00:00,[],None
163,https://github.com/Yvan-xy/Sirius.git,2019-09-02 11:55:26+00:00,CPU,0,Yvan-xy/Sirius,205846669,Verilog,Sirius,3693,3,2023-07-01 07:04:29+00:00,"['fpga', 'verilog', 'mips', 'cpu', 'risc']",None
164,https://github.com/HaoLuo2627/whack_a_mole.git,2019-07-31 16:20:28+00:00,Â§ß‰∫åÊï∞ÁîµÂÆûÈ™åÊâìÂú∞Èº†Ê∏∏ÊàèÂÆåÊï¥È°πÁõÆÊ∫êÁ†Å„ÄÇ‰ΩøÁî®Verilog HDLÂÆûÁé∞,0,HaoLuo2627/whack_a_mole,199890998,Verilog,whack_a_mole,8350,3,2024-03-12 07:19:11+00:00,[],None
165,https://github.com/MeloYang05/CUHK-CSC3050-Project.git,2019-08-28 02:17:52+00:00,,0,MeloYang05/CUHK-CSC3050-Project,204829368,Verilog,CUHK-CSC3050-Project,19499,3,2023-08-19 04:32:44+00:00,[],None
166,https://github.com/scarv/scarv-soc.git,2019-08-08 09:26:00+00:00,SCARV: a side-channel hardened RISC-V platform,3,scarv/scarv-soc,201224775,Verilog,scarv-soc,3085,3,2023-04-27 14:22:46+00:00,"['risc-v', 'soc', 'risc', 'processor', 'scarv', 'verilog', 'xcrypto', 'cryptography']",https://api.github.com/licenses/mit
167,https://github.com/cquca/csco_book_codes.git,2019-08-07 10:13:39+00:00,codes of csco book,0,cquca/csco_book_codes,201025648,Verilog,csco_book_codes,17,3,2021-05-02 10:25:19+00:00,[],https://api.github.com/licenses/mit
168,https://github.com/vassilas/High-Speed-Recursive-Ling-Adder.git,2019-08-31 08:09:56+00:00,A deep research in binary 2^n-1 Adders. And an implementation of various hybrid resursive Ling adders. ,1,vassilas/High-Speed-Recursive-Ling-Adder,205515831,Verilog,High-Speed-Recursive-Ling-Adder,47125,3,2023-12-28 13:13:00+00:00,[],None
169,https://github.com/davewoo999/Acorn_System1_MiSTer.git,2019-07-15 19:22:16+00:00,A port of the Acorn System 1 computer from 1979,0,davewoo999/Acorn_System1_MiSTer,197058783,Verilog,Acorn_System1_MiSTer,793,2,2022-06-26 15:30:20+00:00,[],None
170,https://github.com/Limaomao821/selfmade_CPU.git,2019-08-23 07:30:19+00:00,code when read the book <<Ëá™Â∑±Âä®ÊâãÂÜôCPU>>,0,Limaomao821/selfmade_CPU,203947611,Verilog,selfmade_CPU,11485,2,2023-04-23 16:35:40+00:00,[],None
171,https://github.com/qzshi97/CNN.git,2019-09-10 12:40:47+00:00,,0,qzshi97/CNN,207556011,Verilog,CNN,16,2,2022-03-02 04:09:29+00:00,[],None
172,https://github.com/Affanmir/-single-cycle-RISC-V-processor-Verilog-.git,2019-08-30 15:33:51+00:00,,0,Affanmir/-single-cycle-RISC-V-processor-Verilog-,205409920,Verilog,-single-cycle-RISC-V-processor-Verilog-,6,2,2024-02-22 07:27:41+00:00,[],None
173,https://github.com/RazeNaan/MIPS_Pipelining_Matrix_multiplier.git,2019-07-22 06:22:43+00:00,,0,RazeNaan/MIPS_Pipelining_Matrix_multiplier,198160253,Verilog,MIPS_Pipelining_Matrix_multiplier,12,2,2020-03-27 22:42:37+00:00,[],None
174,https://github.com/gnodipac886/ECE385.git,2019-09-17 05:09:23+00:00,For UIUC ECE 385 FA_2019,4,gnodipac886/ECE385,208964098,Verilog,ECE385,38008,2,2023-04-13 06:40:19+00:00,[],None
175,https://github.com/thinkpiece/ETRI-SW-SoC-base.git,2019-08-13 00:50:07+00:00,ETRI SW-SoC design base,5,thinkpiece/ETRI-SW-SoC-base,202032771,Verilog,ETRI-SW-SoC-base,36,2,2019-09-03 08:15:35+00:00,[],https://api.github.com/licenses/agpl-3.0
176,https://github.com/8BitApple/VerilogSnake.git,2019-08-05 22:07:32+00:00,Snake game written in Verilog (not SystemVerilog b/c of issues with my FPGA) for the Xilinx Spartan 6 FPGA,1,8BitApple/VerilogSnake,200735377,Verilog,VerilogSnake,10,2,2024-03-27 08:58:12+00:00,[],None
177,https://github.com/Eric-Ma-7/SaintPU.git,2019-09-20 09:28:31+00:00,Preparation for NSCSCC 2020,2,Eric-Ma-7/SaintPU,209754226,Verilog,SaintPU,2386,2,2019-12-06 07:31:59+00:00,[],None
178,https://github.com/dh73/benchmark-sbx.git,2019-08-28 14:25:42+00:00,sbx for benchmarks/sharing between laptop-server,0,dh73/benchmark-sbx,204950883,Verilog,benchmark-sbx,17391,2,2024-01-16 09:39:24+00:00,[],None
179,https://github.com/yib1212/Biped-robot.git,2019-09-04 23:22:59+00:00,The group project of ENGN 8537 in ANU,1,yib1212/Biped-robot,206432505,Verilog,Biped-robot,28,2,2021-07-30 06:56:51+00:00,[],None
180,https://github.com/kdyke/65xx.git,2019-09-06 04:03:53+00:00,Various Verilog implementations of 6502/65C02/65CE02/4510 CPUs,0,kdyke/65xx,206710036,Verilog,65xx,500,2,2024-03-23 01:04:20+00:00,[],None
181,https://github.com/CarlosShiu/Pynq-Respeaker-DOA-Vivado.git,2019-07-18 05:20:30+00:00,,0,CarlosShiu/Pynq-Respeaker-DOA-Vivado,197516591,Verilog,Pynq-Respeaker-DOA-Vivado,67,2,2022-11-12 13:54:51+00:00,[],None
182,https://github.com/zhangzek/Sync_and_Asyn_FIFO.git,2019-09-06 07:20:50+00:00,ÂêåÊ≠•‰∏éÂºÇÊ≠•FIFO,2,zhangzek/Sync_and_Asyn_FIFO,206736937,Verilog,Sync_and_Asyn_FIFO,547,2,2019-11-10 09:38:34+00:00,[],None
183,https://github.com/andrsmllr/crappy_max_ii_devbrd.git,2019-09-05 11:29:56+00:00,Play and learn some valuable lessons with a generic Ebay/China CPLD board featuring an Altera/Intel MAX II CPLD. The hardware is pretty crappy (just mine?) so it won't be much fun.,0,andrsmllr/crappy_max_ii_devbrd,206547749,Verilog,crappy_max_ii_devbrd,5,2,2021-11-25 12:24:50+00:00,"['cpld', 'altera', 'intel', 'hdl', 'verilog', 'quartus']",https://api.github.com/licenses/mit
184,https://github.com/ArneSchwettmann/MicrowaveSource.git,2019-09-18 21:40:08+00:00,"Supplementary material for ""FPGA-Controlled Versatile Microwave Source for Cold Atom Experiments""",0,ArneSchwettmann/MicrowaveSource,209408733,Verilog,MicrowaveSource,930,2,2019-09-21 12:58:05+00:00,[],None
185,https://github.com/OIdiotLin/HDLBits-solutions.git,2019-09-10 13:16:14+00:00,My own solutions for HDLBits problem sets.,1,OIdiotLin/HDLBits-solutions,207564154,Verilog,HDLBits-solutions,16,2,2020-10-17 18:36:58+00:00,"['verilog', 'learning']",None
186,https://github.com/prashanthmypadi/rtc.git,2019-07-24 18:25:04+00:00,"A test RTC written in Verilog. 32.768kHz Crystal input. Currently outputs only date, hh:mm:ss and date doesn't reset after 30/31.",0,prashanthmypadi/rtc,198689007,Verilog,rtc,1,2,2023-12-22 03:30:40+00:00,[],None
187,https://github.com/timdyh/BUAA-CO-2018.git,2019-08-29 14:28:35+00:00,2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêËØæÁ®ãËÆæËÆ°,0,timdyh/BUAA-CO-2018,205182491,Verilog,BUAA-CO-2018,13692,2,2021-04-23 08:31:23+00:00,[],None
188,https://github.com/SokolovRV/FPGAVectorControl.git,2019-09-09 05:42:21+00:00,,0,SokolovRV/FPGAVectorControl,207232514,Verilog,FPGAVectorControl,17820,2,2023-05-27 00:38:33+00:00,[],None
189,https://github.com/uXeBoy/VGA1306_dazzler.git,2019-08-07 10:58:31+00:00,FPGA Extension to Altair 8800 simulator to support the Cromemco Dazzler graphics card,2,uXeBoy/VGA1306_dazzler,201032273,Verilog,VGA1306_dazzler,13522,2,2019-08-15 03:41:01+00:00,[],None
190,https://github.com/tmatos/acc-nano.git,2019-07-25 01:03:52+00:00,Base SW and Verilog HW for using accelerators on the Cyclone V FPGA within the Terasic DE10 Nano board,0,tmatos/acc-nano,198731066,Verilog,acc-nano,8609,2,2024-01-02 23:32:59+00:00,[],None
191,https://github.com/cw1997/VV-ISA.git,2019-07-27 07:08:52+00:00,Design a ISA and BIOS by HDL,0,cw1997/VV-ISA,199129998,Verilog,VV-ISA,21,2,2021-03-31 08:56:18+00:00,[],https://api.github.com/licenses/apache-2.0
192,https://github.com/danchitnis/FPGA-text-overlay.git,2019-09-02 19:48:14+00:00,Analog PAL/NTSC video text overlay using Xilinx Spartan-3E FPGA,0,danchitnis/FPGA-text-overlay,205926239,Verilog,FPGA-text-overlay,348,2,2023-01-28 05:30:13+00:00,[],https://api.github.com/licenses/mit
193,https://github.com/zongzeliunt/RTL_experiments.git,2019-07-31 19:47:22+00:00,,0,zongzeliunt/RTL_experiments,199919325,Verilog,RTL_experiments,4737,2,2023-01-17 07:26:47+00:00,[],None
194,https://github.com/sndNoodle/verilog_SPIMaster.git,2019-07-15 06:26:06+00:00,Verilog„ÅßÊõ∏„ÅÑ„ÅüÁ∞°Âçò„Å™SPI master,0,sndNoodle/verilog_SPIMaster,196937377,Verilog,verilog_SPIMaster,2,2,2021-09-26 03:22:12+00:00,[],None
195,https://github.com/kgupta1995/10ge_mac_core_ethernet.git,2019-07-22 00:41:34+00:00,,1,kgupta1995/10ge_mac_core_ethernet,198120168,Verilog,10ge_mac_core_ethernet,62,2,2023-04-05 21:14:21+00:00,[],None
196,https://github.com/KausikN/BTech_VLSI_Files.git,2019-09-05 11:36:18+00:00,BTech VLSI Files,0,KausikN/BTech_VLSI_Files,206548920,Verilog,BTech_VLSI_Files,6573,2,2023-09-26 06:21:22+00:00,[],None
197,https://github.com/buttercutter/arbiter.git,2019-09-01 17:38:24+00:00,A simple round-robin arbiter,1,buttercutter/arbiter,205710835,Verilog,arbiter,3,2,2021-05-13 21:33:34+00:00,[],None
198,https://github.com/amanshreshtha1998/haze-removal-algorithm-on-FPGA.git,2019-08-29 08:32:28+00:00,This is our B.Tech. project. The first step is to implement the hardware circuit given in the paper we all read.,1,amanshreshtha1998/haze-removal-algorithm-on-FPGA,205117635,Verilog,haze-removal-algorithm-on-FPGA,14,2,2023-12-05 14:54:38+00:00,[],None
199,https://github.com/ograsdijk/StemLab.git,2019-07-26 20:42:20+00:00,Modification of PyRPL,1,ograsdijk/StemLab,199077628,Verilog,StemLab,1180,2,2023-02-01 04:36:51+00:00,[],None
200,https://github.com/A-Chidalu/LabsEECS2021.git,2019-09-16 18:17:02+00:00,All Labs Done in EECS2021 Using Assembly and Verilog,1,A-Chidalu/LabsEECS2021,208867403,Verilog,LabsEECS2021,1011,2,2024-04-07 21:28:11+00:00,[],None
201,https://github.com/Junglecuber/ZUC-algorithm.git,2019-08-11 08:08:05+00:00,,2,Junglecuber/ZUC-algorithm,201736245,Verilog,ZUC-algorithm,663,2,2022-09-06 05:54:29+00:00,[],None
202,https://github.com/RasheedKibria/8-Bit-Processor-Design.git,2019-09-06 05:34:57+00:00,SAP1 Computer Verilog Code,0,RasheedKibria/8-Bit-Processor-Design,206720283,Verilog,8-Bit-Processor-Design,6,2,2023-01-18 19:45:14+00:00,[],None
203,https://github.com/16oh4/RISC16BitProcessor.git,2019-08-13 17:32:07+00:00,An implementation of a RISC 16-bit processor with custom Datapath and Controller.,0,16oh4/RISC16BitProcessor,202193483,Verilog,RISC16BitProcessor,4283,2,2022-06-23 19:58:21+00:00,[],None
204,https://github.com/drivertrain/ALUNeedIsLove.git,2019-09-22 18:24:09+00:00,Repo for the vhdl group project,0,drivertrain/ALUNeedIsLove,210194440,Verilog,ALUNeedIsLove,26634,2,2021-05-11 23:23:27+00:00,[],None
205,https://github.com/MasterJH5574/RISC-V_CPU.git,2019-09-21 08:02:12+00:00,üñ•Ô∏èA CPU in Verilog that implements the RISC-V 32b integer base user-level real-mode ISA.,0,MasterJH5574/RISC-V_CPU,209947427,Verilog,RISC-V_CPU,639,2,2023-03-11 23:30:32+00:00,[],None
206,https://github.com/Shrajan/Verilog-Servo-Controller.git,2019-08-03 12:07:03+00:00,Verilog code to control multiple servos on an FPGA.,0,Shrajan/Verilog-Servo-Controller,200371099,Verilog,Verilog-Servo-Controller,2658,2,2022-09-13 00:26:51+00:00,[],None
207,https://github.com/maswx/linux_verilog_environment_setup_guide.git,2019-09-21 14:42:23+00:00,Build the verilog environment from ZERO in Linux.,1,maswx/linux_verilog_environment_setup_guide,210001490,Verilog,linux_verilog_environment_setup_guide,17,2,2023-11-17 11:53:07+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/yasnakateb/FIFOMemory.git,2019-08-16 22:31:50+00:00,üìç A FIFO Memory Implementation in Verilog HDL,0,yasnakateb/FIFOMemory,202807098,Verilog,FIFOMemory,131,1,2021-03-10 08:22:11+00:00,"['icarus-verilog', 'fifo-memory']",None
209,https://github.com/raysant/single-cycle-risc-processor.git,2019-08-18 23:48:07+00:00,Single-cycle processor written in verilog,0,raysant/single-cycle-risc-processor,203068152,Verilog,single-cycle-risc-processor,7,1,2022-09-27 16:58:01+00:00,[],None
210,https://github.com/HandSomeLEEw/LongXinCup-1.git,2019-07-15 08:57:30+00:00,,0,HandSomeLEEw/LongXinCup-1,196962344,Verilog,LongXinCup-1,12619,1,2020-06-16 07:51:45+00:00,[],None
211,https://github.com/skravats/dev.git,2019-07-22 16:45:57+00:00,,0,skravats/dev,198265638,Verilog,dev,343419,1,2022-02-11 13:35:25+00:00,[],None
212,https://github.com/whik/Wave_Generate.git,2019-07-30 08:14:24+00:00,‰ΩøÁî®C/C++ÁîüÊàêÁî®‰∫éVerilogÁöÑÊ≠£Âº¶„ÄÅ‰∏âËßíÊ≥¢Â∫èÂàó„ÄÇ,0,whik/Wave_Generate,199606770,Verilog,Wave_Generate,430,1,2019-07-30 11:41:09+00:00,[],None
213,https://github.com/czshuai/myCPU.git,2019-07-19 08:57:41+00:00,Five stage pipeline support exception and axi bus. ,0,czshuai/myCPU,197739250,Verilog,myCPU,35,1,2023-05-18 08:24:15+00:00,[],None
214,https://github.com/mitaleeb/FPGA-Audio-Effect-Generator.git,2019-09-11 03:47:56+00:00,,0,mitaleeb/FPGA-Audio-Effect-Generator,207717942,Verilog,FPGA-Audio-Effect-Generator,9493,1,2019-09-11 05:10:54+00:00,[],None
215,https://github.com/aquaxis/debug_uart.git,2019-09-12 08:04:31+00:00,,0,aquaxis/debug_uart,207997183,Verilog,debug_uart,14,1,2022-02-18 20:10:07+00:00,[],None
216,https://github.com/gt-retro-computing/S100_VGA_Verilog.git,2019-09-14 02:06:46+00:00,,0,gt-retro-computing/S100_VGA_Verilog,208375914,Verilog,S100_VGA_Verilog,3133,1,2022-08-25 23:27:29+00:00,[],None
217,https://github.com/pradyuishere/qam-modulation.git,2019-08-28 05:40:25+00:00,,0,pradyuishere/qam-modulation,204856480,Verilog,qam-modulation,394,1,2024-02-23 01:47:25+00:00,[],None
218,https://github.com/strongwong/FPGA-DIP.git,2019-09-02 14:17:19+00:00,Part of the code for the construction and use of the FPGA digital image processing co-simulation platform,0,strongwong/FPGA-DIP,205872268,Verilog,FPGA-DIP,2091,1,2020-10-28 08:23:19+00:00,[],https://api.github.com/licenses/gpl-2.0
219,https://github.com/martin2250/tinyfpga-modules.git,2019-07-28 06:17:53+00:00,,0,martin2250/tinyfpga-modules,199250411,Verilog,tinyfpga-modules,61,1,2021-12-05 14:52:39+00:00,[],None
220,https://github.com/OleJohanBerg/Smartfusion2-Mi-V.git,2019-08-21 09:02:11+00:00,,1,OleJohanBerg/Smartfusion2-Mi-V,203546740,Verilog,Smartfusion2-Mi-V,48765,1,2021-05-02 17:46:42+00:00,[],None
221,https://github.com/discferret/microcode.git,2019-08-20 22:13:01+00:00,DiscFerret FPGA microcode,0,discferret/microcode,203462103,Verilog,microcode,441,1,2023-05-28 16:57:23+00:00,[],
222,https://github.com/RainyMagician/verilog-pipeline-processor.git,2019-08-18 00:03:39+00:00,RISC V pipeline processor in verilog,1,RainyMagician/verilog-pipeline-processor,202942112,Verilog,verilog-pipeline-processor,6370,1,2021-04-22 11:26:14+00:00,[],https://api.github.com/licenses/mit
223,https://github.com/AloriumTechnology/XLR8RC.git,2019-09-12 22:01:48+00:00,,0,AloriumTechnology/XLR8RC,208153621,Verilog,XLR8RC,26,1,2021-03-29 01:19:53+00:00,[],https://api.github.com/licenses/mit
224,https://github.com/shenperson/1081_Lu_Project.git,2019-09-18 04:29:26+00:00,,0,shenperson/1081_Lu_Project,209217442,Verilog,1081_Lu_Project,32586,1,2019-12-04 16:32:37+00:00,[],None
225,https://github.com/WillyumLu/Snake_verilog.git,2019-09-16 20:06:21+00:00,2 player (2 snake) game  written in Verilog,0,WillyumLu/Snake_verilog,208888029,Verilog,Snake_verilog,70,1,2019-11-19 17:48:34+00:00,[],None
226,https://github.com/qiongao/Computer_Organization.git,2019-07-23 14:43:16+00:00,ËÆ°ÁªÑËØæËØæËÆæ,0,qiongao/Computer_Organization,198450008,Verilog,Computer_Organization,3394,1,2023-11-02 07:15:34+00:00,[],None
227,https://github.com/samuelreboucas07/Projeto-FPGA---pong.git,2019-07-25 11:51:21+00:00,"Este reposit√≥rio possui um projeto requerido para a disciplina de Circuitos Digitais 2, o qual refere-se ao jogo de pong utilizando verilog.",1,samuelreboucas07/Projeto-FPGA---pong,198821786,Verilog,Projeto-FPGA---pong,23,1,2019-08-22 02:15:39+00:00,[],None
228,https://github.com/aravindvnair99/Verilog.git,2019-07-15 03:57:34+00:00,Collection of beginner friendly Verilog programs,0,aravindvnair99/Verilog,196920858,Verilog,Verilog,19,1,2021-02-11 15:14:27+00:00,[],https://api.github.com/licenses/mit
229,https://github.com/navrajkambo/De1-SoC-Verilog-Audio-HW-FX.git,2019-07-15 03:43:43+00:00,A hardware-only audio implementation on the Altera DE1-SoC FPGA using the on-board Wolfson WM7831 codec and the 64MB SDRAM,0,navrajkambo/De1-SoC-Verilog-Audio-HW-FX,196919166,Verilog,De1-SoC-Verilog-Audio-HW-FX,135097,1,2023-05-30 02:22:13+00:00,[],https://api.github.com/licenses/mit
230,https://github.com/marsohod4you/marsohod2bis.git,2019-08-17 08:16:21+00:00,This repo is for Cyclone IV FPGA based board marsohod2bis.Repo will contain several simple Quartus Prime Lite Edition FPGA projects.,0,marsohod4you/marsohod2bis,202854401,Verilog,marsohod2bis,68,1,2019-09-06 08:11:53+00:00,[],None
231,https://github.com/cjn9414/snake-hdl.git,2019-09-15 14:49:43+00:00,Classic Snake game re-imagined in hardware using a mix of Verilog/VHDL,0,cjn9414/snake-hdl,208609056,Verilog,snake-hdl,19,1,2022-10-21 05:06:48+00:00,[],None
232,https://github.com/omer-re/Brick_breaker.git,2019-08-31 12:49:50+00:00,building a game using System Verilog on Altera FPGA board. for more info check out the project resentation.,0,omer-re/Brick_breaker,205543810,Verilog,Brick_breaker,6534,1,2020-08-18 10:33:37+00:00,[],None
233,https://github.com/wodzys/DesignCPU.git,2019-09-21 07:41:18+00:00,„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÁªÉ‰π†,1,wodzys/DesignCPU,209945004,Verilog,DesignCPU,16,1,2023-03-25 16:23:06+00:00,"['verilog', 'verilog-project']",None
234,https://github.com/nguyenquanicd/DEScore.git,2019-09-13 14:14:36+00:00,DES Encipher Decipher IP core,0,nguyenquanicd/DEScore,208278581,Verilog,DEScore,8,1,2021-04-12 09:45:19+00:00,[],None
235,https://github.com/pcesar22/DoDC2019-Labs.git,2019-09-08 01:58:26+00:00,My solutions to the Digital Design course by Onur Mutlu: https://safari.ethz.ch/digitaltechnik/spring2019/doku.php,0,pcesar22/DoDC2019-Labs,207048378,Verilog,DoDC2019-Labs,8,1,2022-05-31 01:08:41+00:00,[],None
236,https://github.com/agnieszkakam/Verilog-Labirynth.git,2019-09-03 20:17:07+00:00,This is a project of a videogame written in Verilog language (project for Digital electronics course).,0,agnieszkakam/Verilog-Labirynth,206164742,Verilog,Verilog-Labirynth,55,1,2019-09-06 13:47:45+00:00,[],None
237,https://github.com/sqdab/CRC.git,2019-07-25 06:29:52+00:00,CRC IP based on AMBA bus,0,sqdab/CRC,198771311,Verilog,CRC,988,1,2020-11-03 14:07:21+00:00,[],None
238,https://github.com/SamWibatt/prewish-blinky.git,2019-07-24 13:42:47+00:00,"Lattice iCEstick ice40hx1k, icestorm. Ramping up to learning Wishbone. ",0,SamWibatt/prewish-blinky,198643510,Verilog,prewish-blinky,424,1,2020-03-21 22:24:16+00:00,[],https://api.github.com/licenses/gpl-3.0
239,https://github.com/zhaohe123/p9030_hdl_prj.git,2019-07-30 01:18:13+00:00,the project is build for p9030,1,zhaohe123/p9030_hdl_prj,199550379,Verilog,p9030_hdl_prj,938,1,2020-08-31 18:15:58+00:00,[],
240,https://github.com/TunaBicim/Verilog-SingleCycleProcessor.git,2019-08-25 18:56:10+00:00,MIPS architecture inspired processor that runs custom ISA.,0,TunaBicim/Verilog-SingleCycleProcessor,204336968,Verilog,Verilog-SingleCycleProcessor,1816,1,2021-05-28 02:34:48+00:00,[],None
241,https://github.com/sellicott/BatAmateur.git,2019-08-16 18:00:49+00:00,Simple processor for the digital logic class hosted by Battelle,1,sellicott/BatAmateur,202776140,Verilog,BatAmateur,97,1,2019-09-17 03:03:26+00:00,[],https://api.github.com/licenses/mit
242,https://github.com/viduraakalanka/Traffic-Light-Controller.git,2019-07-16 15:56:30+00:00,This repository contains a verilog implementation of a traffic light controller.,0,viduraakalanka/Traffic-Light-Controller,197224897,Verilog,Traffic-Light-Controller,7,1,2021-05-28 21:41:57+00:00,[],https://api.github.com/licenses/unlicense
243,https://github.com/AmnesiacGarden/KX9016.git,2019-07-25 05:49:51+00:00,CPUËÆæËÆ°,2,AmnesiacGarden/KX9016,198765874,Verilog,KX9016,2582,1,2023-01-28 09:51:40+00:00,[],None
244,https://github.com/TunaBicim/Verilog-DoorLockSystem.git,2019-08-25 18:49:15+00:00,Door Lock system that required a certain keypad combination to be entered for it to unlock.,0,TunaBicim/Verilog-DoorLockSystem,204336221,Verilog,Verilog-DoorLockSystem,1344,1,2021-05-28 02:35:09+00:00,[],None
245,https://github.com/sdziura/ImageProcessing-Verilog-.git,2019-08-16 08:36:43+00:00,,0,sdziura/ImageProcessing-Verilog-,202690973,Verilog,ImageProcessing-Verilog-,8,1,2021-02-04 14:08:26+00:00,[],None
246,https://github.com/tingfengx/csc258labs.git,2019-09-11 00:47:21+00:00,,0,tingfengx/csc258labs,207690209,Verilog,csc258labs,66738,1,2020-03-19 18:47:16+00:00,[],None
247,https://github.com/LordRios/Sobel-Filter-with-Project-IceStorm.git,2019-09-13 18:39:26+00:00,This repository contents a funtional edge detector with Verilog for Alhambra board using the FOSS tools (Project IceStorm),0,LordRios/Sobel-Filter-with-Project-IceStorm,208325333,Verilog,Sobel-Filter-with-Project-IceStorm,356,1,2020-08-09 20:17:16+00:00,[],https://api.github.com/licenses/gpl-3.0
248,https://github.com/d-tchmnt/Keyboard---VGA-Controller-using-SPARTAN---3-FPGA.git,2019-07-31 16:09:25+00:00,"Verilog-programmed SPARTAN-3 FPGA system for inputting and displaying characters. Specifically, certain characters (Arrow Keys, 1,2,3,4,f) are pressed on the keybord, decoded on the FPGA and the appropriate signals are sent onto the VGA. Everything regarding the synchronization and communication between FPGA, Screen and Keyboard was done manually.",0,d-tchmnt/Keyboard---VGA-Controller-using-SPARTAN---3-FPGA,199889377,Verilog,Keyboard---VGA-Controller-using-SPARTAN---3-FPGA,202,1,2022-02-06 12:08:06+00:00,[],None
249,https://github.com/daveshah1/formal-fpl.git,2019-09-03 10:30:24+00:00,,0,daveshah1/formal-fpl,206051672,Verilog,formal-fpl,4066,1,2021-02-23 09:35:19+00:00,[],None
250,https://github.com/wangwei894535358/MIPS.git,2019-08-20 03:12:06+00:00,MIPS simulatorÔºå the curriculum design for the Computer Processor and System (MR329 in SJTU). ,0,wangwei894535358/MIPS,203290616,Verilog,MIPS,58469,1,2022-12-13 08:46:33+00:00,[],None
251,https://github.com/mohamednour98/AESchipions.git,2019-08-03 06:58:44+00:00,,0,mohamednour98/AESchipions,200343373,Verilog,AESchipions,114,1,2019-09-09 06:51:37+00:00,[],None
252,https://github.com/tsaoalbert/openroad.git,2019-08-07 00:59:38+00:00,,0,tsaoalbert/openroad,200945794,Verilog,openroad,14114,1,2020-02-25 06:44:46+00:00,[],None
253,https://github.com/KosumosuL/Monocycle-32-bit-CPU.git,2019-08-28 12:56:38+00:00,Modelsim-10.4,0,KosumosuL/Monocycle-32-bit-CPU,204932004,Verilog,Monocycle-32-bit-CPU,111,1,2022-04-25 09:11:33+00:00,[],None
254,https://github.com/RazeNaan/Zero_one_detector.git,2019-07-21 06:45:43+00:00,,0,RazeNaan/Zero_one_detector,198022547,Verilog,Zero_one_detector,52,1,2019-09-03 06:07:59+00:00,[],None
255,https://github.com/BrunoBMoura/BM_CORE.git,2019-07-24 12:23:18+00:00,"Single-cycle MIPS-based processor architecture, designed as the final project for the Laboratory of Computer Architecture and Organization course and later enhanced for both Laboratory of Operational Systems and Laboratory of Computer Networks courses.",1,BrunoBMoura/BM_CORE,198630557,Verilog,BM_CORE,6436,1,2023-03-04 02:15:43+00:00,"['mips', 'architecture', 'risc-processor', 'uart', 'uart-verilog', 'operating-system']",None
256,https://github.com/siat-lxjlab/NEW_Intan_3.0_LVDS.git,2019-08-08 06:57:23+00:00,NEW_Intan_3.0_LVDS,0,siat-lxjlab/NEW_Intan_3.0_LVDS,201197576,Verilog,NEW_Intan_3.0_LVDS,13190,1,2020-04-28 08:44:00+00:00,[],None
257,https://github.com/meganewalsh/ECE385-digital-systems-lab.git,2019-08-17 16:43:50+00:00,Digital Systems Lab at the University of Illinois at Urbana-Champaign,0,meganewalsh/ECE385-digital-systems-lab,202907365,Verilog,ECE385-digital-systems-lab,104818,1,2020-04-16 14:22:38+00:00,[],None
258,https://github.com/mikewolf2014/e203_u.git,2019-09-02 10:41:57+00:00,riscv/e203 update on the basis of e200_opensource,0,mikewolf2014/e203_u,205834800,Verilog,e203_u,863,1,2019-09-06 09:29:24+00:00,[],None
259,https://github.com/yangpengfei0123/yangpengfei.git,2019-09-04 08:03:56+00:00,fival,0,yangpengfei0123/yangpengfei,206265455,Verilog,yangpengfei,17488,1,2019-09-04 08:17:55+00:00,[],None
260,https://github.com/cerkit/max7219TinyFPGA.git,2019-09-15 16:34:13+00:00,Display DEADBEEF on Max7219 7-Segment Display for TinyFPGA,0,cerkit/max7219TinyFPGA,208623427,Verilog,max7219TinyFPGA,37,1,2020-03-24 02:52:35+00:00,[],None
261,https://github.com/sh-cell/cpld.git,2019-08-19 11:07:58+00:00,cold,1,sh-cell/cpld,203156429,Verilog,cpld,55,1,2019-08-19 11:10:54+00:00,[],None
262,https://github.com/GitHubPlanB/basic_verilogs.git,2019-09-17 11:11:53+00:00,,0,GitHubPlanB/basic_verilogs,209032635,Verilog,basic_verilogs,12,1,2019-10-16 02:02:08+00:00,[],None
263,https://github.com/AloriumTechnology/XLR8PWM.git,2019-09-13 16:01:58+00:00,,0,AloriumTechnology/XLR8PWM,208299169,Verilog,XLR8PWM,29,1,2021-03-02 11:50:22+00:00,[],https://api.github.com/licenses/mit
264,https://github.com/sowjanyakandula/NN_on_FPGA.git,2019-08-26 09:13:23+00:00,Implementation of NN on FPGA,1,sowjanyakandula/NN_on_FPGA,204439298,Verilog,NN_on_FPGA,3133,1,2021-11-27 00:21:34+00:00,[],None
265,https://github.com/lucamps/INF251-Trab2.git,2019-08-30 14:12:45+00:00,Trabalho 2  da disciplina INF251(Organiza√ß√£o de Computadores 1) - UFV 2019/2,0,lucamps/INF251-Trab2,205395614,Verilog,INF251-Trab2,905,1,2019-09-02 16:01:18+00:00,[],None
266,https://github.com/rthomp10/parallel_adder_accumulator.git,2019-08-23 01:34:47+00:00,,0,rthomp10/parallel_adder_accumulator,203901704,Verilog,parallel_adder_accumulator,3730,1,2022-04-28 13:50:36+00:00,[],None
267,https://github.com/sparkydd3/verilog-exercises.git,2019-08-22 22:30:04+00:00,"Based on P. Chu's ""Embedded SoPC Design with NIOS II Processor and Verilog Examples""",1,sparkydd3/verilog-exercises,203882740,Verilog,verilog-exercises,431,1,2021-04-26 16:21:10+00:00,[],None
268,https://github.com/guoguodian/csapp-seq.git,2019-08-21 02:39:16+00:00,csapp cpu architecture seq implemnet,0,guoguodian/csapp-seq,203492087,Verilog,csapp-seq,70,1,2022-04-03 02:24:23+00:00,[],None
269,https://github.com/aunarioard/Serial_Adder.git,2019-09-14 16:47:48+00:00,An 8-bit serial adder written in Verilog using Intel Quartus Prime Lite and ModelSim.,0,aunarioard/Serial_Adder,208471666,Verilog,Serial_Adder,127,1,2020-02-17 12:44:44+00:00,[],None
270,https://github.com/haichuanxuken/ece385_face_detector.git,2019-09-13 18:27:03+00:00,"ECE385 final project, FPGA real-time face detector",1,haichuanxuken/ece385_face_detector,208323254,Verilog,ece385_face_detector,38584,1,2021-06-22 05:47:18+00:00,[],None
271,https://github.com/wangk2017/krv_e.git,2019-09-09 02:36:41+00:00,A enhanced version of krv RISC-V processor,1,wangk2017/krv_e,207208757,Verilog,krv_e,940,1,2020-09-09 02:48:36+00:00,[],None
272,https://github.com/koko-maung/BrentKungAdder.git,2019-09-22 03:23:00+00:00,Brent Kung Adder module and testbench.,0,koko-maung/BrentKungAdder,210084456,Verilog,BrentKungAdder,250,1,2021-11-06 13:24:38+00:00,[],None
273,https://github.com/nguyenquanicd/SynchronousFIFO.git,2019-09-13 14:01:03+00:00,Synchronous FIFO with the configured parameters,0,nguyenquanicd/SynchronousFIFO,208276136,Verilog,SynchronousFIFO,5,1,2022-06-23 16:20:30+00:00,[],None
274,https://github.com/MargotBauman/601-Main-Project-Secure-Enclaves.git,2019-09-19 14:53:16+00:00,Build MI6 processor with DAWG and other attack vector mitigations,0,MargotBauman/601-Main-Project-Secure-Enclaves,209580614,Verilog,601-Main-Project-Secure-Enclaves,391,1,2019-12-09 18:17:45+00:00,[],None
275,https://github.com/gmuraleekrishna/DE10Nano-Balance-Car.git,2019-09-04 13:19:28+00:00,A Verilog implementation of Terasic self balance car,0,gmuraleekrishna/DE10Nano-Balance-Car,206323987,Verilog,DE10Nano-Balance-Car,91679,1,2021-11-01 08:25:24+00:00,[],None
276,https://github.com/porchio/Taito-MB112S146.git,2019-09-22 09:03:26+00:00,MB112S146 custom chip in verilog,0,porchio/Taito-MB112S146,210118624,Verilog,Taito-MB112S146,15,1,2020-02-03 15:15:07+00:00,[],https://api.github.com/licenses/gpl-3.0
277,https://github.com/lyuyangly/PRV32_SOPC.git,2019-09-18 17:12:16+00:00,,0,lyuyangly/PRV32_SOPC,209363728,Verilog,PRV32_SOPC,806,1,2023-03-07 01:09:30+00:00,[],None
278,https://github.com/YunjiaXi/CS145-Computer-Architecture-Experiments.git,2019-09-20 08:57:24+00:00,Use  Vivado to implement MIPS single-cycle and pipeline processor,0,YunjiaXi/CS145-Computer-Architecture-Experiments,209748187,Verilog,CS145-Computer-Architecture-Experiments,21,1,2020-05-23 09:37:25+00:00,[],None
279,https://github.com/cristianpl1996/Arquitectura-de-Computadores.git,2019-08-05 17:38:22+00:00,Dise√±o de Procesador ARM LEGv8,0,cristianpl1996/Arquitectura-de-Computadores,200701133,Verilog,Arquitectura-de-Computadores,15833,1,2020-04-16 00:44:15+00:00,[],None
280,https://github.com/SunicYosen/dc-example.git,2019-07-27 15:54:33+00:00,A simple example of Design Compile usage.,0,SunicYosen/dc-example,199185145,Verilog,dc-example,5,1,2020-07-08 03:30:14+00:00,[],None
281,https://github.com/anuragnatoo/ELE301P.git,2019-08-06 17:14:09+00:00,VLSI System Design Practice Lab ,1,anuragnatoo/ELE301P,200893858,Verilog,ELE301P,37,1,2020-04-21 05:15:56+00:00,"['vlsi', 'verilog', 'test-bench', 'python', 'activity-factors', 'python-application', 'practice-lab']",https://api.github.com/licenses/mit
282,https://github.com/JohnLy57/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation.git,2019-08-16 18:50:34+00:00,Completed as a part of my Digital Logic and Computer Organization class,0,JohnLy57/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation,202782522,Verilog,Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation,11382,1,2019-12-24 22:22:39+00:00,[],None
283,https://github.com/joycenerd/DD_2019.git,2019-07-22 03:21:57+00:00,All the lab for Digital Design lecture in spring semester 2019,0,joycenerd/DD_2019,198139336,Verilog,DD_2019,264959,1,2020-03-16 06:27:47+00:00,[],https://api.github.com/licenses/mit
284,https://github.com/A-suozhang/NUEDC-2017E.git,2019-07-20 04:30:49+00:00,,0,A-suozhang/NUEDC-2017E,197879642,Verilog,NUEDC-2017E,1397,1,2021-03-23 06:25:21+00:00,[],None
285,https://github.com/Yvonne-Young/16-bit-IDCT.git,2019-09-04 03:49:07+00:00,Course design of Digital Integrated Circuit Design,0,Yvonne-Young/16-bit-IDCT,206226358,Verilog,16-bit-IDCT,163,1,2020-10-05 01:07:54+00:00,[],None
286,https://github.com/DarkKowalski/micro-risc-v.git,2019-09-12 04:06:09+00:00,"RISC-V subset, to be implemented in Verilog HDL",0,DarkKowalski/micro-risc-v,207962157,Verilog,micro-risc-v,7,1,2019-09-19 16:01:31+00:00,[],None
287,https://github.com/matthewgan/rgmii_ethernet.git,2019-08-26 09:22:11+00:00,,1,matthewgan/rgmii_ethernet,204440897,Verilog,rgmii_ethernet,45,1,2022-05-03 02:46:10+00:00,[],None
288,https://github.com/mamoin/Verilog.git,2019-08-27 01:08:37+00:00,Verilog implementation of logic circuits using Max10 FPGA for the purpose of learning,0,mamoin/Verilog,204590453,Verilog,Verilog,204,1,2019-12-26 05:38:50+00:00,[],None
289,https://github.com/CristianG89/Design_Integrated_Circuits.git,2019-09-06 15:49:16+00:00,State machine implementation in Verilog to control an one-pixel digital camera,0,CristianG89/Design_Integrated_Circuits,206827153,Verilog,Design_Integrated_Circuits,1465,1,2021-05-17 20:16:52+00:00,[],None
290,https://github.com/TunaBicim/Verilog-MultiCycleProcessor.git,2019-08-25 19:02:24+00:00,MIPS architecture inspired processor that runs custom ISA.,0,TunaBicim/Verilog-MultiCycleProcessor,204337622,Verilog,Verilog-MultiCycleProcessor,1204,1,2021-05-28 02:34:29+00:00,[],None
291,https://github.com/aunarioard/8_Bit_Counter.git,2019-09-10 23:48:34+00:00,8-Bit Counter created using Verilog on Xilinx Vivado.,0,aunarioard/8_Bit_Counter,207683370,Verilog,8_Bit_Counter,182,1,2021-11-17 08:39:18+00:00,[],None
292,https://github.com/bjruano/Lab_Digitales_2019-2.git,2019-09-11 01:43:15+00:00,,0,bjruano/Lab_Digitales_2019-2,207698193,Verilog,Lab_Digitales_2019-2,20189,1,2020-05-28 17:34:47+00:00,[],None
293,https://github.com/Arcadia-1/MonkeyMIPS.git,2019-09-17 15:39:19+00:00,A five stage pipeline processor for MIPS32 Release 1. Frequency > 120MHz. ,0,Arcadia-1/MonkeyMIPS,209093029,Verilog,MonkeyMIPS,2612,1,2019-09-20 13:25:08+00:00,"['mips32cpu', 'tsinghua-university', 'ee']",None
294,https://github.com/cpantel/prog_fpgas.git,2019-07-24 03:06:32+00:00,The nexys4ddr (vivado) port of https://github.com/simonmonk/prog_fpgas (ISE),1,cpantel/prog_fpgas,198548420,Verilog,prog_fpgas,101,1,2022-05-25 06:29:49+00:00,"['fpga', 'verilog', 'nexys4-ddr', 'wip', 'vivado']",https://api.github.com/licenses/mit
295,https://github.com/Manish-GS/Motion-Pong.git,2019-07-25 00:04:52+00:00,A simple fun game of Pong with a twist of controlling the paddles with Ultrasonic sensors,0,Manish-GS/Motion-Pong,198725571,Verilog,Motion-Pong,19118,1,2019-07-27 23:53:33+00:00,[],None
296,https://github.com/TheSonders/VideoText.git,2019-09-12 12:04:46+00:00,Verilog Video text driver with PS/2 keyboard driver and text editor,2,TheSonders/VideoText,208041684,Verilog,VideoText,2841,1,2024-02-02 00:27:15+00:00,[],None
297,https://github.com/hnspoorthy/dhd-FPGA-verilog.git,2019-09-11 17:49:14+00:00,This project is a VGA based game developed for the Xilinx Zybo FPGA board. The code is written in verilog HDL.,0,hnspoorthy/dhd-FPGA-verilog,207872623,Verilog,dhd-FPGA-verilog,430,1,2023-12-13 08:31:13+00:00,[],None
298,https://github.com/dlau-xilinx/pcie_exdes.git,2019-08-01 19:02:51+00:00,xilinx pcie_exdes github flow,0,dlau-xilinx/pcie_exdes,200105006,Verilog,pcie_exdes,4234,1,2022-11-07 07:50:10+00:00,[],None
299,https://github.com/zrajani/Hardware-Descriptive-Language.git,2019-09-11 14:41:56+00:00,Basic Concepts of Digital Design done using HDL- Verilog using Iverilog software,0,zrajani/Hardware-Descriptive-Language,207835546,Verilog,Hardware-Descriptive-Language,3427,1,2021-07-23 03:03:20+00:00,[],https://api.github.com/licenses/gpl-3.0
300,https://github.com/RazeNaan/Traffic_Light_controller.git,2019-07-21 23:01:17+00:00,,0,RazeNaan/Traffic_Light_controller,198113342,Verilog,Traffic_Light_controller,65,1,2019-09-03 06:07:57+00:00,[],None
301,https://github.com/sharanyavenkat25/16bit-BarrelShifter-verilog.git,2019-07-22 11:28:00+00:00,,1,sharanyavenkat25/16bit-BarrelShifter-verilog,198209990,Verilog,16bit-BarrelShifter-verilog,187,1,2023-08-07 08:25:31+00:00,[],None
302,https://github.com/SamWibatt/prewish-blinky-5k.git,2019-08-11 17:52:23+00:00,"Same as prewish-blinky, but for the Upduino v2.0 instead of the iceStick.",0,SamWibatt/prewish-blinky-5k,201797126,Verilog,prewish-blinky-5k,175,1,2019-09-16 19:37:37+00:00,[],https://api.github.com/licenses/gpl-3.0
303,https://github.com/KendrickQ/Pipeline.git,2019-08-11 06:16:31+00:00,Five stage of pipeline,0,KendrickQ/Pipeline,201725793,Verilog,Pipeline,31,1,2020-01-27 04:54:31+00:00,[],None
304,https://github.com/carollzambelli/Izhikevich-Neural-Model.git,2019-08-15 14:19:46+00:00,,0,carollzambelli/Izhikevich-Neural-Model,202554418,Verilog,Izhikevich-Neural-Model,38589,1,2021-04-29 08:12:37+00:00,[],None
305,https://github.com/GrishaKh/Float_point_arithmetic.git,2019-08-26 13:28:19+00:00,‘º’∏’≤’°÷Å’∏’≤ ’Ω’ø’∏÷Ä’°’Ø’•’ø’∏’æ ’©’æ’•÷Ä’´ ’£’∏÷Ç’¥’°÷Ä’∏÷Ç’¥ ÷á ’∞’°’∂’∏÷Ç’¥ ’£’∏÷Ä’Æ’∏’≤’∏÷Ç’©’µ’∏÷Ç’∂’∂’•÷Ä’´ ’¥’∑’°’Ø’∏÷Ç’¥’® ’©’æ’°’µ’´’∂ ’∞’°’¥’°’Ø’°÷Ä’£’•÷Ä’∏÷Ç’¥’ù ’®’Ω’ø IEEE 754 ’Ω’ø’°’∂’§’°÷Ä’ø’´,0,GrishaKh/Float_point_arithmetic,204481625,Verilog,Float_point_arithmetic,173,1,2021-01-19 02:28:21+00:00,"['ieee', '754', 'fpga', 'floating-point', 'arithmetic', 'ieee754', 'quartus', 'modelsim', 'floating-point-arithmetic']",None
306,https://github.com/xian19971028/FSM.git,2019-09-18 14:40:25+00:00,,0,xian19971028/FSM,209331974,Verilog,FSM,3,1,2019-10-05 04:28:31+00:00,[],None
307,https://github.com/ItamarRocha/verilog-safe.git,2019-09-18 19:11:20+00:00,safe made with FPGA,0,ItamarRocha/verilog-safe,209385243,Verilog,verilog-safe,763,1,2021-07-16 17:55:24+00:00,[],None
308,https://github.com/MEICLabFZU/DSM0.git,2019-09-12 07:00:15+00:00,,0,MEICLabFZU/DSM0,207985688,Verilog,DSM0,37671,1,2019-09-15 07:07:18+00:00,[],None
309,https://github.com/mcjtag/mdma.git,2019-08-27 07:30:52+00:00,AXI Mini Direct Memory Access (verilog),0,mcjtag/mdma,204646149,Verilog,mdma,20,1,2021-12-20 20:15:30+00:00,[],https://api.github.com/licenses/mit
310,https://github.com/xian19971028/Pipelined-CPU-Design.git,2019-09-18 14:07:25+00:00,,0,xian19971028/Pipelined-CPU-Design,209324451,Verilog,Pipelined-CPU-Design,55,1,2019-10-05 04:28:25+00:00,[],None
311,https://github.com/robJolley/particleDetectorHDL.git,2019-07-30 16:26:57+00:00,Hardware implementation of particle detection algorithm in VERILOG ,0,robJolley/particleDetectorHDL,199688622,Verilog,particleDetectorHDL,55,1,2022-07-11 06:50:34+00:00,[],None
312,https://github.com/Johneill/Verilog.git,2019-07-19 11:19:14+00:00,,0,Johneill/Verilog,197759990,Verilog,Verilog,7835,1,2021-11-10 21:21:59+00:00,[],None
313,https://github.com/gnarayang/RISC-V.git,2019-07-19 13:18:38+00:00,,0,gnarayang/RISC-V,197776130,Verilog,RISC-V,3669,1,2019-11-21 06:21:38+00:00,[],None
314,https://github.com/daisypaints/CO_mips36_cpu.git,2019-08-15 02:21:16+00:00,ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å ÊîØÊåÅ36Êù°MIPSÊåá‰ª§ÁöÑÂçïÂë®ÊúüCPU,1,daisypaints/CO_mips36_cpu,202458682,Verilog,CO_mips36_cpu,7,1,2019-11-13 14:23:35+00:00,[],None
315,https://github.com/haoge0811/CSM.git,2019-08-13 21:36:57+00:00,Current_Source_Modeling_Project,0,haoge0811/CSM,202227302,Verilog,CSM,189814,1,2021-01-29 00:48:29+00:00,[],None
316,https://github.com/mahmood102/Protocol-Codes.git,2019-08-17 11:32:46+00:00,Vivado and SDK codes for PUF-RLA protocol,0,mahmood102/Protocol-Codes,202872895,Verilog,Protocol-Codes,387,1,2023-04-24 00:07:43+00:00,[],None
317,https://github.com/Jamboii/ARM-LEGv8-processor.git,2019-09-15 00:16:33+00:00,Different verilog implementations of processors using the ARM-LEGv8 architecture,0,Jamboii/ARM-LEGv8-processor,208519918,Verilog,ARM-LEGv8-processor,2361,1,2021-06-23 11:21:44+00:00,[],https://api.github.com/licenses/mit
318,https://github.com/xian19971028/ALU-design.git,2019-09-18 14:00:44+00:00,,0,xian19971028/ALU-design,209322833,Verilog,ALU-design,24,1,2019-10-05 04:28:22+00:00,[],None
319,https://github.com/marsohod4you/fpga_simple_tty.git,2019-08-31 15:29:01+00:00,Simple VGA text display which receives bytes from serial port and displays them. Understands CR ( 0x0D ) with scroll and TAB ( 0x09 ).,0,marsohod4you/fpga_simple_tty,205562138,Verilog,fpga_simple_tty,98,1,2022-06-06 02:14:41+00:00,[],None
320,https://github.com/Clockfix/FPGA-PS2.git,2019-07-18 18:42:32+00:00,How to interface a mouse with Basys 3 FPGA,0,Clockfix/FPGA-PS2,197639557,Verilog,FPGA-PS2,284,1,2021-07-03 18:49:16+00:00,[],None
321,https://github.com/Vulgarities/BubbleSort-54mipsCPU.git,2019-08-12 07:11:12+00:00,Âü∫‰∫é54Êù°MipsÊåá‰ª§cpuÂíå‰∏ÉÊÆµÊï∞Á†ÅÁÆ°ÁöÑÂÜíÊ≥°ÊéíÂ∫è,0,Vulgarities/BubbleSort-54mipsCPU,201877338,Verilog,BubbleSort-54mipsCPU,4,1,2021-12-08 10:42:35+00:00,[],None
322,https://github.com/kalpraj2/Cache-Controller-Design-and-Architecture.git,2019-07-28 12:48:09+00:00,Repository contains 4 way set associative cache controller functional design,0,kalpraj2/Cache-Controller-Design-and-Architecture,199286445,Verilog,Cache-Controller-Design-and-Architecture,8,1,2022-06-21 17:04:36+00:00,[],None
323,https://github.com/Shahraaz/CPUVerilog.git,2019-07-19 16:00:20+00:00,Logic Design: NAND to CPU using Verilog,0,Shahraaz/CPUVerilog,197804274,Verilog,CPUVerilog,67,1,2020-09-04 17:34:22+00:00,[],None
324,https://github.com/adityasaini70/FPGA-programming-using-Verilog.git,2019-09-20 05:49:06+00:00,,0,adityasaini70/FPGA-programming-using-Verilog,209714631,Verilog,FPGA-programming-using-Verilog,32224,1,2021-08-06 07:51:10+00:00,[],None
325,https://github.com/aquaxis/l_chika.git,2019-09-12 09:15:33+00:00,,0,aquaxis/l_chika,208010816,Verilog,l_chika,5,1,2022-02-18 20:10:29+00:00,[],None
326,https://github.com/mitaleeb/ECE-385-Labs.git,2019-09-11 03:39:23+00:00,,0,mitaleeb/ECE-385-Labs,207716662,Verilog,ECE-385-Labs,147259,1,2019-09-11 05:11:12+00:00,[],None
327,https://github.com/lucamps/INF251-Trab1.git,2019-08-24 21:23:19+00:00,,0,lucamps/INF251-Trab1,204214236,Verilog,INF251-Trab1,513,1,2023-04-06 22:55:55+00:00,[],None
328,https://github.com/zaikek/KeyChords.git,2019-08-01 23:19:35+00:00,CSCB58 Final Project: KeyChords,1,zaikek/KeyChords,200130912,Verilog,KeyChords,15072,1,2019-10-16 08:11:58+00:00,[],None
329,https://github.com/m1geo/verilog-snippets.git,2019-08-18 19:39:04+00:00,Random snippets of Verilog for others to use,1,m1geo/verilog-snippets,203048575,Verilog,verilog-snippets,14,1,2022-02-13 23:40:34+00:00,[],None
330,https://github.com/brokenheart1712/PulseGenerator.git,2019-09-07 06:08:11+00:00,,0,brokenheart1712/PulseGenerator,206924181,Verilog,PulseGenerator,17891,1,2023-10-28 04:35:32+00:00,[],None
331,https://github.com/maxpark/zc702_dpu140_trd.git,2019-08-22 11:51:55+00:00,TRD of DPU v1.4.0 @ Xilinx zc702 board,5,maxpark/zc702_dpu140_trd,203784688,Verilog,zc702_dpu140_trd,15201,1,2023-09-11 10:56:04+00:00,[],None
332,https://github.com/zzzzz314314/fpga-bluetooth-car.git,2019-08-27 01:28:33+00:00,,0,zzzzz314314/fpga-bluetooth-car,204593377,Verilog,fpga-bluetooth-car,4272,1,2022-04-15 06:21:20+00:00,[],None
333,https://github.com/aryangarg1999/Approximate-Computing.git,2019-09-21 13:32:56+00:00,This repository includes verilog codes of Approximate Multipliers that i have designed in my internship period at NIST Behrempur.,1,aryangarg1999/Approximate-Computing,209990536,Verilog,Approximate-Computing,299,1,2024-03-01 09:43:23+00:00,[],None
334,https://github.com/cr1901/yosys-experiments.git,2019-08-15 15:33:13+00:00,A collection of yosys test cases I found useful to document,0,cr1901/yosys-experiments,202566924,Verilog,yosys-experiments,80,1,2023-03-03 11:27:46+00:00,[],None
335,https://github.com/andrsmllr/tinyfpga_bx_devbrd.git,2019-09-03 10:44:15+00:00,Play and learn with the TinyFPGA development board featuring a Lattice iCE40 LP8K FPGA with a very compact footprint.,0,andrsmllr/tinyfpga_bx_devbrd,206053909,Verilog,tinyfpga_bx_devbrd,7,1,2022-05-09 18:45:45+00:00,"['fpga', 'lattice-fpga', 'hdl', 'verilog', 'icecube']",https://api.github.com/licenses/mit
336,https://github.com/105062333/Snake.git,2019-09-04 04:27:14+00:00,,0,105062333/Snake,206231058,Verilog,Snake,12,1,2020-05-18 13:14:52+00:00,[],None
337,https://github.com/esophagus-now/pingpangpung.git,2019-08-04 01:53:34+00:00,A quick and dirty thing I threw together. Will eventually become part of fpga-bpf,0,esophagus-now/pingpangpung,200438364,Verilog,pingpangpung,3,1,2019-12-17 02:21:18+00:00,[],None
338,https://github.com/LWhatever/AD.git,2019-07-16 03:30:49+00:00,ADs Driver Code,0,LWhatever/AD,197113954,Verilog,AD,227,1,2020-06-28 08:29:12+00:00,[],None
339,https://github.com/ysc0327/Sample_Adaptive_Filter.git,2019-08-15 06:21:08+00:00, reduce sample distortion by providing offsets to pixels in in-loop filter,0,ysc0327/Sample_Adaptive_Filter,202485349,Verilog,Sample_Adaptive_Filter,166,1,2022-12-03 07:32:06+00:00,[],None
340,https://github.com/micreven/Verilog_examples.git,2019-08-24 08:11:02+00:00,practices of verilog,0,micreven/Verilog_examples,204128457,Verilog,Verilog_examples,26,1,2021-09-30 08:37:35+00:00,[],None
341,https://github.com/Globson/MIPS-PIPELINE_FPGA.git,2019-09-10 19:31:42+00:00,Implementa√ß√£o do caminho de dados MIPS com Pipeline em um FPGA Altera DE2-115,0,Globson/MIPS-PIPELINE_FPGA,207646620,Verilog,MIPS-PIPELINE_FPGA,67823,1,2019-10-24 13:54:35+00:00,[],https://api.github.com/licenses/gpl-3.0
342,https://github.com/linkeeer/desigh-of-computer-architecture.git,2019-09-16 14:16:10+00:00,ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑÂÆûÈ™åÔºåMIPS,0,linkeeer/desigh-of-computer-architecture,208817735,Verilog,desigh-of-computer-architecture,30,1,2021-03-01 11:42:56+00:00,[],None
343,https://github.com/tmlourenco/Cyclone-Player.git,2019-09-11 19:12:41+00:00,Player de √°udio implementado em uma FPGA,0,tmlourenco/Cyclone-Player,207887878,Verilog,Cyclone-Player,3052,1,2019-12-23 09:17:30+00:00,[],None
344,https://github.com/hhpslily/Mario-Adventure.git,2019-09-16 07:03:17+00:00,A 2D catch game using Verilog on Basys3 Artix-7 FPGA,0,hhpslily/Mario-Adventure,208732319,Verilog,Mario-Adventure,93,1,2022-10-21 09:34:46+00:00,[],None
345,https://github.com/AloriumTechnology/XLR8HinjBase.git,2019-09-12 19:17:22+00:00,"Base Hinj OpenXLR8 files that place SPI, I2C, and UART on Hinj PMODs",0,AloriumTechnology/XLR8HinjBase,208128314,Verilog,XLR8HinjBase,24,1,2023-10-31 23:05:45+00:00,[],https://api.github.com/licenses/mit
346,https://github.com/mrLSD/mips-one-stage-cpu.git,2019-07-16 20:35:13+00:00,MIPS 32 one stage CPU with limited ISA,1,mrLSD/mips-one-stage-cpu,197263932,Verilog,mips-one-stage-cpu,4,1,2022-08-01 08:40:28+00:00,[],https://api.github.com/licenses/mit
347,https://github.com/KruttikaBhat/COM307P-Computer-Architecture.git,2019-07-16 10:18:17+00:00,,0,KruttikaBhat/COM307P-Computer-Architecture,197171434,Verilog,COM307P-Computer-Architecture,1416,1,2019-07-16 11:52:26+00:00,[],None
348,https://github.com/gcdagis97/verification-pipelined-MIPS-with-UVM.git,2019-09-09 17:37:56+00:00,Simulation and functional verification of a MIPS processor using UVM.,2,gcdagis97/verification-pipelined-MIPS-with-UVM,207367395,Verilog,verification-pipelined-MIPS-with-UVM,1197,1,2023-05-09 05:12:27+00:00,[],None
349,https://github.com/MosquittoP/Traffic-Controller.git,2019-09-21 05:42:16+00:00,"Traffic Controller Using Verilog, Logicworks",0,MosquittoP/Traffic-Controller,209931505,Verilog,Traffic-Controller,12,1,2019-09-21 07:40:50+00:00,[],None
350,https://github.com/hongshen424/mips-processor.git,2019-07-24 14:04:08+00:00,"A dual-issue superscalar pipelined MIPS architecture which includes a cache, a branch-target buffer and a multiplication coprocessor. Completed in ECE154B in Spring 2016 with my partner Tristan Seroff.",1,hongshen424/mips-processor,198647427,Verilog,mips-processor,16,1,2022-06-18 14:54:21+00:00,[],None
351,https://github.com/OpenNoahEdu/ingenic-4740.git,2019-08-23 15:25:51+00:00,from ingenic ftp /2soc/4740,1,OpenNoahEdu/ingenic-4740,204024427,Verilog,ingenic-4740,3202,1,2023-04-21 07:22:49+00:00,[],None
352,https://github.com/Jaypwee/cs2214_lab.git,2019-09-12 16:40:12+00:00,Lab stuff,1,Jaypwee/cs2214_lab,208097883,Verilog,cs2214_lab,90,1,2019-12-06 00:44:56+00:00,[],None
353,https://github.com/loserking/Digital-IC-Lab.git,2019-08-10 17:06:23+00:00,,0,loserking/Digital-IC-Lab,201659442,Verilog,Digital-IC-Lab,4,1,2019-08-11 18:49:46+00:00,[],None
354,https://github.com/Pritchy96/i2s-verilog.git,2019-08-11 13:45:37+00:00,,1,Pritchy96/i2s-verilog,201770113,Verilog,i2s-verilog,17,1,2021-01-04 11:56:53+00:00,[],https://api.github.com/licenses/gpl-3.0
355,https://github.com/coryd5456/Signal-Generator-on-FPGA.git,2019-08-12 22:35:42+00:00,This is just a quick signal generator that I made. I have a feeling it will be useful in future projects as a selectable signal generator to test different signals.,0,coryd5456/Signal-Generator-on-FPGA,202019196,Verilog,Signal-Generator-on-FPGA,14,1,2020-12-30 09:58:30+00:00,[],None
356,https://github.com/ali-raheem/vReadline.git,2019-08-17 12:47:11+00:00,V language wrapper for the GNU Readline library,0,ali-raheem/vReadline,202880133,Verilog,vReadline,104,0,2019-08-17 13:45:14+00:00,[],https://api.github.com/licenses/gpl-3.0
357,https://github.com/johnbdk/lcd-driver.git,2019-08-03 05:51:17+00:00,,0,johnbdk/lcd-driver,200337629,Verilog,lcd-driver,12,0,2019-08-03 05:53:21+00:00,[],None
358,https://github.com/abdelrahmanhosny/FlowRunnerGCDExample.git,2019-08-07 06:51:54+00:00,Running OpenROAD cloud flow on GCD design,0,abdelrahmanhosny/FlowRunnerGCDExample,200990754,Verilog,FlowRunnerGCDExample,8,0,2019-08-07 07:03:43+00:00,[],https://api.github.com/licenses/bsd-2-clause
359,https://github.com/pzb568/vcode.git,2019-08-04 06:52:41+00:00,,0,pzb568/vcode,200459966,Verilog,vcode,1,0,2019-08-04 07:46:54+00:00,[],None
360,https://github.com/vpoudel/Project-Lab-1.git,2019-08-10 04:25:19+00:00,Verilog Code used for rover automation,0,vpoudel/Project-Lab-1,201579092,Verilog,Project-Lab-1,20,0,2019-08-10 04:46:50+00:00,[],None
361,https://github.com/lianpeng26/RISC-V.git,2019-08-10 02:16:36+00:00,,0,lianpeng26/RISC-V,201567296,Verilog,RISC-V,75649,0,2021-06-09 13:44:43+00:00,[],https://api.github.com/licenses/apache-2.0
362,https://github.com/beenfhb/Video-game-in-Verilog.git,2019-08-07 15:12:06+00:00,,0,beenfhb/Video-game-in-Verilog,201074735,Verilog,Video-game-in-Verilog,41,0,2019-08-07 15:12:27+00:00,[],
363,https://github.com/arquitectura-de-computadoras-2019/practicos2019.git,2019-08-14 18:27:10+00:00,Repo para los practicos 2019,0,arquitectura-de-computadoras-2019/practicos2019,202404512,Verilog,practicos2019,1579,0,2019-09-25 00:16:30+00:00,[],None
364,https://github.com/MC2SC/simplerv32i.git,2019-08-14 10:30:52+00:00,A RISC-V core which implements RV32I Base Integer Instruction Set ,0,MC2SC/simplerv32i,202328805,Verilog,simplerv32i,16,0,2019-08-18 21:24:34+00:00,[],https://api.github.com/licenses/mit
365,https://github.com/trash4299/LTC2344-16_Controller.git,2019-09-09 15:08:10+00:00,LTC2344-16/18 Quad Differential ADC controller,1,trash4299/LTC2344-16_Controller,207337662,Verilog,LTC2344-16_Controller,19,0,2020-08-13 04:34:39+00:00,[],None
366,https://github.com/Ahish9009/VLSI-Lab-2.git,2019-09-10 08:14:29+00:00,VLSI Assignment 2 files,0,Ahish9009/VLSI-Lab-2,207502174,Verilog,VLSI-Lab-2,35368,0,2019-11-13 21:55:35+00:00,[],None
367,https://github.com/Barrett-S/EE316.git,2019-09-09 19:20:48+00:00,Digital Logic Design,0,Barrett-S/EE316,207386999,Verilog,EE316,1771,0,2019-09-09 19:24:23+00:00,[],None
368,https://github.com/akashlevy/CGRAGenerator.git,2019-09-19 20:39:10+00:00,,1,akashlevy/CGRAGenerator,209644662,Verilog,CGRAGenerator,15476,0,2022-03-29 06:38:54+00:00,[],https://api.github.com/licenses/bsd-3-clause
369,https://github.com/sungdnjs/mips-processer.git,2019-09-21 02:31:58+00:00,,0,sungdnjs/mips-processer,209913074,Verilog,mips-processer,903,0,2019-09-22 10:35:39+00:00,[],None
370,https://github.com/TheSonders/Terminal.git,2019-09-21 12:09:08+00:00,(en pruebas),0,TheSonders/Terminal,209978684,Verilog,Terminal,1,0,2021-06-10 11:34:37+00:00,[],None
371,https://github.com/Dozis/FPGA_Group_6.git,2019-09-22 07:17:21+00:00,ÁµÑÂì°: Èô≥ÂÆóÁê™ E24056302  Âê≥ÂÆáËäØE14043242 ÁæÖÂ≠êÊ∏ùE24051912,0,Dozis/FPGA_Group_6,210106510,Verilog,FPGA_Group_6,569,0,2019-09-25 06:47:30+00:00,[],None
372,https://github.com/yvsgnaneswar/Functional-Verification.git,2019-07-15 05:00:19+00:00,,0,yvsgnaneswar/Functional-Verification,196926915,Verilog,Functional-Verification,16,0,2019-07-15 05:03:02+00:00,[],None
373,https://github.com/pnad0911/FPGA.git,2019-07-15 03:45:34+00:00,,0,pnad0911/FPGA,196919393,Verilog,FPGA,78980,0,2019-07-15 03:57:19+00:00,[],None
374,https://github.com/vjtagaltera/bt656-de0nano.git,2019-07-15 02:42:27+00:00,,1,vjtagaltera/bt656-de0nano,196911545,Verilog,bt656-de0nano,495,0,2019-07-15 03:04:10+00:00,[],None
375,https://github.com/pedram7/mips.git,2019-07-16 08:34:06+00:00,"basic mips processor , pipelined. hazards are not controlled in this code.",0,pedram7/mips,197153904,Verilog,mips,20,0,2019-08-04 07:03:57+00:00,"['verilog', 'pipeline', 'mips']",None
376,https://github.com/GuanQiuHong/Motion-sensitive-alarm-clock.git,2019-07-22 02:40:53+00:00,"Alarm clock with visual day-night display and alarm-setting & sounding capability; with a motion sensor that modifies Verilog clock behaviour based on movements in the actual, physical surrounding.",0,GuanQiuHong/Motion-sensitive-alarm-clock,198133776,Verilog,Motion-sensitive-alarm-clock,7,0,2019-07-22 02:45:45+00:00,[],None
377,https://github.com/wildflare/apgv.git,2019-08-01 05:47:00+00:00,,0,wildflare/apgv,199985179,Verilog,apgv,2,0,2019-08-01 05:49:32+00:00,[],https://api.github.com/licenses/mit
378,https://github.com/rhooker-mythic/verilog-testcases.git,2019-07-24 02:52:01+00:00,"Testcases for simulators --> testing behavior, warnings, etc",0,rhooker-mythic/verilog-testcases,198546428,Verilog,verilog-testcases,3,0,2019-07-24 02:54:27+00:00,[],None
379,https://github.com/reffum/z-turn-dvi.git,2019-07-17 16:24:40+00:00,Project for Z-turn-lite board with DVI ouptut,0,reffum/z-turn-dvi,197425177,Verilog,z-turn-dvi,89,0,2019-07-23 17:34:57+00:00,[],None
380,https://github.com/george224/test_sim.git,2019-08-21 23:20:48+00:00,temp verilog,0,george224/test_sim,203678222,Verilog,test_sim,1,0,2019-08-21 23:23:41+00:00,[],None
381,https://github.com/Jings1017/Traffic_Light.git,2019-08-28 06:39:44+00:00,using verilog,0,Jings1017/Traffic_Light,204865239,Verilog,Traffic_Light,1,0,2020-01-20 02:32:55+00:00,[],None
382,https://github.com/ankur54/MIPS.git,2019-08-24 03:00:03+00:00,,0,ankur54/MIPS,204100538,Verilog,MIPS,7,0,2019-08-24 03:00:48+00:00,[],None
383,https://github.com/metalfs/snappy-decompress.git,2019-09-11 12:15:55+00:00,,0,metalfs/snappy-decompress,207804586,Verilog,snappy-decompress,39,0,2019-09-11 12:17:22+00:00,[],None
384,https://github.com/Jnaltuna/TPArqui.git,2019-09-11 14:21:11+00:00,,0,Jnaltuna/TPArqui,207830842,Verilog,TPArqui,23241,0,2020-01-16 21:05:55+00:00,[],None
385,https://github.com/naj15581/Tesis.git,2019-09-12 17:25:44+00:00,,0,naj15581/Tesis,208106344,Verilog,Tesis,7,0,2019-09-13 19:55:39+00:00,[],None
386,https://github.com/Cryptography-FPGA/SEED-FPGA.git,2019-09-11 08:36:34+00:00,An 8-bit Serialized Architecture of SEED Block Cipher for Constrained Devices,1,Cryptography-FPGA/SEED-FPGA,207763703,Verilog,SEED-FPGA,42,0,2021-04-14 09:25:41+00:00,[],None
387,https://github.com/nax1016cs/verilog.git,2019-09-07 09:22:02+00:00,The homework about Digital System Design The homework about Digital System Design in Verilog.,0,nax1016cs/verilog,206945091,Verilog,verilog,3399,0,2020-09-16 15:15:16+00:00,[],None
388,https://github.com/YigalB1/FPGA_US_Servo.git,2019-08-30 09:23:38+00:00,DE10 Lite with Ultrasoc sensor and servo motor,0,YigalB1/FPGA_US_Servo,205349265,Verilog,FPGA_US_Servo,3,0,2019-08-30 09:28:01+00:00,[],None
389,https://github.com/NuwanJ/CE-Sem4.git,2019-08-31 01:15:37+00:00,University of Peradeniya ,0,NuwanJ/CE-Sem4,205478119,Verilog,CE-Sem4,46529,0,2019-08-31 01:25:15+00:00,[],None
390,https://github.com/nguyenquanicd/getPort.git,2019-09-02 04:48:42+00:00,An example of Perl scritpt for referring,0,nguyenquanicd/getPort,205778739,Verilog,getPort,11,0,2019-09-13 14:21:17+00:00,[],None
391,https://github.com/zing9264/DigitalDesign.git,2019-09-01 17:00:53+00:00,,0,zing9264/DigitalDesign,205706792,Verilog,DigitalDesign,4972,0,2019-09-01 17:11:11+00:00,[],None
392,https://github.com/lapd-soc/Virtual-Rubik-s-Cube.git,2019-09-05 04:35:41+00:00,System on Chip Design with FPGA based Project,0,lapd-soc/Virtual-Rubik-s-Cube,206475284,,Virtual-Rubik-s-Cube,3846,0,2022-09-12 14:01:49+00:00,[],None
393,https://github.com/DhanaSekharM/RISC-V.git,2019-07-19 13:34:17+00:00,,0,DhanaSekharM/RISC-V,197778448,Verilog,RISC-V,3669,0,2019-07-19 13:35:16+00:00,[],None
394,https://github.com/devashishTaneja/MIPS-32.git,2019-07-25 17:07:45+00:00,"Implementation of 32 bits MIPS  (Microprocessor without Interlocking Pipeline Stages) Architecture-based Processor supporting Arthimetical, Logical, Data Transfer and Jump instruction.",0,devashishTaneja/MIPS-32,198871686,Verilog,MIPS-32,19,0,2020-04-06 09:03:59+00:00,[],None
395,https://github.com/abdelrahmanhosny/FlowRunnerIBEXExample.git,2019-08-07 06:57:32+00:00,Running OpenROAD cloud flow on IBEX design,0,abdelrahmanhosny/FlowRunnerIBEXExample,200991660,Verilog,FlowRunnerIBEXExample,235,0,2019-08-07 07:03:04+00:00,[],https://api.github.com/licenses/bsd-2-clause
396,https://github.com/beenfhb/Verilog.git,2019-08-07 15:13:42+00:00,,0,beenfhb/Verilog,201074987,Verilog,Verilog,41,0,2019-08-07 15:13:53+00:00,[],
397,https://github.com/tahmid-haque/DE2_Connect-4.git,2019-08-03 01:45:02+00:00,"A game developed for the DE2-115 based on the classic connect-4 game. Uses onboard keys for input and VGA, 7-segment displays and LEDs for output.",0,tahmid-haque/DE2_Connect-4,200318932,Verilog,DE2_Connect-4,27,0,2022-06-02 00:30:11+00:00,[],None
398,https://github.com/victoriaogomes/SD-Prob3.git,2019-08-07 16:40:42+00:00,C√≥digo desenvolvido para o problema III da disciplina TEC499 - MI de Sistemas Digitais.,0,victoriaogomes/SD-Prob3,201089047,Verilog,SD-Prob3,226518,0,2020-10-27 23:41:09+00:00,[],None
399,https://github.com/oyly16/mipspipline.git,2019-08-27 05:57:59+00:00,,0,oyly16/mipspipline,204630162,Verilog,mipspipline,10951,0,2019-09-05 14:09:15+00:00,[],None
400,https://github.com/thomaswpp/cpumips.git,2019-08-23 17:30:25+00:00,,0,thomaswpp/cpumips,204042518,Verilog,cpumips,16795,0,2019-08-23 17:38:49+00:00,[],None
401,https://github.com/kat-temp/des-implementation.git,2019-09-01 22:01:57+00:00,DES implementation using Verilog,0,kat-temp/des-implementation,205737313,Verilog,des-implementation,9,0,2019-09-01 22:04:38+00:00,[],None
402,https://github.com/daxionga/MMX.git,2019-09-02 11:23:47+00:00,MM firmware with extension,0,daxionga/MMX,205841227,Verilog,MMX,0,0,2019-12-08 12:00:12+00:00,[],https://api.github.com/licenses/unlicense
403,https://github.com/suhrawardi/oscillator.git,2019-09-01 17:21:07+00:00,Dabbling around in Verilog on my Alhambra II FPGA board,0,suhrawardi/oscillator,205709040,Verilog,oscillator,2,0,2019-09-02 19:22:40+00:00,[],None
404,https://github.com/MahCuper/INF251.git,2019-08-29 13:22:00+00:00,,0,MahCuper/INF251,205169094,Verilog,INF251,53,0,2019-10-21 23:58:02+00:00,[],None
405,https://github.com/dtwww/EDA.git,2019-07-27 08:46:05+00:00,,0,dtwww/EDA,199139899,Verilog,EDA,9422,0,2019-07-27 09:05:21+00:00,[],None
406,https://github.com/alteredLogic/MusicBox.git,2019-08-15 04:17:22+00:00,,0,alteredLogic/MusicBox,202473002,Verilog,MusicBox,15848,0,2021-12-08 18:50:19+00:00,[],https://api.github.com/licenses/gpl-3.0
407,https://github.com/msyh1323/ETRI-SW-SoC-daehyeon.git,2019-08-19 00:02:40+00:00,,0,msyh1323/ETRI-SW-SoC-daehyeon,203069070,Verilog,ETRI-SW-SoC-daehyeon,18,0,2019-08-19 00:04:03+00:00,[],None
408,https://github.com/ajdin-n/GameOfLife_FPGA.git,2019-09-12 08:47:27+00:00,implemented the popular Zero-Player game: Game of Life on an FPGA board (Altera Cyclon II DE2-115),0,ajdin-n/GameOfLife_FPGA,208005111,Verilog,GameOfLife_FPGA,26519,0,2023-08-04 07:16:44+00:00,[],None
409,https://github.com/markopolo97/MIPS_Processor_Team_Project.git,2019-09-12 05:25:23+00:00,,0,markopolo97/MIPS_Processor_Team_Project,207971240,Verilog,MIPS_Processor_Team_Project,12763,0,2019-09-12 23:25:29+00:00,[],None
410,https://github.com/ShawnZengshx/MIPS-CPU-Design.git,2019-09-11 10:42:21+00:00,An implementation of Mips Cpu,0,ShawnZengshx/MIPS-CPU-Design,207787404,Verilog,MIPS-CPU-Design,1630,0,2019-09-11 10:51:17+00:00,"['mips', 'verilog']",None
411,https://github.com/tadkaye/ECE-350.git,2019-09-11 14:30:01+00:00,,0,tadkaye/ECE-350,207832881,Verilog,ECE-350,2,0,2019-09-11 14:32:37+00:00,[],None
412,https://github.com/CLJD/ALU.git,2019-09-17 19:32:04+00:00,,0,CLJD/ALU,209140427,Verilog,ALU,1358,0,2019-11-23 05:30:47+00:00,[],None
413,https://github.com/sebastian46/ECEN350_Processor.git,2019-09-10 07:30:14+00:00,,1,sebastian46/ECEN350_Processor,207493049,Verilog,ECEN350_Processor,17,0,2019-09-10 07:32:55+00:00,[],None
414,https://github.com/fabiomirandafig/Trabalho-3-OC.git,2019-09-18 15:20:33+00:00,Tabela e c√≥digo em verilog referente ao trabalho 3 ,0,fabiomirandafig/Trabalho-3-OC,209341167,Verilog,Trabalho-3-OC,57,0,2019-09-19 13:09:23+00:00,[],None
415,https://github.com/claudiorodr/sistemas-digitais.git,2019-07-25 23:00:08+00:00,Xilinx simulation in VHDL,0,claudiorodr/sistemas-digitais,198911585,Verilog,sistemas-digitais,132,0,2019-07-25 23:02:40+00:00,[],None
416,https://github.com/Jie2020/src_box.git,2019-07-26 01:52:35+00:00,,0,Jie2020/src_box,198927558,Verilog,src_box,2,0,2022-08-27 14:57:27+00:00,[],None
417,https://github.com/devnanga/ECE241FinalProject.git,2019-07-24 00:57:29+00:00,,0,devnanga/ECE241FinalProject,198531003,Verilog,ECE241FinalProject,274,0,2019-07-24 01:05:42+00:00,[],None
418,https://github.com/WhosKnee/MagicMenace.git,2019-08-02 00:32:44+00:00,Final Project for CSCB58: Magic Menace,0,WhosKnee/MagicMenace,200136888,Verilog,MagicMenace,13382,0,2019-08-02 21:21:12+00:00,[],None
419,https://github.com/Visual-e/eedid_hdmi.git,2019-07-16 18:13:48+00:00,,0,Visual-e/eedid_hdmi,197245342,Verilog,eedid_hdmi,11,0,2019-07-16 18:16:33+00:00,[],None
420,https://github.com/alanswx/Pong.git,2019-07-19 00:55:20+00:00,,0,alanswx/Pong,197676664,Verilog,Pong,115,0,2019-08-04 17:59:58+00:00,[],None
421,https://github.com/cqiu2008/sim_cnna190717a.git,2019-07-17 09:01:49+00:00,,0,cqiu2008/sim_cnna190717a,197353848,Verilog,sim_cnna190717a,10544,0,2019-07-29 22:53:36+00:00,[],None
422,https://github.com/panicmarvin/sdram_ctrl.git,2019-08-10 09:22:48+00:00,,0,panicmarvin/sdram_ctrl,201608184,Verilog,sdram_ctrl,20629,0,2019-08-15 08:44:24+00:00,[],None
423,https://github.com/ishubham326/Compressor.git,2019-08-11 02:37:14+00:00,An Image Compressor ,0,ishubham326/Compressor,201707665,Verilog,Compressor,477,0,2019-08-11 02:37:51+00:00,[],None
424,https://github.com/Darnell-Estrada/Digital-Design-Lab.git,2019-08-15 03:07:40+00:00,Digital Design Lab,0,Darnell-Estrada/Digital-Design-Lab,202464923,Verilog,Digital-Design-Lab,3,0,2019-08-15 03:09:38+00:00,[],None
425,https://github.com/DonatoK/Holding.git,2019-09-09 11:49:09+00:00,,0,DonatoK/Holding,207296884,Verilog,Holding,18,0,2019-09-17 11:57:00+00:00,[],None
426,https://github.com/ALaurinne/ENGC40.git,2019-09-07 16:24:09+00:00,BlackJack in Verilog HDL,0,ALaurinne/ENGC40,206994752,Verilog,ENGC40,27,0,2019-12-05 13:57:53+00:00,[],https://api.github.com/licenses/mit
427,https://github.com/dine909/openrisc-dockerbuild.git,2019-09-09 20:44:14+00:00,,0,dine909/openrisc-dockerbuild,207401197,Verilog,openrisc-dockerbuild,86,0,2019-09-09 20:45:55+00:00,[],None
428,https://github.com/AntonGvozdev/EVENT_CAMERA.git,2019-09-04 11:25:27+00:00,,0,AntonGvozdev/EVENT_CAMERA,206302844,Verilog,EVENT_CAMERA,19,0,2019-09-04 11:35:37+00:00,[],https://api.github.com/licenses/gpl-3.0
429,https://github.com/ramondcsilva/Ping-Pong.git,2019-09-05 22:07:07+00:00,Third problem of the IM Digital Systems,0,ramondcsilva/Ping-Pong,206665171,Verilog,Ping-Pong,51931,0,2019-11-14 19:58:45+00:00,[],None
430,https://github.com/zxyap/ProcessorIntel.git,2019-09-20 02:38:32+00:00,Building a processor to surpass i9 coffelake,2,zxyap/ProcessorIntel,209689911,Verilog,ProcessorIntel,9464,0,2019-10-24 07:38:27+00:00,[],None
431,https://github.com/xinyu889/B0729022_CompOrg.git,2019-09-20 07:16:26+00:00,,0,xinyu889/B0729022_CompOrg,209729495,Verilog,B0729022_CompOrg,2884,0,2020-10-05 12:54:33+00:00,[],None
432,https://github.com/hohehohe0509/B0729029_CompOrg.git,2019-09-20 07:07:18+00:00,,0,hohehohe0509/B0729029_CompOrg,209727788,Verilog,B0729029_CompOrg,29706,0,2020-06-30 15:18:46+00:00,[],None
433,https://github.com/alexsalmi/RISC-V_Processor.git,2019-09-21 03:22:41+00:00,Single cycle RISC-V ISA processor implementation in Verilog,0,alexsalmi/RISC-V_Processor,209918092,Verilog,RISC-V_Processor,13,0,2019-09-21 22:28:12+00:00,[],None
434,https://github.com/dcoe7/Projects.git,2019-09-22 02:36:55+00:00,Compilation of my Work.,0,dcoe7/Projects,210080230,Verilog,Projects,420,0,2021-08-06 01:56:50+00:00,[],None
435,https://github.com/spere200/verilog-datapath.git,2019-09-22 16:49:51+00:00,Pipelined Datapath with Data Forwarding and Hazard Prevention in Verilog,0,spere200/verilog-datapath,210181789,Verilog,verilog-datapath,13,0,2024-02-25 20:11:51+00:00,[],None
436,https://github.com/RHamilton6505/480ALU.git,2019-09-04 22:18:58+00:00,,0,RHamilton6505/480ALU,206425004,Verilog,480ALU,721,0,2019-09-04 22:22:33+00:00,[],None
437,https://github.com/SamuelmsWong-zz/UncertaintyPropogationEquation.git,2019-09-11 14:02:53+00:00,A verilog source for a unit that applies the first-order uncertainty propogation equation to 16-bit inputs.,0,SamuelmsWong-zz/UncertaintyPropogationEquation,207826835,Verilog,UncertaintyPropogationEquation,971,0,2019-09-28 15:10:04+00:00,[],None
438,https://github.com/tenkeyseven/single-cycle-cpu.git,2019-09-03 07:36:31+00:00,Tenkey's single cycle CPU.,0,tenkeyseven/single-cycle-cpu,206017343,Verilog,single-cycle-cpu,12,0,2019-10-29 10:57:00+00:00,[],https://api.github.com/licenses/mit
439,https://github.com/matthewleemle/ARC4-Decryption-Circuit.git,2019-09-01 22:27:06+00:00,An ARC4 Decryption Circuit written in Verilog for the DE1-SoC in the UBC course CPEN 311,0,matthewleemle/ARC4-Decryption-Circuit,205739364,Verilog,ARC4-Decryption-Circuit,7,0,2019-09-01 22:27:14+00:00,[],None
440,https://github.com/docsteer/coda.git,2019-09-15 18:11:12+00:00,Complete Open DMX Analyzer - an open source DMX analysis tool,0,docsteer/coda,208636171,Verilog,coda,30,0,2019-09-16 02:23:47+00:00,[],https://api.github.com/licenses/apache-2.0
441,https://github.com/Leo-i/Coder.git,2019-09-15 17:53:53+00:00,converts binary to Miller code,0,Leo-i/Coder,208633754,Verilog,Coder,3,0,2019-09-17 21:08:10+00:00,[],None
442,https://github.com/Davidlee92605/verilog_2048.git,2019-09-17 09:45:28+00:00,Use FPGA implement a game named 2048,0,Davidlee92605/verilog_2048,209016802,Verilog,verilog_2048,2927,0,2019-09-17 15:17:20+00:00,[],None
443,https://github.com/davidtran470/Binary_to_BCD_Decoder.git,2019-09-11 02:20:52+00:00,,0,davidtran470/Binary_to_BCD_Decoder,207704159,Verilog,Binary_to_BCD_Decoder,9,0,2019-09-11 02:37:21+00:00,[],None
444,https://github.com/colayare/hexapod_project.git,2019-09-08 02:03:30+00:00,,0,colayare/hexapod_project,207048758,Verilog,hexapod_project,76426,0,2020-09-13 23:13:22+00:00,[],None
445,https://github.com/Ming-Yang/myCPU.git,2019-07-23 11:18:36+00:00,a MIPS CPU,0,Ming-Yang/myCPU,198415374,Verilog,myCPU,158,0,2019-08-13 09:59:26+00:00,[],None
446,https://github.com/Plrugeg/UART.git,2019-07-26 14:00:42+00:00,,0,Plrugeg/UART,199026506,Verilog,UART,382,0,2019-07-26 14:07:16+00:00,[],None
447,https://github.com/lbeltran98/Pipelined-MIPS.git,2019-07-26 16:34:21+00:00,MIPS Processor with pipelines.,0,lbeltran98/Pipelined-MIPS,199049315,Verilog,Pipelined-MIPS,1185,0,2019-07-26 17:01:51+00:00,[],None
448,https://github.com/327926791/verilog-chess-game.git,2019-07-30 03:11:31+00:00,this is a reverse chess game developed by verilog,0,327926791/verilog-chess-game,199565389,Verilog,verilog-chess-game,18,0,2019-07-30 04:30:13+00:00,[],None
449,https://github.com/JudithHe/csc258-Volcano-scientific-drome-operation.git,2019-07-19 18:56:51+00:00,,0,JudithHe/csc258-Volcano-scientific-drome-operation,197827320,Verilog,csc258-Volcano-scientific-drome-operation,538,0,2019-10-07 00:13:05+00:00,[],None
450,https://github.com/dihanster/CircuitosDigitais-FPGA.git,2019-08-03 13:57:10+00:00,Implementa√ß√£o de Circuitos Digitais de M√°quina de Estados em Esquem√°tico e Linguagem Verilog para a disciplina de Sistemas Computacionais: Laborat√≥rio de Circuitos Digitais da UNIFESP,0,dihanster/CircuitosDigitais-FPGA,200381599,Verilog,CircuitosDigitais-FPGA,7673,0,2019-08-04 20:09:05+00:00,[],None
451,https://github.com/ljy2019/TestRISC-V-HBird-.git,2019-08-04 12:49:54+00:00,,1,ljy2019/TestRISC-V-HBird-,200492202,Verilog,TestRISC-V-HBird-,93079,0,2019-08-04 12:54:55+00:00,[],https://api.github.com/licenses/apache-2.0
452,https://github.com/ameyanrd/181CO125-205.git,2019-08-02 11:51:44+00:00,DDS Assignnment Repository,0,ameyanrd/181CO125-205,200226108,Verilog,181CO125-205,4680,0,2019-11-13 10:52:48+00:00,[],None
453,https://github.com/matsuikosuke/mips_practice.git,2019-08-22 08:33:25+00:00,,0,matsuikosuke/mips_practice,203750047,Verilog,mips_practice,717,0,2019-08-22 11:33:49+00:00,[],None
454,https://github.com/siddhantkhandelwal/CSF342.git,2019-08-21 04:21:56+00:00,,0,siddhantkhandelwal/CSF342,203505502,Verilog,CSF342,862,0,2020-08-26 15:04:21+00:00,[],None
455,https://github.com/MattBJ/Mail_Delivery_Rover.git,2019-08-23 00:02:24+00:00,,0,MattBJ/Mail_Delivery_Rover,203891553,Verilog,Mail_Delivery_Rover,9,0,2019-08-23 00:14:46+00:00,[],None
456,https://github.com/lisyxx/verilog-examples.git,2019-08-24 06:33:23+00:00,This repository is to store my Verilog example codes.,0,lisyxx/verilog-examples,204118939,Verilog,verilog-examples,5,0,2019-11-13 01:29:49+00:00,['verilog'],None
457,https://github.com/avinashy2j/CarryRipppleAdderWithFlags.git,2019-08-31 19:50:17+00:00,ASIC implementation of 64-bit CRA with flags,0,avinashy2j/CarryRipppleAdderWithFlags,205589737,Verilog,CarryRipppleAdderWithFlags,20,0,2019-09-01 06:20:37+00:00,[],None
458,https://github.com/rajpatel5/SnakesAndLadder.git,2019-08-05 02:32:23+00:00,,0,rajpatel5/SnakesAndLadder,200568868,Verilog,SnakesAndLadder,7031,0,2021-04-30 21:50:44+00:00,[],None
459,https://github.com/w4c4dwsz/project_mac.git,2019-08-17 02:51:29+00:00,,0,w4c4dwsz/project_mac,202827187,Verilog,project_mac,4,0,2019-08-17 02:53:02+00:00,[],None
460,https://github.com/wllmsyv/UART.git,2019-08-16 03:24:38+00:00,Verilog UART Implementation,0,wllmsyv/UART,202651493,Verilog,UART,7,0,2019-08-16 03:31:21+00:00,[],None
461,https://github.com/LouWenT/IC_MODULE.git,2019-08-15 07:21:14+00:00,,0,LouWenT/IC_MODULE,202493734,Verilog,IC_MODULE,9,0,2019-08-21 01:14:37+00:00,[],None
462,https://github.com/GreenApple-jsy/Embedded-System.git,2019-08-07 08:12:45+00:00,ÏûÑÎ≤†ÎîîÎìú ÏãúÏä§ÌÖú,0,GreenApple-jsy/Embedded-System,201004523,Verilog,Embedded-System,7,0,2019-09-25 19:29:25+00:00,[],None
463,https://github.com/ceren-erkut/On-Screen-Display.git,2019-08-08 12:45:27+00:00,customizable text displaying on video frames,0,ceren-erkut/On-Screen-Display,201256484,Verilog,On-Screen-Display,15,0,2022-02-04 17:47:38+00:00,[],None
464,https://github.com/kalpatian/EDAdemo.git,2019-08-14 02:29:15+00:00,Homework of EDA class,0,kalpatian/EDAdemo,202258630,Verilog,EDAdemo,13773,0,2019-08-14 02:57:54+00:00,[],None
465,https://github.com/joshualiu97/ECE-M16.git,2019-08-28 22:09:57+00:00,ECE M16: Logic Design of Digital Systems,0,joshualiu97/ECE-M16,205031987,Verilog,ECE-M16,6702,0,2019-08-28 22:20:20+00:00,[],None
466,https://github.com/mayank3012jain/comparchLab.git,2019-08-29 10:28:37+00:00,,0,mayank3012jain/comparchLab,205138590,Verilog,comparchLab,61,0,2019-10-17 10:01:30+00:00,[],None
467,https://github.com/qiaosiyi/fpga_twins.git,2019-08-22 11:32:06+00:00,,0,qiaosiyi/fpga_twins,203781681,Verilog,fpga_twins,6,0,2019-08-22 11:38:47+00:00,[],None
468,https://github.com/nourinjh/EECS2021.git,2019-09-16 18:41:01+00:00,,0,nourinjh/EECS2021,208872460,Verilog,EECS2021,248,0,2019-11-26 00:00:49+00:00,[],None
469,https://github.com/evil-mad-engineer/carry-chain-compare-unit.git,2019-09-11 19:24:35+00:00,"A ten-function compare unit written in Verilog, using an adder instead of multiplexers.",0,evil-mad-engineer/carry-chain-compare-unit,207890020,Verilog,carry-chain-compare-unit,17,0,2019-09-11 22:36:37+00:00,[],https://api.github.com/licenses/bsd-3-clause
470,https://github.com/wchen329/ece554-mp.git,2019-09-13 00:07:46+00:00,ECE 554 Mini Projects,0,wchen329/ece554-mp,208167059,Verilog,ece554-mp,18185,0,2019-12-28 02:27:13+00:00,[],
471,https://github.com/shilaike1109/wj1109.git,2019-09-07 07:03:38+00:00,some c code lib of wj,0,shilaike1109/wj1109,206929718,Verilog,wj1109,2,0,2019-09-07 07:09:21+00:00,[],None
472,https://github.com/AjiteshGupta/fifo.git,2019-07-23 09:34:34+00:00,A byte wide FIFO with depth of 8,0,AjiteshGupta/fifo,198399011,Verilog,fifo,3,0,2019-07-24 18:15:53+00:00,[],None
473,https://github.com/vsnarkhede13/Digital_wrist_watch.git,2019-07-25 10:09:59+00:00,Project includes basic functionalities which are available in digital wrist watch and works on FSM.,0,vsnarkhede13/Digital_wrist_watch,198807771,Verilog,Digital_wrist_watch,8924,0,2019-07-25 10:12:27+00:00,[],None
474,https://github.com/kgupta1995/verilog-implementation-of-instruction-set-architecture.git,2019-07-19 23:13:00+00:00,,0,kgupta1995/verilog-implementation-of-instruction-set-architecture,197853552,Verilog,verilog-implementation-of-instruction-set-architecture,6,0,2019-07-19 23:16:40+00:00,[],None
475,https://github.com/sinyaHONG/define_function.git,2019-07-20 11:44:19+00:00,,0,sinyaHONG/define_function,197922836,Verilog,define_function,2,0,2019-08-20 07:36:52+00:00,[],None
476,https://github.com/rohitrajhans/CS-F342.git,2019-08-20 10:24:32+00:00,CS F342 - Computer Architecture Labs,2,rohitrajhans/CS-F342,203353007,Verilog,CS-F342,2749,0,2019-12-20 11:20:53+00:00,[],None
477,https://github.com/coryd5456/FPGA-RX-TX-Arduino.git,2019-08-20 19:19:50+00:00,This is a simple project to connect a Spartin 6 FPGA to the arduino or ATmega328p. ,0,coryd5456/FPGA-RX-TX-Arduino,203440014,Verilog,FPGA-RX-TX-Arduino,6,0,2019-08-20 22:50:24+00:00,[],None
478,https://github.com/parthkalgaonkar/multiplier.git,2019-08-22 02:20:21+00:00,,0,parthkalgaonkar/multiplier,203698247,Verilog,multiplier,4,0,2019-08-22 02:24:11+00:00,[],None
479,https://github.com/fengyuan113355/Mips_Pipelined_CPU.git,2019-08-22 03:47:01+00:00,,0,fengyuan113355/Mips_Pipelined_CPU,203709874,Verilog,Mips_Pipelined_CPU,2512,0,2019-08-22 03:52:37+00:00,[],None
480,https://github.com/qiankun214/RISC-Tai.git,2019-08-29 10:03:19+00:00,,0,qiankun214/RISC-Tai,205134532,Verilog,RISC-Tai,384,0,2019-09-10 10:01:05+00:00,[],None
481,https://github.com/AlissonBoeing/dispositivos-logivos-programaveis-II.git,2019-08-26 19:01:23+00:00,Material da disciplina de DLP II,0,AlissonBoeing/dispositivos-logivos-programaveis-II,204541808,Verilog,dispositivos-logivos-programaveis-II,73087,0,2019-11-29 20:55:32+00:00,[],None
482,https://github.com/as-thcucas/Trabalho-OC.git,2019-08-29 03:36:33+00:00,,0,as-thcucas/Trabalho-OC,205073917,Verilog,Trabalho-OC,187,0,2019-08-29 22:53:33+00:00,[],None
483,https://github.com/dillonhuff/vivado_designs.git,2019-08-10 23:33:13+00:00,,0,dillonhuff/vivado_designs,201693973,Verilog,vivado_designs,5,0,2019-08-11 04:53:45+00:00,[],None
484,https://github.com/cjayross/doom.v.git,2019-08-27 04:57:05+00:00,An honest attempt to run a DOOM-clone using purely structural iVerilog,0,cjayross/doom.v,204622751,Verilog,doom.v,163,0,2020-04-05 07:06:42+00:00,[],None
485,https://github.com/hyeonhochaSilicon/cnn.git,2019-08-18 14:37:26+00:00,,0,hyeonhochaSilicon/cnn,203016784,Verilog,cnn,304,0,2019-08-19 04:13:04+00:00,[],None
486,https://github.com/SkookumAsFrig/Parallelized_FPGA_Mandelbrot.git,2019-08-29 19:36:41+00:00,,0,SkookumAsFrig/Parallelized_FPGA_Mandelbrot,205237499,Verilog,Parallelized_FPGA_Mandelbrot,301532,0,2019-09-07 07:44:48+00:00,[],None
487,https://github.com/pvineet/Aragorn.git,2019-09-16 18:57:52+00:00,,0,pvineet/Aragorn,208875462,Verilog,Aragorn,4,0,2019-09-16 18:59:04+00:00,[],None
488,https://github.com/bluekatt/logic-design.git,2019-09-20 16:19:35+00:00,,0,bluekatt/logic-design,209833389,Verilog,logic-design,3,0,2019-09-20 16:21:15+00:00,[],None
489,https://github.com/syedosman/async_fifo_stf.git,2019-09-22 21:48:45+00:00,this is the verilog code for an asynchronous fifo that writes data at a faster clock and data is read from it at a slower clock. ,0,syedosman/async_fifo_stf,210218782,Verilog,async_fifo_stf,2,0,2019-09-22 21:48:52+00:00,[],None
490,https://github.com/Priahi/CPEN211Lab3.git,2019-09-22 20:50:24+00:00,,0,Priahi/CPEN211Lab3,210212446,Verilog,CPEN211Lab3,16,0,2019-09-22 21:07:18+00:00,[],None
491,https://github.com/johnbdk/uart-driver.git,2019-08-03 06:23:14+00:00,,0,johnbdk/uart-driver,200340294,Verilog,uart-driver,155,0,2019-08-03 06:24:55+00:00,[],None
492,https://github.com/johnbdk/vga-driver.git,2019-08-03 06:18:54+00:00,,0,johnbdk/vga-driver,200339906,Verilog,vga-driver,15,0,2019-08-03 06:20:53+00:00,[],None
493,https://github.com/tunglt6596/DE2i-150_DE1-Soc_Graduation_Project.git,2019-08-01 14:16:40+00:00,,0,tunglt6596/DE2i-150_DE1-Soc_Graduation_Project,200063838,Verilog,DE2i-150_DE1-Soc_Graduation_Project,611586,0,2019-08-01 14:55:09+00:00,[],None
494,https://github.com/os369510/yuntech-lesson-fpga.git,2019-08-02 08:09:08+00:00,Some simple practice wrote in the lesson from Yuntech,0,os369510/yuntech-lesson-fpga,200193805,Verilog,yuntech-lesson-fpga,51,0,2019-08-02 08:29:02+00:00,[],None
495,https://github.com/os717/FPGA-Trader.git,2019-08-09 10:43:56+00:00,,0,os717/FPGA-Trader,201448486,Verilog,FPGA-Trader,2303,0,2021-07-02 15:44:48+00:00,[],None
496,https://github.com/kylelul/Homework.git,2019-09-17 17:07:48+00:00,Some homework I've done in GWU,0,kylelul/Homework,209112452,Verilog,Homework,768,0,2019-09-18 18:41:58+00:00,[],None
497,https://github.com/prabinspkt/Computer-Organization-II-HDL-Project.git,2019-09-11 03:31:47+00:00,"Design a 1-bit-ALU, 4-bit-ALU, Carry Lookahead Adder, MUX-1-bit-2-to1, and MUX-1-bit-4-to-1 using Hardware Description Language",2,prabinspkt/Computer-Organization-II-HDL-Project,207715562,Verilog,Computer-Organization-II-HDL-Project,6,0,2020-07-20 09:03:13+00:00,[],None
498,https://github.com/yfd6433162/FirstSoCFPGA.git,2019-09-15 16:18:50+00:00,,1,yfd6433162/FirstSoCFPGA,208621465,Verilog,FirstSoCFPGA,2204,0,2019-09-20 09:12:18+00:00,[],None
499,https://github.com/hanmeng221/joscode.git,2019-09-17 12:11:24+00:00,,0,hanmeng221/joscode,209044213,Verilog,joscode,32957,0,2019-09-17 12:32:32+00:00,[],None
500,https://github.com/lemuelmpranoto/Simple-RISC-Machine.git,2019-09-18 08:27:22+00:00,,0,lemuelmpranoto/Simple-RISC-Machine,209257508,Verilog,Simple-RISC-Machine,13,0,2019-09-18 08:28:37+00:00,[],None
501,https://github.com/xinhaisc/FPGA_SOBLE_OV7670.git,2019-08-23 02:51:09+00:00,FPGA_SOBLE_OV7670,0,xinhaisc/FPGA_SOBLE_OV7670,203912039,Verilog,FPGA_SOBLE_OV7670,1406,0,2023-09-11 04:54:03+00:00,[],None
502,https://github.com/mueedurrehman/Heart-Rate-Monitor.git,2019-09-08 21:57:21+00:00,,0,mueedurrehman/Heart-Rate-Monitor,207178704,Verilog,Heart-Rate-Monitor,737,0,2019-09-08 21:58:54+00:00,[],https://api.github.com/licenses/mit
503,https://github.com/odmb/odmbDevelopment.git,2019-07-17 16:05:05+00:00,Development projects for ODMB/ODMB7/ODMB5,1,odmb/odmbDevelopment,197422257,Verilog,odmbDevelopment,17391,0,2021-04-05 20:22:29+00:00,[],None
504,https://github.com/GKHalbert/CSC258FinalProject.git,2019-07-19 14:35:35+00:00,"Final project for course CSC258 at the University of Toronto. A small game similar to Flappy Bird written in verilog, runs on a DE1-SOC board.",0,GKHalbert/CSC258FinalProject,197788454,Verilog,CSC258FinalProject,60,0,2020-07-28 21:53:06+00:00,[],None
505,https://github.com/ramondcsilva/Conect-to-IoT.git,2019-07-23 02:38:10+00:00,Second problem of the IM Digital Systems,0,ramondcsilva/Conect-to-IoT,198337820,Verilog,Conect-to-IoT,33190,0,2019-09-05 22:08:23+00:00,[],None
506,https://github.com/qsantiq/Microelectronica.git,2019-09-03 04:36:24+00:00,,0,qsantiq/Microelectronica,205989765,Verilog,Microelectronica,86,0,2019-09-03 16:42:13+00:00,[],None
507,https://github.com/Jackwin/camera.git,2019-08-11 03:08:16+00:00,,0,Jackwin/camera,201710218,Verilog,camera,13,0,2019-08-11 03:20:16+00:00,[],None
508,https://github.com/cqiu2008/sim_cnna190730a.git,2019-07-30 13:08:05+00:00,,0,cqiu2008/sim_cnna190730a,199653796,Verilog,sim_cnna190730a,1586,0,2019-09-11 09:24:56+00:00,[],None
509,https://github.com/ozdemrmert1997/VsCPU-Project.git,2019-07-28 21:33:29+00:00,,0,ozdemrmert1997/VsCPU-Project,199339319,Verilog,VsCPU-Project,2,0,2019-07-28 21:33:49+00:00,[],None
510,https://github.com/omar907/Advanced-Encryption-System.git,2019-08-01 03:18:23+00:00,Advance Encryption System Hardware design,0,omar907/Advanced-Encryption-System,199968263,Verilog,Advanced-Encryption-System,28,0,2019-08-01 03:42:29+00:00,[],None
511,https://github.com/oahu99/verilog_cores.git,2019-08-30 21:14:54+00:00,,0,oahu99/verilog_cores,205457696,Verilog,verilog_cores,1,0,2019-09-02 02:20:39+00:00,[],None
512,https://github.com/Iridescent1318/MIPS_CPU.git,2019-09-01 03:57:03+00:00,32bit MIPS pipeline CPU project,0,Iridescent1318/MIPS_CPU,205626577,Verilog,MIPS_CPU,1969,0,2019-12-09 03:58:40+00:00,[],None
513,https://github.com/Santlance/Computer-Orgranization-and-Design.git,2019-09-04 15:59:25+00:00,,0,Santlance/Computer-Orgranization-and-Design,206358448,,Computer-Orgranization-and-Design,208,0,2019-09-04 15:59:43+00:00,[],None
514,https://github.com/iFission/friendly-engine.git,2019-09-21 14:14:28+00:00,,0,iFission/friendly-engine,209997170,Verilog,friendly-engine,7585,0,2019-12-03 16:26:33+00:00,[],https://api.github.com/licenses/mit
515,https://github.com/archwa/tera_computer.git,2019-09-02 03:22:47+00:00,Implementation of the TERA instruction set architecture,1,archwa/tera_computer,205769493,Verilog,tera_computer,492,0,2023-01-27 22:00:25+00:00,[],https://api.github.com/licenses/mit
516,https://github.com/Yvonne-Young/Binocular-Vision-Real-time-Processing-Based-on-FPGA.git,2019-09-04 03:40:01+00:00,National FPGA Design Innovative Invitational Competition with Zhemin Lu and Zijie Wang,0,Yvonne-Young/Binocular-Vision-Real-time-Processing-Based-on-FPGA,206225011,Verilog,Binocular-Vision-Real-time-Processing-Based-on-FPGA,543,0,2021-01-25 20:52:39+00:00,[],None
517,https://github.com/kat-temp/jackpot-game.git,2019-09-01 22:18:52+00:00,Jackpot Game for FPGA written in C and Verilog,0,kat-temp/jackpot-game,205738676,Verilog,jackpot-game,7,0,2019-09-01 22:26:10+00:00,[],None
518,https://github.com/vt-ece4530-f19/example-openmsp430de.git,2019-09-05 09:42:29+00:00,,0,vt-ece4530-f19/example-openmsp430de,206528423,Verilog,example-openmsp430de,366,0,2019-09-29 13:55:19+00:00,[],None
519,https://github.com/jithin-mathew/Digital-Systems-Lab-Verilog.git,2019-08-21 13:23:28+00:00,Verilog implementation of DS experiments,0,jithin-mathew/Digital-Systems-Lab-Verilog,203589247,Verilog,Digital-Systems-Lab-Verilog,47,0,2019-08-21 13:30:28+00:00,[],None
520,https://github.com/swjtu-mxb/123.git,2019-08-19 18:26:27+00:00,,0,swjtu-mxb/123,203227276,Verilog,123,75,0,2019-09-29 14:35:10+00:00,[],None
521,https://github.com/icaroVerilog/Trabalho-Pratico-ISL-2019.2.git,2019-09-21 23:23:55+00:00,Descri√ß√£o em Verilog de um circuito de um sistema de convers√£o de simbolos atrav√©s de um display de 7 segmentos,0,icaroVerilog/Trabalho-Pratico-ISL-2019.2,210065079,Verilog,Trabalho-Pratico-ISL-2019.2,8,0,2019-10-09 00:01:21+00:00,[],None
522,https://github.com/kevin71104/CA_2019.git,2019-09-22 23:28:00+00:00,,0,kevin71104/CA_2019,210227701,Verilog,CA_2019,66,0,2019-09-25 05:17:16+00:00,[],None
523,https://github.com/mateuslucas97/Arquitetura_e_Organizacao_de_Computadores_1.git,2019-09-21 23:49:07+00:00,Pr√°ticas de laborat√≥rio de AOC 1 prof. Jefferson,0,mateuslucas97/Arquitetura_e_Organizacao_de_Computadores_1,210066793,Verilog,Arquitetura_e_Organizacao_de_Computadores_1,296,0,2019-10-11 21:21:14+00:00,[],None
524,https://github.com/Shaunted/SEC---Sara-Soares---87737.git,2019-09-22 19:44:41+00:00,,0,Shaunted/SEC---Sara-Soares---87737,210204562,Verilog,SEC---Sara-Soares---87737,3747,0,2020-01-27 16:38:48+00:00,[],https://api.github.com/licenses/mit
525,https://github.com/hexuustc/learngit.git,2019-09-22 02:04:31+00:00,,0,hexuustc/learngit,210077302,Verilog,learngit,38,0,2020-08-05 05:18:03+00:00,[],None
526,https://github.com/AjiteshBatraCU/Fingerprint_Project.git,2019-08-06 01:35:37+00:00,ECEN 5023 Final Project,0,AjiteshBatraCU/Fingerprint_Project,200754699,Verilog,Fingerprint_Project,22378,0,2019-08-06 01:49:08+00:00,[],None
527,https://github.com/kooreshakhbari/RoboticArm-Object-Detector-FPGA-Arduino.git,2019-07-24 22:44:10+00:00,,0,kooreshakhbari/RoboticArm-Object-Detector-FPGA-Arduino,198719018,Verilog,RoboticArm-Object-Detector-FPGA-Arduino,20950,0,2019-07-24 22:57:33+00:00,[],None
528,https://github.com/KirolosMa/Elevator-cct.git,2019-07-29 23:47:16+00:00,"This is an elevator control CCT designed using FIFO and coded using  Verilog , within Si-Vision training program as a case study .",0,KirolosMa/Elevator-cct,199541435,Verilog,Elevator-cct,10,0,2023-10-14 17:16:15+00:00,[],None
529,https://github.com/clayton-rogers/fpga_vga.git,2019-08-25 19:31:07+00:00,A simple VGA output for fpga,0,clayton-rogers/fpga_vga,204340647,Verilog,fpga_vga,800,0,2019-08-25 21:38:41+00:00,[],None
530,https://github.com/jackyliao123/fpga-video.git,2019-07-31 03:50:22+00:00,Simple pixel processing in Verilog,0,jackyliao123/fpga-video,199774049,Verilog,fpga-video,373,0,2019-07-31 04:01:53+00:00,[],None
531,https://github.com/RuimingXu/BeatRecorder.git,2019-08-03 13:22:02+00:00,Beat recorder built by verilog. Allow users play music on the keyboard and record the piece they have played.,0,RuimingXu/BeatRecorder,200378120,Verilog,BeatRecorder,3588,0,2019-08-03 13:29:04+00:00,[],None
532,https://github.com/naxda/Deep-Learning-Chips.git,2019-08-04 15:12:36+00:00,190731-190801 / Ïú†Ìù¨Ï§ÄÍµêÏàòÎãò,0,naxda/Deep-Learning-Chips,200507692,Verilog,Deep-Learning-Chips,13,0,2019-08-04 15:30:07+00:00,[],None
533,https://github.com/AliShujjat/PipelinedRISCProcessor.git,2019-08-23 16:13:46+00:00,Implementation of the pipelined version of a RISC-V processor,0,AliShujjat/PipelinedRISCProcessor,204032012,Verilog,PipelinedRISCProcessor,292,0,2019-08-23 16:46:19+00:00,[],None
534,https://github.com/Kur1su0/ece327.git,2019-08-29 18:47:25+00:00,vhdl,0,Kur1su0/ece327,205229557,Verilog,ece327,686128,0,2020-01-16 23:29:58+00:00,[],https://api.github.com/licenses/mit
535,https://github.com/AdrianTay/Large-Scale-Digital-Design.git,2019-08-21 01:33:30+00:00,,0,AdrianTay/Large-Scale-Digital-Design,203482625,Verilog,Large-Scale-Digital-Design,489,0,2019-08-21 03:02:21+00:00,[],None
536,https://github.com/Rantanen/piezolocator.git,2019-08-20 06:34:08+00:00,Excuse for writing embedded software.,0,Rantanen/piezolocator,203314412,Verilog,piezolocator,17,0,2020-02-16 03:36:37+00:00,[],None
537,https://github.com/crybot/verilog-stack-unit.git,2019-08-26 18:55:21+00:00,Verilog implementation of a stack firmware unit,0,crybot/verilog-stack-unit,204540881,Verilog,verilog-stack-unit,334,0,2019-09-02 20:28:48+00:00,[],None
538,https://github.com/BerkayKOCAK/CPU-design.git,2019-07-20 15:51:32+00:00,School project to develop CPU design on FPGA (250 MHz),0,BerkayKOCAK/CPU-design,197951176,Verilog,CPU-design,6,0,2023-01-28 14:32:18+00:00,[],None
539,https://github.com/Criinal/RISC_CPU.git,2019-07-19 11:28:56+00:00,,0,Criinal/RISC_CPU,197761241,Verilog,RISC_CPU,16,0,2019-09-04 08:45:43+00:00,[],None
540,https://github.com/skyli42/Morse-Buddy.git,2019-07-19 01:35:58+00:00,Final Project for CSC258 Summer 2019 at U of T. Alexei Otchkassov and Sky Li.,0,skyli42/Morse-Buddy,197681188,Verilog,Morse-Buddy,94,0,2019-10-23 04:09:20+00:00,[],None
541,https://github.com/h20180122/Reconfigurable-Computing.git,2019-07-19 06:57:50+00:00,FPGA Implementations,1,h20180122/Reconfigurable-Computing,197719321,Verilog,Reconfigurable-Computing,373,0,2019-07-19 07:04:31+00:00,[],None
542,https://github.com/crosscrusader/LED_Matrix_FPGA_Display_Interface.git,2019-07-25 02:50:33+00:00,A simple FPGA based interface to drive common LED Display Matrix Panels,0,crosscrusader/LED_Matrix_FPGA_Display_Interface,198745073,Verilog,LED_Matrix_FPGA_Display_Interface,4320,0,2020-01-06 17:44:19+00:00,[],None
543,https://github.com/samlyu/HDLBits.git,2019-08-09 14:58:22+00:00,Verilog Coding Practice,0,samlyu/HDLBits,201488448,Verilog,HDLBits,71,0,2019-08-20 11:27:00+00:00,[],https://api.github.com/licenses/gpl-3.0
544,https://github.com/dkuznets/plis2.git,2019-08-13 16:40:57+00:00,,0,dkuznets/plis2,202185707,Verilog,plis2,9230,0,2019-08-13 17:11:49+00:00,[],None
545,https://github.com/shreeshah1/CSCB58Project.git,2019-08-02 16:11:28+00:00,"A bot that travels on a surface until it encounters an obstacle, and proceeds to avoid it.",0,shreeshah1/CSCB58Project,200263939,Verilog,CSCB58Project,7,0,2019-09-21 00:26:39+00:00,[],None
546,https://github.com/garatma/uns-sistemas-embebidos-laboratorios.git,2019-08-16 21:56:03+00:00,Laboratorios de la materia Sistemas Embebidos - 2019,0,garatma/uns-sistemas-embebidos-laboratorios,202803974,Verilog,uns-sistemas-embebidos-laboratorios,495619,0,2022-06-29 05:22:54+00:00,[],None
547,https://github.com/dedeus10/ComputerEngineering.git,2019-08-16 23:02:44+00:00,Reposit√≥rio de trabalhos/projetos elaborados na gradua√ß√£o de Engenharia de Computa√ß√£o/UFSM,0,dedeus10/ComputerEngineering,202809720,Verilog,ComputerEngineering,284969,0,2020-03-09 17:52:31+00:00,[],None
548,https://github.com/vinhvu97/CECS-301.git,2019-08-16 03:50:29+00:00,"Sequential logic emphasizing Finite State Machine design & analysis, timing analysis of sequential logic, Introduction to Data Path, Control and Memory. Use of Electronic Design Automation (EDA) tools for design, simulation, verification. Laboratory projects with Field Programmable Gate Arrays (FPGA's).",0,vinhvu97/CECS-301,202654664,Verilog,CECS-301,66,0,2019-08-16 04:02:24+00:00,[],None
549,https://github.com/sehwan95/vmod.git,2019-08-18 08:32:09+00:00,,0,sehwan95/vmod,202978761,Verilog,vmod,1,0,2019-08-18 08:32:48+00:00,[],None
550,https://github.com/sinyaHONG/arithmetic.git,2019-08-16 02:46:09+00:00,,0,sinyaHONG/arithmetic,202646578,Verilog,arithmetic,5,0,2019-08-27 06:48:23+00:00,[],None
551,https://github.com/hungwei123/CO_Lab3.git,2019-09-03 13:14:20+00:00,homework,0,hungwei123/CO_Lab3,206081374,Verilog,CO_Lab3,699,0,2019-09-03 15:07:08+00:00,[],None
552,https://github.com/g893906/cpld_co_dev.git,2019-09-04 17:01:19+00:00,,0,g893906/cpld_co_dev,206370057,Verilog,cpld_co_dev,15357,0,2019-10-08 17:01:07+00:00,[],None
553,https://github.com/johnplunk/Traffic-Light-Controller.git,2019-09-14 20:08:26+00:00,Simulated traffic light intersection on a ZYBO board,0,johnplunk/Traffic-Light-Controller,208497523,Verilog,Traffic-Light-Controller,4,0,2019-09-14 20:08:58+00:00,[],None
554,https://github.com/calebedwards21/ECE3710_Lab2.git,2019-09-11 21:35:15+00:00,,0,calebedwards21/ECE3710_Lab2,207911002,Verilog,ECE3710_Lab2,7,0,2019-09-12 18:01:02+00:00,[],None
555,https://github.com/erichu92/naver_portfolio.git,2019-09-16 11:29:51+00:00,,0,erichu92/naver_portfolio,208783202,Verilog,naver_portfolio,3169,0,2019-10-09 07:37:43+00:00,[],None
556,https://github.com/erick576/EECS-2021-Labs.git,2019-09-16 19:24:44+00:00,Labs done in the course EECS 2021 using RISC-V ,0,erick576/EECS-2021-Labs,208880298,Verilog,EECS-2021-Labs,1363,0,2019-11-23 22:53:54+00:00,[],None
557,https://github.com/RodArg/CompArch.git,2019-09-10 02:29:27+00:00,"Comp Arch TA Verilog code, etc.",0,RodArg/CompArch,207447780,Verilog,CompArch,0,0,2019-09-10 02:32:40+00:00,[],None
558,https://github.com/jonnxpr/Pratica-1-Parte-3-LAOC-II.git,2019-09-13 00:40:20+00:00,Reposit√≥rio para pr√°tica 1 parte 3 de LAOC II,0,jonnxpr/Pratica-1-Parte-3-LAOC-II,208170291,Verilog,Pratica-1-Parte-3-LAOC-II,725,0,2019-09-13 00:43:31+00:00,[],None
559,https://github.com/Mai6666/ZynqberryCamera.git,2019-08-13 08:40:12+00:00,,0,Mai6666/ZynqberryCamera,202101418,Verilog,ZynqberryCamera,3036,0,2019-11-11 08:49:05+00:00,[],None
560,https://github.com/kgcdream2019/DE2_115_NIOS_FPGA_shortest_path_finding.git,2019-08-11 16:34:22+00:00,last version,0,kgcdream2019/DE2_115_NIOS_FPGA_shortest_path_finding,201789381,Verilog,DE2_115_NIOS_FPGA_shortest_path_finding,53704,0,2020-02-03 08:29:40+00:00,[],None
561,https://github.com/tong-da/can_controller_resp.git,2019-08-12 13:59:56+00:00,,0,tong-da/can_controller_resp,201941492,Verilog,can_controller_resp,186,0,2019-08-12 14:00:53+00:00,[],None
562,https://github.com/avinashy2j/MIPSS_32Pipelined-Processor.git,2019-09-17 23:41:04+00:00,,0,avinashy2j/MIPSS_32Pipelined-Processor,209176359,Verilog,MIPSS_32Pipelined-Processor,200,0,2019-10-26 01:15:08+00:00,[],None
563,https://github.com/means0416/vmod.git,2019-08-18 04:57:44+00:00,,0,means0416/vmod,202961586,Verilog,vmod,3,0,2019-08-18 05:08:54+00:00,[],None
564,https://github.com/tianjiaoshanzai/Multicycle_Cpu.git,2019-08-20 05:15:15+00:00,ËÆ°ÁÆóÊú∫Á°¨‰ª∂ÁªºÂêàËÆæËÆ°,0,tianjiaoshanzai/Multicycle_Cpu,203304404,Verilog,Multicycle_Cpu,5102,0,2019-09-20 07:27:49+00:00,[],None
565,https://github.com/pelicanfeet/8-bit-ALU.git,2019-09-12 03:36:08+00:00,An 8-bit arithmetic logic unit built in Icarus Verilog,0,pelicanfeet/8-bit-ALU,207957984,Verilog,8-bit-ALU,1,0,2019-09-12 03:39:41+00:00,[],None
566,https://github.com/hwyang/project_2048.git,2019-09-14 06:56:09+00:00,,0,hwyang/project_2048,208401972,Verilog,project_2048,123,0,2021-04-22 13:59:10+00:00,[],None
567,https://github.com/bernardocarvalho/esther-trigger-hdl.git,2019-09-16 17:25:36+00:00,Vivado HDL files for ESTHER trigger system using KC705 and AD fmcjesdadc1 board,0,bernardocarvalho/esther-trigger-hdl,208857580,Verilog,esther-trigger-hdl,3090,0,2023-01-28 04:56:36+00:00,[],None
568,https://github.com/daepoid/class_EmbededProgramming.git,2019-09-17 11:27:01+00:00,,0,daepoid/class_EmbededProgramming,209035372,Verilog,class_EmbededProgramming,1324,0,2022-12-31 01:51:08+00:00,[],None
569,https://github.com/D-Sai-Venkatesh/MIPS-matrix-multiplier.git,2019-09-16 10:07:40+00:00,,0,D-Sai-Venkatesh/MIPS-matrix-multiplier,208768938,Verilog,MIPS-matrix-multiplier,11,0,2019-09-16 10:22:17+00:00,[],None
570,https://github.com/Roxanne1225/Verilog-C.git,2019-09-15 19:47:30+00:00,,0,Roxanne1225/Verilog-C,208648340,Verilog,Verilog-C,175,0,2019-09-15 19:49:14+00:00,[],None
571,https://github.com/hamzarashid592/8-bit_Multicycle_Processor_MIPS.git,2019-08-25 14:28:12+00:00,,0,hamzarashid592/8-bit_Multicycle_Processor_MIPS,204305502,Verilog,8-bit_Multicycle_Processor_MIPS,13,0,2019-08-25 14:40:13+00:00,[],None
572,https://github.com/nguyenquanicd/crcCalculator.git,2019-08-26 15:18:08+00:00,Synthesis RTL code of CRC calculator,0,nguyenquanicd/crcCalculator,204503473,Verilog,crcCalculator,20,0,2019-09-13 14:20:18+00:00,[],None
573,https://github.com/cruelkiddy/OrthogonalSignalGenerator.git,2019-09-03 14:55:25+00:00,An Orthogonal Signal Generator based on dac902 ,0,cruelkiddy/OrthogonalSignalGenerator,206103402,Verilog,OrthogonalSignalGenerator,1224,0,2019-09-03 14:58:08+00:00,[],None
574,https://github.com/za57936/microprocessor.git,2019-09-04 14:17:26+00:00,,0,za57936/microprocessor,206336369,Verilog,microprocessor,1295,0,2019-09-04 14:20:44+00:00,[],None
575,https://github.com/lyuyangly/WBRISCV_SOPC.git,2019-09-08 08:49:28+00:00,,0,lyuyangly/WBRISCV_SOPC,207085645,Verilog,WBRISCV_SOPC,1191,0,2020-05-06 03:13:34+00:00,[],None
576,https://github.com/kayvan61/FPGA_Timer.git,2019-08-30 15:47:39+00:00,Stop watch implementedfor FFPGA running at 100MHz,0,kayvan61/FPGA_Timer,205412293,Verilog,FPGA_Timer,4476,0,2019-08-30 15:50:07+00:00,[],None
577,https://github.com/Yvonne-Young/5-stage-simplified-pipeline-processor-based-on-MIPS-ISA.git,2019-09-04 03:00:20+00:00,Course project of Computer Organization and Digital Design,0,Yvonne-Young/5-stage-simplified-pipeline-processor-based-on-MIPS-ISA,206218814,Verilog,5-stage-simplified-pipeline-processor-based-on-MIPS-ISA,812,0,2019-09-04 03:25:39+00:00,[],None
578,https://github.com/ahamdy47/vecaris-core.git,2019-08-17 04:40:45+00:00,Custom simulated processor design,0,ahamdy47/vecaris-core,202836101,Verilog,vecaris-core,6,0,2019-10-07 16:17:29+00:00,[],None
579,https://github.com/lijong/mips-cpu-design.git,2019-09-09 11:53:36+00:00,,0,lijong/mips-cpu-design,207297621,Verilog,mips-cpu-design,22,0,2019-09-09 13:38:29+00:00,[],None
580,https://github.com/lizhhui/Deep-Reinforcement-Learning-Processor.git,2019-09-10 02:28:18+00:00,,0,lizhhui/Deep-Reinforcement-Learning-Processor,207447597,,Deep-Reinforcement-Learning-Processor,32562,0,2019-10-02 20:02:03+00:00,[],None
581,https://github.com/kund2n1/32bit-microprocessor.git,2019-09-07 12:42:36+00:00,,0,kund2n1/32bit-microprocessor,206966704,Verilog,32bit-microprocessor,1296,0,2019-09-09 04:00:35+00:00,[],None
582,https://github.com/manek11/Simple-RISC-Machine.git,2019-09-06 01:57:45+00:00,CPEN-211 Simple-RISC-Machine ,0,manek11/Simple-RISC-Machine,206692010,Verilog,Simple-RISC-Machine,18,0,2022-02-10 03:58:45+00:00,[],None
583,https://github.com/Globson/MIPS-32b-With-Pipeline.git,2019-09-05 22:54:35+00:00,Implementa√ß√£o do caminho de dados de um processador da arquitetura MIPS com pipeline.,0,Globson/MIPS-32b-With-Pipeline,206670486,Verilog,MIPS-32b-With-Pipeline,730,0,2020-10-19 21:56:03+00:00,[],https://api.github.com/licenses/gpl-3.0
584,https://github.com/samlyu/serial_protocols.git,2019-09-06 11:52:23+00:00,Implementation of serial protocols,0,samlyu/serial_protocols,206783267,Verilog,serial_protocols,2017,0,2019-11-20 01:55:36+00:00,[],https://api.github.com/licenses/gpl-3.0
585,https://github.com/kaiEulers/rpn-calculator.git,2019-09-02 15:06:18+00:00,Implementation of a Reverse Polish Notation (RPN) Calculator in Verilog for Embedded Systems. This is a machine code implementation of the calculator!,0,kaiEulers/rpn-calculator,205881697,Verilog,rpn-calculator,1449,0,2019-09-02 15:07:31+00:00,[],None
586,https://github.com/spypaul/IoT-Led-System.git,2019-09-22 17:22:54+00:00,Personal IoT project,0,spypaul/IoT-Led-System,210186419,Verilog,IoT-Led-System,8,0,2019-09-22 21:48:51+00:00,[],None
587,https://github.com/spypaul/VGA-Controller.git,2019-09-22 15:58:23+00:00,EE 333 Lab5 Project at WWU,1,spypaul/VGA-Controller,210174416,Verilog,VGA-Controller,8,0,2019-09-22 16:15:13+00:00,[],None
588,https://github.com/jasleenjerusha/Word-Frequency-Counter.git,2019-08-09 17:26:57+00:00,counting the frequency of the words in a text file.,0,jasleenjerusha/Word-Frequency-Counter,201512733,Verilog,Word-Frequency-Counter,0,0,2019-08-09 17:30:46+00:00,[],None
589,https://github.com/muonTelescope/ice40Firmware.git,2019-08-23 17:25:11+00:00,Firmware for the ice40 fpga.,0,muonTelescope/ice40Firmware,204041792,Verilog,ice40Firmware,1,0,2019-08-23 17:32:24+00:00,[],None
590,https://github.com/JoseLuisDavid19/MipsProcessor.git,2019-08-20 22:39:32+00:00,,0,JoseLuisDavid19/MipsProcessor,203464943,Verilog,MipsProcessor,4,0,2019-08-20 22:45:27+00:00,[],None
591,https://github.com/girish010789/Verilog.git,2019-08-21 21:21:40+00:00,Simple verilog codes and corresponding test benches,0,girish010789/Verilog,203666276,Verilog,Verilog,34,0,2019-11-12 00:24:12+00:00,[],None
592,https://github.com/Shwall/color_pong.git,2019-08-28 01:45:53+00:00,1D pong using color,0,Shwall/color_pong,204824303,Verilog,color_pong,77,0,2019-08-28 01:48:53+00:00,[],None
593,https://github.com/oaaij-gnahz/pipelineCPU2019.git,2019-08-27 02:00:57+00:00,course project,0,oaaij-gnahz/pipelineCPU2019,204598398,Verilog,pipelineCPU2019,15,0,2023-02-20 21:38:04+00:00,[],None
594,https://github.com/Arcadia-1/QITRA.git,2019-09-19 13:32:51+00:00,,0,Arcadia-1/QITRA,209562311,Verilog,QITRA,4,0,2019-09-19 13:59:31+00:00,[],None
595,https://github.com/markopolo97/UART_TX_RX_System_On_Chip.git,2019-09-12 23:37:37+00:00,,0,markopolo97/UART_TX_RX_System_On_Chip,208164018,Verilog,UART_TX_RX_System_On_Chip,34,0,2019-09-13 05:39:30+00:00,[],None
596,https://github.com/omair001/Assembly-Verilog-projects.git,2019-08-22 15:37:51+00:00,assembly and verilog projects for computer organization course,0,omair001/Assembly-Verilog-projects,203824551,Verilog,Assembly-Verilog-projects,133,0,2019-08-22 15:42:11+00:00,[],None
597,https://github.com/windowsbomb/learningFPGA.git,2019-08-21 13:34:40+00:00,,0,windowsbomb/learningFPGA,203591321,Verilog,learningFPGA,30,0,2019-08-21 13:40:13+00:00,[],None
598,https://github.com/inanedrivel/csc258-final.git,2019-07-25 18:16:25+00:00,The world's most awful text buffer: now in verilog.,0,inanedrivel/csc258-final,198881040,Verilog,csc258-final,54693,0,2019-08-12 21:51:41+00:00,[],None
599,https://github.com/Ash-Zheng/FPGA-based-CPU-with-MIPS-Instruction-Set.git,2019-08-04 10:18:36+00:00,54 instructions CPU  written in verilog used Vivado,0,Ash-Zheng/FPGA-based-CPU-with-MIPS-Instruction-Set,200478172,Verilog,FPGA-based-CPU-with-MIPS-Instruction-Set,889,0,2020-11-24 14:23:35+00:00,[],https://api.github.com/licenses/mit
600,https://github.com/ThreeBridge/UDP_Image_min.git,2019-07-24 08:22:01+00:00,,0,ThreeBridge/UDP_Image_min,198590994,Verilog,UDP_Image_min,93,0,2019-07-24 08:22:40+00:00,[],None
601,https://github.com/SHILEIGO/script.git,2019-07-27 11:35:41+00:00,,0,SHILEIGO/script,199156869,Verilog,script,4750,0,2019-07-27 12:12:12+00:00,[],None
602,https://github.com/oz-matt/QsysCLib.git,2019-08-02 03:57:30+00:00,Platform Designer (qsys) custom library,0,oz-matt/QsysCLib,200162005,Verilog,QsysCLib,200,0,2019-08-02 04:28:38+00:00,[],None
603,https://github.com/joshuahant/verilog-sha256.git,2019-07-17 00:36:10+00:00,,0,joshuahant/verilog-sha256,197286638,Verilog,verilog-sha256,17085,0,2019-07-17 00:39:30+00:00,[],None
604,https://github.com/adarshm9031/MIPS-Architeture-Design-using-Verilog.git,2019-07-20 09:25:24+00:00,5 Stage Pipeline MIPS Architecture Design,0,adarshm9031/MIPS-Architeture-Design-using-Verilog,197908415,Verilog,MIPS-Architeture-Design-using-Verilog,1604,0,2019-07-20 09:27:50+00:00,[],None
605,https://github.com/chuiyunjun/Running-man.git,2019-07-22 04:00:26+00:00,,0,chuiyunjun/Running-man,198144016,Verilog,Running-man,10288,0,2021-11-30 17:00:36+00:00,[],None
606,https://github.com/sinyaHONG/mulinput_seqout.git,2019-07-22 12:20:26+00:00,,1,sinyaHONG/mulinput_seqout,198217755,Verilog,mulinput_seqout,2,0,2019-07-22 12:23:38+00:00,[],None
607,https://github.com/hitoyozake/v_sandbox.git,2019-07-18 12:30:21+00:00,vlanguage sandbox,0,hitoyozake/v_sandbox,197582974,Verilog,v_sandbox,1,0,2019-07-18 12:30:40+00:00,[],None
608,https://github.com/ch1pset/FPGA-ALU.git,2019-07-19 15:53:18+00:00,4 module ALU for FPGA Class,0,ch1pset/FPGA-ALU,197803021,Verilog,FPGA-ALU,1530,0,2019-07-23 19:57:53+00:00,[],None
609,https://github.com/sachinputta/vlsi.git,2019-07-19 06:22:17+00:00,,0,sachinputta/vlsi,197714160,Verilog,vlsi,7444,0,2019-07-19 06:23:41+00:00,[],None
610,https://github.com/vjtagaltera/btblz-de0nano.git,2019-07-15 03:56:11+00:00,,0,vjtagaltera/btblz-de0nano,196920688,Verilog,btblz-de0nano,18,0,2019-07-15 04:06:08+00:00,[],None
611,https://github.com/etherblade-net/EHA_project.git,2019-07-21 20:08:51+00:00,EHA (ethernet hardware encapsulator) - LEGACY PROJECT,1,etherblade-net/EHA_project,198100345,Verilog,EHA_project,1919,0,2023-10-28 23:22:36+00:00,[],https://api.github.com/licenses/mit
612,https://github.com/SamWibatt/FPGA_HD44780.git,2019-08-21 19:25:45+00:00,"Simple, write-only character LCD core (in progress)",0,SamWibatt/FPGA_HD44780,203650831,Verilog,FPGA_HD44780,1643,0,2020-01-12 03:39:07+00:00,[],https://api.github.com/licenses/gpl-3.0
613,https://github.com/javierfernandezsalgado/VGASquares.git,2019-08-10 19:13:59+00:00,"A VGA  uses case. A FPGA has been used, the model a Spartan 6. it is an example of how to develo a VGA device.",0,javierfernandezsalgado/VGASquares,201672763,Verilog,VGASquares,3,0,2019-08-10 19:46:44+00:00,[],None
614,https://github.com/oahu99/hdmi_driver.git,2019-08-11 02:43:58+00:00,HDMI driver for ADV7513,0,oahu99/hdmi_driver,201708219,Verilog,hdmi_driver,37329,0,2019-09-04 19:00:26+00:00,[],https://api.github.com/licenses/gpl-3.0
615,https://github.com/cherrrryq/div_verilog.git,2019-08-12 09:13:35+00:00,ÊµÅÊ∞¥Èô§Ê≥ïÂô®,0,cherrrryq/div_verilog,201896605,Verilog,div_verilog,2,0,2020-01-15 04:40:41+00:00,[],None
616,https://github.com/janithapraneeth23/CustomProssorDesignForImageProcessing.git,2019-08-16 16:44:24+00:00,Prossor Design For Image Processing Written in Verilog,0,janithapraneeth23/CustomProssorDesignForImageProcessing,202765015,Verilog,CustomProssorDesignForImageProcessing,23,0,2019-08-16 17:03:01+00:00,[],None
617,https://github.com/FCostaS/YouseiOS.git,2019-08-17 00:01:54+00:00,YouseiOS is an operational system for FPGA based on MIPS architecture.,0,FCostaS/YouseiOS,202814197,Verilog,YouseiOS,110731,0,2022-04-12 12:19:45+00:00,[],None
618,https://github.com/sinyaHONG/clock-glitch-free.git,2019-08-16 02:35:05+00:00,,0,sinyaHONG/clock-glitch-free,202645136,Verilog,clock-glitch-free,1,0,2019-08-16 02:40:04+00:00,[],None
619,https://github.com/rkredd/Ramakrishna.git,2019-08-25 03:39:58+00:00,,1,rkredd/Ramakrishna,204242015,Verilog,Ramakrishna,1724,0,2019-08-25 03:55:35+00:00,[],None
620,https://github.com/has58/verilog.git,2019-07-19 23:04:33+00:00,,0,has58/verilog,197852930,Verilog,verilog,46,0,2019-07-19 23:24:20+00:00,[],None
621,https://github.com/tsaoalbert/openroad2.git,2019-08-07 01:55:08+00:00,,0,tsaoalbert/openroad2,200952537,Verilog,openroad2,14114,0,2019-08-07 02:00:26+00:00,[],None
622,https://github.com/WillKen/ECOP.git,2019-09-06 02:41:02+00:00,SYSUËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å,1,WillKen/ECOP,206698347,Verilog,ECOP,28272,0,2019-09-06 02:43:29+00:00,[],None
623,https://github.com/gabrieldds/ArchLearn.git,2019-09-06 17:23:09+00:00,CNN Acceleration in Microcontrollers with FPGA,1,gabrieldds/ArchLearn,206842334,Verilog,ArchLearn,218,0,2020-05-25 22:32:53+00:00,[],https://api.github.com/licenses/mit
624,https://github.com/PradyumnG/CS-203-ALU.git,2019-09-12 05:56:02+00:00,,0,PradyumnG/CS-203-ALU,207975238,Verilog,CS-203-ALU,24,0,2019-12-07 17:35:14+00:00,[],None
625,https://github.com/freedomhust/CCF_2.git,2019-09-15 02:49:04+00:00,,0,freedomhust/CCF_2,208532826,Verilog,CCF_2,2253,0,2020-01-02 00:13:02+00:00,[],None
626,https://github.com/sagarchadha/VerilogLabs-ECE241.git,2019-09-11 03:16:26+00:00,,0,sagarchadha/VerilogLabs-ECE241,207713255,Verilog,VerilogLabs-ECE241,3641,0,2019-12-01 07:33:35+00:00,[],None
627,https://github.com/vasi1796/digital_design_training.git,2019-07-19 08:02:13+00:00,Repo for digital design tutorials,0,vasi1796/digital_design_training,197729684,Verilog,digital_design_training,26740,0,2019-08-15 13:20:37+00:00,[],None
628,https://github.com/nik299/RV32I-Processor.git,2019-09-18 17:09:09+00:00,My learning of how to implement a RISC-V processor in verilog ,0,nik299/RV32I-Processor,209363135,Verilog,RV32I-Processor,240,0,2020-08-01 03:43:07+00:00,[],None
629,https://github.com/bro4all/CMPE140.git,2019-09-09 02:24:24+00:00,CMPE140 ,0,bro4all/CMPE140,207206862,Verilog,CMPE140,4262,0,2019-12-07 00:36:28+00:00,[],None
630,https://github.com/Sibakumarpanda/D-F-F-Design.git,2019-09-08 16:33:18+00:00,,0,Sibakumarpanda/D-F-F-Design,207141309,Verilog,D-F-F-Design,1,0,2021-04-10 11:22:07+00:00,[],None
631,https://github.com/demioke/calculator-design.git,2019-09-19 20:48:15+00:00,,0,demioke/calculator-design,209645948,Verilog,calculator-design,1162,0,2019-09-19 21:01:24+00:00,[],None
632,https://github.com/harvishj/digital-circuits.git,2019-09-19 07:12:13+00:00,This repository contains some verilog files which I've added as I learn various combinational and sequential circuits.,0,harvishj/digital-circuits,209486861,Verilog,digital-circuits,17,0,2019-09-19 07:16:03+00:00,[],None
633,https://github.com/RogeKuntz/SProccessor_Project.git,2019-09-11 23:33:45+00:00,A fun processor project that I did for my CS3421 Coputer Organization class.,0,RogeKuntz/SProccessor_Project,207924901,Verilog,SProccessor_Project,4613,0,2019-09-11 23:52:07+00:00,[],None
634,https://github.com/Vineet1610/Tetris.git,2019-09-18 03:05:05+00:00,,0,Vineet1610/Tetris,209205441,Verilog,Tetris,19907,0,2019-09-18 03:12:33+00:00,[],None
635,https://github.com/Chloe-Yu/Washing-Machine.git,2019-09-02 06:48:12+00:00,a washing machine control system implemented in Verilog,0,Chloe-Yu/Washing-Machine,205793885,Verilog,Washing-Machine,671,0,2019-09-02 06:48:39+00:00,[],None
636,https://github.com/cherrrryq/key_scan.git,2019-08-12 06:30:25+00:00,,0,cherrrryq/key_scan,201871135,Verilog,key_scan,1,0,2019-08-12 06:31:40+00:00,[],None
637,https://github.com/leooel97895750/TempoMan.git,2019-08-27 09:54:59+00:00,FPGA,0,leooel97895750/TempoMan,204673332,Verilog,TempoMan,40203,0,2019-08-29 15:29:12+00:00,[],None
638,https://github.com/krypton08rises/Computer_Architecture.git,2019-08-26 15:40:49+00:00,Verilog - hardware description language,0,krypton08rises/Computer_Architecture,204507858,Verilog,Computer_Architecture,31589,0,2019-08-26 15:42:09+00:00,[],None
639,https://github.com/deepthireacts/Verilog-Mojo.git,2019-09-05 11:32:02+00:00,Mojo Verilog projects created in Xilinx ise (Learnt through Blaine C.Readler Books),0,deepthireacts/Verilog-Mojo,206548130,,Verilog-Mojo,1400,0,2019-10-07 10:33:23+00:00,[],None
640,https://github.com/ufv-ciencia-da-computacao/CCF251.git,2019-09-12 13:01:23+00:00,,0,ufv-ciencia-da-computacao/CCF251,208052308,Verilog,CCF251,5,0,2019-10-27 15:42:50+00:00,[],None
641,https://github.com/Miladrzh/verilog-traffic-light.git,2019-09-06 13:50:11+00:00,Gate level implementation of traffic lights with verilog,1,Miladrzh/verilog-traffic-light,206803887,Verilog,verilog-traffic-light,2,0,2019-09-07 18:05:19+00:00,"['verilog', 'hdl', 'traffic-light']",None
642,https://github.com/alsuga/verilog.git,2019-09-07 17:15:26+00:00,verilog code for masive parallel computing,0,alsuga/verilog,207001005,Verilog,verilog,0,0,2019-09-07 17:16:36+00:00,[],None
643,https://github.com/Scramos/ALU.git,2019-09-22 15:10:03+00:00,,0,Scramos/ALU,210167171,Verilog,ALU,619,0,2019-09-30 15:42:24+00:00,[],None
644,https://github.com/programmingisart/verilog_risc_v_fpga.git,2019-09-18 20:34:28+00:00,a basic & simple implementation of a risc v processor(rv32i) in fpga using Verilog,0,programmingisart/verilog_risc_v_fpga,209399210,Verilog,verilog_risc_v_fpga,5,0,2019-09-24 08:17:26+00:00,[],None
645,https://github.com/vt-ece4530-f19/example-mul64msp430.git,2019-09-19 03:15:50+00:00,,0,vt-ece4530-f19/example-mul64msp430,209452798,Verilog,example-mul64msp430,390,0,2019-09-19 14:22:34+00:00,[],None
646,https://github.com/ksw020495/B0729056_CompOrg.git,2019-09-20 08:09:05+00:00,,0,ksw020495/B0729056_CompOrg,209739046,Verilog,B0729056_CompOrg,27875,0,2021-01-08 04:35:51+00:00,[],None
647,https://github.com/asmitde/Crypto_RSA.git,2019-09-20 01:12:19+00:00,CSE597 HW1 - Hardware implementation of RSA encryption engine,0,asmitde/Crypto_RSA,209677094,Verilog,Crypto_RSA,2,0,2019-09-20 01:13:56+00:00,[],None
648,https://github.com/vito-chl/src.git,2019-09-19 16:31:36+00:00,,0,vito-chl/src,209600911,Verilog,src,27,0,2019-10-09 09:49:38+00:00,[],None
649,https://github.com/Ankita628/alarm-clock.git,2019-07-21 07:13:24+00:00,An alarm clock that displays time in the LCD display format in VERILOG.,0,Ankita628/alarm-clock,198024992,Verilog,alarm-clock,9,0,2020-08-13 11:08:21+00:00,[],None
650,https://github.com/AndruePeters/fpga_ip.git,2019-07-17 02:31:43+00:00,IP cores written by me. Some of these are based on textbooks and other sources and are credited in the file.,0,AndruePeters/fpga_ip,197300633,Verilog,fpga_ip,77,0,2019-07-18 04:48:56+00:00,[],None
651,https://github.com/kpfromer/verilog-learning.git,2019-07-15 02:14:26+00:00,I am trying to implement the jack computer described in nand2tetris using an fpga.,0,kpfromer/verilog-learning,196907838,Verilog,verilog-learning,1399,0,2019-07-15 02:27:57+00:00,[],None
652,https://github.com/saeedhadi17/nandland.git,2019-07-22 17:11:53+00:00,tutorial_vhdl,0,saeedhadi17/nandland,198269259,Verilog,nandland,76,0,2019-07-22 17:13:04+00:00,[],None
653,https://github.com/grantsimmons/verilog-sandbox.git,2019-07-19 16:12:26+00:00,A compilation of my random Verilog projects,0,grantsimmons/verilog-sandbox,197806087,Verilog,verilog-sandbox,5824,0,2021-12-18 05:21:27+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/lilin5819/verilog_show.git,2019-07-19 13:12:51+00:00,show the verilog code,0,lilin5819/verilog_show,197775290,Verilog,verilog_show,10,0,2019-07-31 14:04:52+00:00,[],None
655,https://github.com/bhimsenpadalkar/posit-fpga.git,2019-07-18 05:50:52+00:00,,0,bhimsenpadalkar/posit-fpga,197520215,Verilog,posit-fpga,5347,0,2019-09-19 10:34:51+00:00,[],None
656,https://github.com/tunglt6596/zynq7000_zybo_z7-20.git,2019-08-02 16:13:11+00:00,,1,tunglt6596/zynq7000_zybo_z7-20,200264146,Verilog,zynq7000_zybo_z7-20,1060,0,2019-08-02 16:25:52+00:00,[],None
657,https://github.com/JenishaT/DE2_Tetris.git,2019-08-01 21:51:00+00:00,"Verilog Files for our CSCB58, Summer 2019 final project",0,JenishaT/DE2_Tetris,200123569,Verilog,DE2_Tetris,19908,0,2020-10-29 00:24:34+00:00,[],None
658,https://github.com/kc1212/SCALE-MAMBA.git,2019-07-25 09:15:00+00:00,,0,kc1212/SCALE-MAMBA,198798340,Verilog,SCALE-MAMBA,189300,0,2021-04-20 13:06:12+00:00,[],
659,https://github.com/CristhianPu/i2c.git,2019-07-26 18:20:30+00:00,documentacion,1,CristhianPu/i2c,199062252,Verilog,i2c,2457,0,2019-07-26 20:03:58+00:00,[],None
660,https://github.com/parkjonguk/spi_test.git,2019-07-31 05:48:07+00:00,nofile,0,parkjonguk/spi_test,199787733,Verilog,spi_test,137,0,2019-10-02 02:07:45+00:00,[],None
661,https://github.com/peyton44/Flappy-Bird-FPGA.git,2019-08-01 17:58:49+00:00,Flappy Bird created using Verilog to program an DE1-SoC FPGA Board/,0,peyton44/Flappy-Bird-FPGA,200096791,Verilog,Flappy-Bird-FPGA,738,0,2019-11-07 02:16:12+00:00,[],None
662,https://github.com/ducdcenigama/lyra2rev3.git,2019-07-26 05:44:04+00:00,,0,ducdcenigama/lyra2rev3,198953746,Verilog,lyra2rev3,454,0,2019-08-05 02:34:23+00:00,[],None
663,https://github.com/megar926/MPM13022_SERIAL_TEST.git,2019-07-27 11:24:06+00:00,,0,megar926/MPM13022_SERIAL_TEST,199155742,Verilog,MPM13022_SERIAL_TEST,40,0,2021-04-16 12:18:43+00:00,[],None
664,https://github.com/rerejii/MIPS.git,2019-08-05 11:42:49+00:00,,0,rerejii/MIPS,200644591,Verilog,MIPS,5012,0,2019-08-08 06:21:46+00:00,[],None
665,https://github.com/WhatABigWatermelon/csproject2019_group10.git,2019-07-27 21:10:53+00:00,,0,WhatABigWatermelon/csproject2019_group10,199213710,Verilog,csproject2019_group10,29803,0,2022-04-08 12:46:17+00:00,[],None
666,https://github.com/thata/tinyfpga-td4.git,2019-09-09 15:28:22+00:00,TinyFPGA BX „Åß TD4 „ÇíÂãï„Åã„Åó„Å¶„Åø„Åü,0,thata/tinyfpga-td4,207341942,Verilog,tinyfpga-td4,4,0,2019-09-09 15:29:36+00:00,[],None
667,https://github.com/pvlkhm/hdl.git,2019-09-05 19:04:23+00:00,Hardware Description Languages Labs,0,pvlkhm/hdl,206637621,Verilog,hdl,1293,0,2019-11-26 16:54:51+00:00,[],None
668,https://github.com/kdiaz1744/Digital-System-Design.git,2019-09-06 20:55:40+00:00,"Final projects for the class, using Verilog",0,kdiaz1744/Digital-System-Design,206872653,Verilog,Digital-System-Design,564,0,2019-09-06 21:01:15+00:00,[],None
669,https://github.com/sweetsinpackets/MIPS-CPU.git,2019-09-03 20:47:35+00:00,A MIPS CPU implementation using Verilog,0,sweetsinpackets/MIPS-CPU,206169433,Verilog,MIPS-CPU,41,0,2019-12-28 22:46:57+00:00,[],https://api.github.com/licenses/agpl-3.0
670,https://github.com/Vignesh-Sairaj/Computer-Organization.git,2019-09-03 20:57:01+00:00,IIITDM Coursework in Computer Organization,0,Vignesh-Sairaj/Computer-Organization,206170864,Verilog,Computer-Organization,1059,0,2019-09-03 20:59:24+00:00,[],None
671,https://github.com/JerryAZR/FPGAbomberman.git,2019-09-10 21:10:22+00:00,,0,JerryAZR/FPGAbomberman,207663728,Verilog,FPGAbomberman,35741,0,2019-09-23 02:00:07+00:00,[],None
672,https://github.com/coryd5456/Multi-Processor-time-frequency-analyzer.git,2019-09-10 20:05:28+00:00,I real time speech analyzer that does time-frequency analysis,0,coryd5456/Multi-Processor-time-frequency-analyzer,207652812,Verilog,Multi-Processor-time-frequency-analyzer,16340,0,2019-09-16 05:16:50+00:00,[],None
673,https://github.com/CompArchFA19/hw1-miguelii44.git,2019-09-11 20:27:20+00:00,hw1-miguelii44 created by GitHub Classroom,0,CompArchFA19/hw1-miguelii44,207900716,Verilog,hw1-miguelii44,3899,0,2023-08-21 18:03:26+00:00,[],None
674,https://github.com/Ricky-Ting/Lite-computer-system-based-on-FPGA.git,2019-09-10 15:07:56+00:00,A lite computer system based on FPGA(cooperated with Li DIngwei).,0,Ricky-Ting/Lite-computer-system-based-on-FPGA,207591219,Verilog,Lite-computer-system-based-on-FPGA,117042,0,2019-09-17 01:57:27+00:00,[],None
675,https://github.com/pranshu21/Vending-Machine.git,2019-08-10 09:41:10+00:00,this vending machine works on the principle of coins entered in a specific way for getting products.,0,pranshu21/Vending-Machine,201610205,Verilog,Vending-Machine,2,0,2019-08-10 09:42:03+00:00,[],None
676,https://github.com/MicroGrit/SandModule.git,2019-08-10 12:14:57+00:00,Accumulate verilog module,0,MicroGrit/SandModule,201625626,Verilog,SandModule,19,0,2019-08-21 06:52:42+00:00,[],None
677,https://github.com/yasnakateb/TrafficLightController.git,2019-08-12 02:07:29+00:00,üö¶ A  digital controller to control traffic in Verilog HDL ,1,yasnakateb/TrafficLightController,201840622,Verilog,TrafficLightController,87,0,2023-02-18 17:25:50+00:00,"['icarus-verilog', 'traffic-light-controller']",None
678,https://github.com/jerermyyoung/MIPS-CPU.git,2019-08-24 16:53:20+00:00,,0,jerermyyoung/MIPS-CPU,204186098,Verilog,MIPS-CPU,22,0,2019-08-28 12:51:56+00:00,[],None
679,https://github.com/gengyouchen/eecs2002.git,2019-08-20 08:53:04+00:00,A series of hand-on programming labs for people who want to learn system prototyping using FPGA,0,gengyouchen/eecs2002,203337621,Verilog,eecs2002,64756,0,2019-08-20 09:19:24+00:00,[],None
680,https://github.com/ziggyiggy91/AXI_LITE.git,2019-07-30 00:21:18+00:00,AXI Lite source,0,ziggyiggy91/AXI_LITE,199544409,Verilog,AXI_LITE,9,0,2019-09-03 21:05:37+00:00,[],None
681,https://github.com/ashleyjr/iceBench.git,2019-08-08 20:14:25+00:00,,0,ashleyjr/iceBench,201330594,Verilog,iceBench,20,0,2019-08-27 20:13:04+00:00,[],None
682,https://github.com/Mozf/Embedded-job_gdut.git,2019-08-07 13:51:18+00:00,,0,Mozf/Embedded-job_gdut,201060135,Verilog,Embedded-job_gdut,80,0,2019-09-03 04:59:01+00:00,[],None
683,https://github.com/Aniruddha-cmd/Simple-Verilog-Codes.git,2019-08-18 07:14:04+00:00,,0,Aniruddha-cmd/Simple-Verilog-Codes,202972070,Verilog,Simple-Verilog-Codes,6,0,2022-01-30 17:59:28+00:00,[],None
684,https://github.com/discferret/SioATE_Pin2SIO.git,2019-08-20 22:12:13+00:00,SIO-ATE test microcode: Pin-state to SIO,0,discferret/SioATE_Pin2SIO,203462019,Verilog,SioATE_Pin2SIO,4,0,2019-08-20 22:13:16+00:00,[],None
685,https://github.com/discferret/SioATE_SIO2Pin.git,2019-08-20 22:12:20+00:00,SIO-ATE test microcode: SIO to pin-state,0,discferret/SioATE_SIO2Pin,203462034,Verilog,SioATE_SIO2Pin,5,0,2019-08-20 22:13:39+00:00,[],None
686,https://github.com/rfneil/Computer-Architecture.git,2019-09-01 18:53:28+00:00,,0,rfneil/Computer-Architecture,205719106,Verilog,Computer-Architecture,10409,0,2019-09-01 22:52:16+00:00,[],None
687,https://github.com/PrernaAnand/ECE241---Digital-Systems.git,2019-08-28 18:34:38+00:00,Verilog,0,PrernaAnand/ECE241---Digital-Systems,204998707,Verilog,ECE241---Digital-Systems,32242,0,2019-08-28 19:50:23+00:00,[],None
688,https://github.com/thazhemadam/iVerilog.git,2019-09-03 03:52:35+00:00,Programs written using iVerilog for simulating Microprocessor design ,0,thazhemadam/iVerilog,205984844,Verilog,iVerilog,1139,0,2023-01-28 07:53:24+00:00,[],https://api.github.com/licenses/mit
689,https://github.com/ganrajborade/Hardware_Description_Language_Project.git,2019-09-11 17:33:10+00:00,Building Processor in VERILOG,0,ganrajborade/Hardware_Description_Language_Project,207869580,Verilog,Hardware_Description_Language_Project,366,0,2024-01-19 09:26:28+00:00,[],None
690,https://github.com/Bungehurst/FPGA-Mecanum-Chassis.git,2019-08-02 05:28:48+00:00,,1,Bungehurst/FPGA-Mecanum-Chassis,200170927,Verilog,FPGA-Mecanum-Chassis,16362,0,2023-03-10 08:27:24+00:00,[],https://api.github.com/licenses/gpl-3.0
691,https://github.com/Solariii/8255-chipset.git,2019-07-20 12:34:22+00:00,,0,Solariii/8255-chipset,197927977,Verilog,8255-chipset,3129,0,2019-07-20 12:43:27+00:00,[],None
692,https://github.com/tirolec/FPGA_task.git,2019-09-02 18:25:05+00:00,FPGA task about check connection between chips.,0,tirolec/FPGA_task,205913774,Verilog,FPGA_task,1109,0,2019-09-03 08:45:53+00:00,[],None
693,https://github.com/brunnerfrancisco/SE2019.git,2019-09-18 12:36:44+00:00,Sistemas Embebidos UNS 2019,0,brunnerfrancisco/SE2019,209304600,Verilog,SE2019,71097,0,2019-11-04 20:54:37+00:00,[],None
694,https://github.com/B0729008/B0729008_CompOrg.git,2019-09-20 07:00:29+00:00,,0,B0729008/B0729008_CompOrg,209726508,Verilog,B0729008_CompOrg,14615,0,2020-09-23 21:32:29+00:00,[],None
695,https://github.com/wisnukusuma/FIFO.git,2019-09-12 06:54:27+00:00,Architecture design First In First Out in verilog,0,wisnukusuma/FIFO,207984700,Verilog,FIFO,1,0,2019-09-12 06:55:22+00:00,[],None
696,https://github.com/arpitpatel1501/Linear-discriminant-analysis-LDA.git,2019-09-14 11:11:59+00:00,"LDA is a method used in statistics, pattern recognition and machine learning to find a linear combination of features that characterizes or separates two or more classes of objects or events.",1,arpitpatel1501/Linear-discriminant-analysis-LDA,208428962,Verilog,Linear-discriminant-analysis-LDA,518,0,2020-03-26 11:41:22+00:00,[],None
697,https://github.com/hongjieq/SimpleCNN.git,2019-09-15 20:01:10+00:00,,0,hongjieq/SimpleCNN,208650036,Verilog,SimpleCNN,122445,0,2019-12-24 05:42:08+00:00,[],None
698,https://github.com/harvishj/electronic-voting-machine.git,2019-09-21 05:54:56+00:00,A verilog project of a simple electronic voting machine.,0,harvishj/electronic-voting-machine,209932890,Verilog,electronic-voting-machine,36,0,2023-06-22 07:38:30+00:00,[],None
699,https://github.com/abc123yuanrui/FPGA-Project-2015-.git,2019-09-22 10:49:49+00:00,,0,abc123yuanrui/FPGA-Project-2015-,210131308,Verilog,FPGA-Project-2015-,1685,0,2019-09-22 11:13:31+00:00,[],None
700,https://github.com/jodigo/ELEC402.git,2019-09-22 06:07:56+00:00,Intro to VLSI,0,jodigo/ELEC402,210099211,Verilog,ELEC402,3421,0,2019-10-16 17:17:35+00:00,[],None
701,https://github.com/anikeith22/Verilog-Checkers-Game-Team.git,2019-09-17 03:00:16+00:00,,0,anikeith22/Verilog-Checkers-Game-Team,208946609,Verilog,Verilog-Checkers-Game-Team,476,0,2019-09-19 15:27:01+00:00,[],None
702,https://github.com/Mostafa-Farghly/Verilog-CPU-Implementation.git,2019-09-18 11:54:02+00:00,"Check ""Project.Description.pdf"" file",0,Mostafa-Farghly/Verilog-CPU-Implementation,209296301,Verilog,Verilog-CPU-Implementation,223,0,2019-09-18 11:55:40+00:00,[],None
703,https://github.com/rmoral45/Arquitectutra2019.git,2019-09-18 17:17:58+00:00,Repositorio destinado al desarrollo de los trabajos pr√°cticos de la materia Arquitectura de Computadoras.,0,rmoral45/Arquitectutra2019,209364774,Verilog,Arquitectutra2019,288,0,2023-09-16 12:20:38+00:00,[],None
704,https://github.com/YiWaiChow/Meteor_Dodger.git,2019-09-16 18:01:14+00:00,,0,YiWaiChow/Meteor_Dodger,208864264,Verilog,Meteor_Dodger,55458,0,2019-09-16 18:48:48+00:00,[],None
705,https://github.com/taswar98/Verilog.git,2019-09-16 17:22:07+00:00,A few assignments related to RISC-V hardware language ,0,taswar98/Verilog,208857002,Verilog,Verilog,20,0,2022-06-13 19:10:09+00:00,[],None
706,https://github.com/ShivanshRakesh/vlsi-assignments.git,2019-09-15 05:12:02+00:00,,0,ShivanshRakesh/vlsi-assignments,208545442,Verilog,vlsi-assignments,31009,0,2019-11-23 20:26:04+00:00,[],None
707,https://github.com/agnah/Arqui.git,2019-09-01 12:33:22+00:00,,0,agnah/Arqui,205673649,Verilog,Arqui,85539,0,2022-01-07 16:20:13+00:00,[],https://api.github.com/licenses/gpl-3.0
708,https://github.com/DOOKNET/2019_8_14_MemoryInit.git,2019-08-14 16:25:09+00:00,initial a memory,0,DOOKNET/2019_8_14_MemoryInit,202386772,Verilog,2019_8_14_MemoryInit,117,0,2019-08-14 16:25:21+00:00,[],None
709,https://github.com/abhaysp2/FPGA-Game.git,2019-08-24 02:15:34+00:00,Head Soccer Game on FPGA,0,abhaysp2/FPGA-Game,204096499,Verilog,FPGA-Game,1734,0,2019-08-24 02:54:01+00:00,[],None
710,https://github.com/chaitusvk/my_irig.git,2019-08-11 03:52:24+00:00,irig_decoder,0,chaitusvk/my_irig,201714048,Verilog,my_irig,3806,0,2019-08-19 17:48:19+00:00,[],None
711,https://github.com/StuMcDo/veriloghdl.git,2019-08-13 00:10:17+00:00,,0,StuMcDo/veriloghdl,202028452,Verilog,veriloghdl,7,0,2019-08-13 00:15:25+00:00,[],None
712,https://github.com/AxiomSchema/Design-and-Implementation-of-Cellular-Automata-on-FPGA-for-Hardware-Acceleration.git,2019-08-12 19:10:01+00:00,,0,AxiomSchema/Design-and-Implementation-of-Cellular-Automata-on-FPGA-for-Hardware-Acceleration,201992992,Verilog,Design-and-Implementation-of-Cellular-Automata-on-FPGA-for-Hardware-Acceleration,19,0,2023-11-07 21:09:36+00:00,[],None
713,https://github.com/monster912/HBM-0731_0801.git,2019-08-02 06:33:13+00:00,,0,monster912/HBM-0731_0801,200179083,Verilog,HBM-0731_0801,14,0,2019-08-02 06:34:10+00:00,[],None
714,https://github.com/convict-git/EE2170-Mini-project.git,2019-08-03 08:18:07+00:00,Smart Cities: Garbage Management System using Verilog. Implemented on Zybo Board.,1,convict-git/EE2170-Mini-project,200350615,Verilog,EE2170-Mini-project,489,0,2019-08-03 08:20:21+00:00,[],None
715,https://github.com/sbetancourtp/Proyecto_Candado_Inteligente.git,2019-07-25 15:28:07+00:00,Proyecto final de la materia Digital 1.,2,sbetancourtp/Proyecto_Candado_Inteligente,198856926,Verilog,Proyecto_Candado_Inteligente,8252,0,2019-09-18 21:55:28+00:00,[],None
716,https://github.com/miniwave/DSLogic-hdl.git,2019-07-16 01:59:39+00:00,An open source FPGA design for DSLogic,0,miniwave/DSLogic-hdl,197102055,Verilog,DSLogic-hdl,227,0,2019-07-16 02:02:34+00:00,[],https://api.github.com/licenses/gpl-2.0
717,https://github.com/sujitraha01/Computer-Organization.git,2019-07-17 07:48:31+00:00,,2,sujitraha01/Computer-Organization,197341484,Verilog,Computer-Organization,919,0,2022-09-01 07:29:40+00:00,[],None
718,https://github.com/lssclsdk/Verilog_to_uclid_converter.git,2019-07-15 10:07:08+00:00,,0,lssclsdk/Verilog_to_uclid_converter,196974116,Verilog,Verilog_to_uclid_converter,8,0,2019-07-15 10:25:22+00:00,[],None
719,https://github.com/sidlathar/matrix-multiplication-slathar.git,2019-08-19 16:05:32+00:00,,0,sidlathar/matrix-multiplication-slathar,203206061,Verilog,matrix-multiplication-slathar,180,0,2019-08-19 17:25:07+00:00,[],None
720,https://github.com/makinteract/VerilogExamples.git,2019-08-21 07:05:02+00:00,,0,makinteract/VerilogExamples,203526788,Verilog,VerilogExamples,8726,0,2020-12-18 08:50:54+00:00,[],https://api.github.com/licenses/mit
721,https://github.com/450571066/CMPEN_331.git,2019-07-24 09:21:22+00:00,,1,450571066/CMPEN_331,198601509,Verilog,CMPEN_331,3335,0,2022-10-07 04:48:45+00:00,[],None
722,https://github.com/CloutPulsar/Computer-Architecture-and-Organization.git,2019-07-30 02:01:45+00:00,,0,CloutPulsar/Computer-Architecture-and-Organization,199555730,Verilog,Computer-Architecture-and-Organization,704,0,2019-07-30 03:27:40+00:00,[],None
723,https://github.com/wangme88/Space-Invader-.git,2019-09-03 21:40:35+00:00,"Requires Quartus Prime Lite Edition 18.0 and an DE1-SoC board, chip model 5CSEMA5F31C6 under Cyclone V FPGA family. A space invader game implemented with DE1-SoC board.",0,wangme88/Space-Invader-,206177079,Verilog,Space-Invader-,7,0,2019-09-03 21:43:06+00:00,[],None
724,https://github.com/AntonGvozdev/DAVIS240C_interface.git,2019-09-04 11:19:43+00:00,,0,AntonGvozdev/DAVIS240C_interface,206301883,Verilog,DAVIS240C_interface,18,0,2019-09-04 11:21:04+00:00,[],https://api.github.com/licenses/gpl-3.0
725,https://github.com/KingFrige/duh-learn.git,2019-09-01 15:30:13+00:00,,0,KingFrige/duh-learn,205695927,Verilog,duh-learn,3,0,2019-09-01 15:37:19+00:00,[],None
726,https://github.com/LSCC-Common/ModelZoo-1.git,2019-08-29 01:51:56+00:00,,1,LSCC-Common/ModelZoo-1,205058352,Verilog,ModelZoo-1,2154,0,2019-09-30 02:17:23+00:00,[],None
727,https://github.com/leonardorodriguesds/Laboratorio-2-ULA-OAC-UnB.git,2019-08-28 11:25:06+00:00,"Material do 2¬∫ laborat√≥rio da disciplina de OAC - 2019/02, UnB, ULA LEGv8. Profa. Dra. Carla Koike.",0,leonardorodriguesds/Laboratorio-2-ULA-OAC-UnB,204915275,Verilog,Laboratorio-2-ULA-OAC-UnB,3118,0,2019-09-19 23:13:21+00:00,[],None
728,https://github.com/yunfan1u/VLSI-System-Design.git,2019-08-27 15:16:08+00:00,"This is the assignments of the course ""VLSI System Design"".",0,yunfan1u/VLSI-System-Design,204730805,Verilog,VLSI-System-Design,31667,0,2020-02-05 06:39:00+00:00,[],None
729,https://github.com/sinyaHONG/Peripheral.git,2019-08-16 02:55:58+00:00,,0,sinyaHONG/Peripheral,202647821,Verilog,Peripheral,1,0,2019-10-17 11:00:19+00:00,[],None
730,https://github.com/omicronns/zybo-hdmi.git,2019-08-16 08:27:51+00:00,Example project with simple hdmi signal generator.,0,omicronns/zybo-hdmi,202689439,Verilog,zybo-hdmi,13,0,2019-08-16 08:30:45+00:00,[],None
731,https://github.com/harryd13/Verilog-HDL.git,2019-08-07 03:31:17+00:00,,0,harryd13/Verilog-HDL,200965445,Verilog,Verilog-HDL,53,0,2019-08-14 06:04:22+00:00,[],None
732,https://github.com/andrewlrobertson/CSC-CPE-142.git,2019-08-22 18:34:43+00:00,Sac State - Advanced Computer Organization,0,andrewlrobertson/CSC-CPE-142,203852039,Verilog,CSC-CPE-142,2613,0,2019-08-24 06:26:18+00:00,[],None
733,https://github.com/wangqinNick/VoiceScope.git,2019-08-23 13:35:57+00:00,A VoiceScope implemented in Hardware description language (VHDL/Verilog),0,wangqinNick/VoiceScope,204005212,Verilog,VoiceScope,29867,0,2020-02-07 04:19:50+00:00,[],None
734,https://github.com/ChandiniKapa/Audio-Interfacing-on-FPGA.git,2019-08-19 15:41:14+00:00,,0,ChandiniKapa/Audio-Interfacing-on-FPGA,203201883,Verilog,Audio-Interfacing-on-FPGA,20,0,2019-08-19 15:47:15+00:00,[],None
735,https://github.com/coryd5456/Getting-a-better-understanding-of-Verilog.git,2019-08-09 02:33:30+00:00,This is just a repo to contain every verilog module I make for the Spartan 6 as I get a better understanding of how to do more involved projects with FPGA's,0,coryd5456/Getting-a-better-understanding-of-Verilog,201374181,Verilog,Getting-a-better-understanding-of-Verilog,12,0,2019-08-09 02:46:06+00:00,[],None
736,https://github.com/h20man13/Verilog-Soft-Processor.git,2019-08-18 03:10:57+00:00,,0,h20man13/Verilog-Soft-Processor,202954119,Verilog,Verilog-Soft-Processor,3,0,2020-12-08 01:24:10+00:00,[],None
737,https://github.com/tsengs0/SimpleSDRAM_Controller-.git,2019-09-22 12:41:54+00:00,Implementatoin of a simple SDRAM controller for target platform of DE1-SoC,0,tsengs0/SimpleSDRAM_Controller-,210145422,Verilog,SimpleSDRAM_Controller-,1,0,2023-01-30 14:32:49+00:00,[],None
738,https://github.com/CompArchFA19/in-class.git,2019-09-17 12:24:49+00:00,Code and examples from in-class work,3,CompArchFA19/in-class,209047112,Verilog,in-class,20,0,2023-08-21 18:03:43+00:00,[],None
739,https://github.com/DarkKowalski/fpga-odds-and-ends.git,2019-09-15 13:06:45+00:00,"Verilog HDL landfill, digital circuit design worst practice.",0,DarkKowalski/fpga-odds-and-ends,208595647,Verilog,fpga-odds-and-ends,2,0,2019-09-19 13:46:26+00:00,[],None
740,https://github.com/Ali-AlRawaf/Verilog-Tetris.git,2019-09-15 20:38:32+00:00,"Original Tetris without rotation, created using Verilog HDL for a DE2-115 FPGA (Cyclone IV E)",0,Ali-AlRawaf/Verilog-Tetris,208654423,Verilog,Verilog-Tetris,19918,0,2020-02-07 06:13:06+00:00,[],None
741,https://github.com/vishalgoyall/L2_Norm_HW.git,2019-09-22 04:53:25+00:00,,0,vishalgoyall/L2_Norm_HW,210092392,Verilog,L2_Norm_HW,101,0,2020-12-11 18:54:24+00:00,[],None
742,https://github.com/ryancor/FPGA-ClkDivider.git,2019-09-20 18:09:44+00:00,"Spartan-6 Verilog binary counter using 4 bits by slowing down the clock. Buzzer uses the tone from the counter, and sound from input.",1,ryancor/FPGA-ClkDivider,209853110,Verilog,FPGA-ClkDivider,151,0,2019-09-27 18:32:33+00:00,[],None
743,https://github.com/cherrrryq/serial-transmission.git,2019-08-12 06:32:48+00:00,,0,cherrrryq/serial-transmission,201871465,Verilog,serial-transmission,6,0,2019-08-12 08:44:53+00:00,[],None
744,https://github.com/Alexshu1030/Stratigo.git,2019-08-01 21:13:19+00:00,,0,Alexshu1030/Stratigo,200119921,Verilog,Stratigo,379,0,2019-08-02 18:03:03+00:00,[],None
745,https://github.com/kalpraj2/Reduced-Instruction-Set-Computer.git,2019-07-28 13:08:31+00:00,Repository contains RISC processor with Forwarding and Stall logic,0,kalpraj2/Reduced-Instruction-Set-Computer,199288589,Verilog,Reduced-Instruction-Set-Computer,2,0,2019-07-28 13:08:54+00:00,[],None
746,https://github.com/llwx593/LongXinCup-1.git,2019-07-15 09:04:29+00:00,,0,llwx593/LongXinCup-1,196963642,Verilog,LongXinCup-1,12616,0,2019-07-15 09:37:55+00:00,[],None
747,https://github.com/ling2zhu/First-lib.git,2019-07-15 11:19:20+00:00,Á¨¨‰∏Ä‰∏™Â≠òÂÇ®Â∫ì,0,ling2zhu/First-lib,196984256,Verilog,First-lib,7,0,2019-07-15 12:30:42+00:00,[],None
748,https://github.com/haosong830/cs552.git,2019-07-18 04:46:34+00:00,Designed a 16-bit ISA CPU with lowest CPI in our class!,0,haosong830/cs552,197513144,Verilog,cs552,3512,0,2019-07-18 04:54:01+00:00,[],None
749,https://github.com/ItyPa/UART.git,2019-07-23 17:44:55+00:00,Verilog UART implementation,0,ItyPa/UART,198480654,Verilog,UART,10,0,2019-07-23 17:48:44+00:00,[],None
750,https://github.com/tocisz/verilog-vesa-ca.git,2019-07-17 20:27:52+00:00,Generate VESA signal showing cellular automata simulation,0,tocisz/verilog-vesa-ca,197457934,Verilog,verilog-vesa-ca,65,0,2020-11-28 19:55:52+00:00,[],None
751,https://github.com/digital-design-hq/Addressable-LED-Controller-Peripheral.git,2019-07-20 22:20:11+00:00,RISC V 32 peripheral to control addressable LED strips ,0,digital-design-hq/Addressable-LED-Controller-Peripheral,197986289,Verilog,Addressable-LED-Controller-Peripheral,133,0,2019-07-21 20:25:42+00:00,[],None
752,https://github.com/MattBJ/32_Bit_Risc_Microprocessor.git,2019-08-22 23:50:06+00:00,,0,MattBJ/32_Bit_Risc_Microprocessor,203890357,Verilog,32_Bit_Risc_Microprocessor,21,0,2019-08-22 23:54:17+00:00,[],None
753,https://github.com/piyuhg/UART_VERILOG.git,2019-09-03 11:56:16+00:00,A working Universal Asynchronous Receiver Transmitter design. ,0,piyuhg/UART_VERILOG,206066026,Verilog,UART_VERILOG,8,0,2019-09-03 12:13:07+00:00,[],None
754,https://github.com/Ahish9009/VLSI-Lab-1.git,2019-09-03 16:45:51+00:00,VLSI work,0,Ahish9009/VLSI-Lab-1,206125691,Verilog,VLSI-Lab-1,22398,0,2019-11-13 21:54:21+00:00,[],None
755,https://github.com/afonsus1997/SEC-Classes.git,2019-09-16 13:12:38+00:00,Public repo for SEC classes,0,afonsus1997/SEC-Classes,208803333,Verilog,SEC-Classes,6704,0,2020-01-29 22:14:07+00:00,[],None
756,https://github.com/julloa12/ROACH2_PROJECTS.git,2019-09-05 21:25:03+00:00,PROJECTS CARRIED OUT FOR DEVELOPMENT IN ROACH2,0,julloa12/ROACH2_PROJECTS,206659932,Verilog,ROACH2_PROJECTS,16277,0,2019-10-12 21:47:00+00:00,[],None
757,https://github.com/Leequo94/base_ip_lib.git,2019-09-09 08:16:32+00:00,ÂåÖÂê´Âü∫Á°ÄÁöÑÊ®°ÂùóÔºåÊØîÂ¶ÇstreamÊï∞ÊçÆÊ∫ê„ÄÅfifoÁ≠â,0,Leequo94/base_ip_lib,207259082,Verilog,base_ip_lib,2175,0,2019-09-23 11:11:11+00:00,[],None
758,https://github.com/zjjxwhh/FPGA.git,2019-09-07 15:58:40+00:00,FPGA Demo | NEUQ Áîü‰∫ßÂÆû‰π† FPGA ‰æãÁ®ã,0,zjjxwhh/FPGA,206991522,Verilog,FPGA,54436,0,2022-01-10 18:11:33+00:00,"['fpga', 'driver', 'fpga-programming']",None
759,https://github.com/programmingisart/verilog_fpga_i2c.git,2019-09-13 11:53:47+00:00,a basic & simple implementation of i2c in fpga using Verilog,0,programmingisart/verilog_fpga_i2c,208254914,Verilog,verilog_fpga_i2c,4,0,2019-09-14 07:38:27+00:00,[],None
760,https://github.com/vt-ece4530-f19/example-memmap430.git,2019-09-12 14:30:05+00:00,,0,vt-ece4530-f19/example-memmap430,208071242,Verilog,example-memmap430,456,0,2019-09-12 14:32:24+00:00,[],None
761,https://github.com/zshi0616/DPU.git,2019-07-18 03:41:20+00:00,Face detection based on Ultra96,3,zshi0616/DPU,197506347,Verilog,DPU,256079,0,2021-06-30 03:10:18+00:00,[],None
762,https://github.com/LouWenT/FIFO_Asynch.git,2019-08-19 12:01:31+00:00,,0,LouWenT/FIFO_Asynch,203164149,Verilog,FIFO_Asynch,2,0,2019-08-19 12:12:43+00:00,[],None
763,https://github.com/JYBian/PipelineCPU.git,2019-09-09 03:49:36+00:00,,0,JYBian/PipelineCPU,207219302,Verilog,PipelineCPU,1226,0,2019-09-09 04:33:00+00:00,[],None
764,https://github.com/LeeSH825/VerilogProjects.git,2019-09-10 14:12:27+00:00,Verilog HDL Projects,0,LeeSH825/VerilogProjects,207577872,Verilog,VerilogProjects,23,0,2019-09-10 14:22:37+00:00,[],None
765,https://github.com/liotahuf/project_k_means.git,2019-08-01 07:05:42+00:00,,0,liotahuf/project_k_means,199996580,Verilog,project_k_means,49310,0,2020-06-28 17:42:06+00:00,[],None
766,https://github.com/fondachau/CPEN211-SIMPLE-RISC.git,2019-08-29 09:54:48+00:00,,0,fondachau/CPEN211-SIMPLE-RISC,205133014,Verilog,CPEN211-SIMPLE-RISC,27,0,2019-08-29 09:59:39+00:00,[],None
767,https://github.com/jfslmarco/IC_contest.git,2019-08-29 15:55:45+00:00,,0,jfslmarco/IC_contest,205199295,Verilog,IC_contest,4,0,2019-08-29 15:56:22+00:00,[],None
768,https://github.com/PhillipWu95/Misc_FPGA_Projects.git,2019-09-01 14:44:27+00:00,,0,PhillipWu95/Misc_FPGA_Projects,205690074,Verilog,Misc_FPGA_Projects,775,0,2019-09-03 12:00:33+00:00,[],None
769,https://github.com/Baranowski/XC3S500E_binary_to_decimal.git,2019-09-08 12:00:18+00:00,Fun training project for my XC3S500E FPGA,0,Baranowski/XC3S500E_binary_to_decimal,207106003,Verilog,XC3S500E_binary_to_decimal,11,0,2019-09-08 12:02:39+00:00,[],None
770,https://github.com/joao-guilherme/LAOCII.git,2019-09-07 03:56:05+00:00,Computer Architecture II - CEFET-MG,0,joao-guilherme/LAOCII,206912662,Verilog,LAOCII,14061,0,2020-05-24 01:23:52+00:00,"['cefet', 'cefet-mg', 'aoc', 'aoc2', 'computer-architecture', 'verilog']",None
771,https://github.com/nimit708/Verilog-Projects.git,2019-09-08 05:47:31+00:00,,0,nimit708/Verilog-Projects,207067935,Verilog,Verilog-Projects,8,0,2019-09-08 19:18:46+00:00,[],None
772,https://github.com/manoj-rajagopalan/verilog.git,2019-07-15 05:13:02+00:00,Learning Verilog,0,manoj-rajagopalan/verilog,196928275,Verilog,verilog,0,0,2019-07-15 05:56:44+00:00,[],None
773,https://github.com/sheild21/I2C_Project.git,2019-07-17 08:55:12+00:00,"Contain the test-bench for I2c protocol, and two wrappers for 16 bit addresses and use of block memory.",1,sheild21/I2C_Project,197352700,Verilog,I2C_Project,27,0,2019-07-17 11:13:06+00:00,[],None
774,https://github.com/victoriaogomes/SD-Prob2.git,2019-07-20 22:16:25+00:00,C√≥digo desenvolvido para o problema II da disciplina TEC499 - MI de Sistemas Digitais.,0,victoriaogomes/SD-Prob2,197986034,Verilog,SD-Prob2,43928,0,2020-10-27 23:35:21+00:00,[],None
775,https://github.com/halesahinn/Microprosseor-Controller-Instructions.git,2019-07-21 09:58:49+00:00,,0,halesahinn/Microprosseor-Controller-Instructions,198040362,Verilog,Microprosseor-Controller-Instructions,69,0,2019-07-21 10:00:19+00:00,[],None
776,https://github.com/ChampionNan/COD-Lab.git,2019-07-16 11:52:00+00:00,ÂÖ≥‰∫éËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãÁöÑÂÆûÈ™å,0,ChampionNan/COD-Lab,197184353,Verilog,COD-Lab,2267,0,2019-07-16 12:35:21+00:00,[],None
777,https://github.com/lab85-ru/VGA_TXT_Controller.git,2019-08-04 22:39:32+00:00,VGA FPGA Text controller/,0,lab85-ru/VGA_TXT_Controller,200548438,Verilog,VGA_TXT_Controller,9222,0,2022-05-09 12:28:39+00:00,[],None
778,https://github.com/kekeyingBIT/AD1_FFT.git,2019-07-26 06:57:55+00:00,PmodAD1plus2048FFT,0,kekeyingBIT/AD1_FFT,198964096,Verilog,AD1_FFT,16,0,2019-07-31 14:06:59+00:00,[],None
779,https://github.com/hamedfarahi1/testsrc.git,2019-07-26 17:02:35+00:00,,0,hamedfarahi1/testsrc,199052716,Verilog,testsrc,5,0,2020-01-07 10:36:28+00:00,[],None
780,https://github.com/gabsmoreira/AdvancedEmbeddedSystems.git,2019-08-07 22:36:15+00:00,Advanced Embedded Systems course - 2019.2,0,gabsmoreira/AdvancedEmbeddedSystems,201137454,Verilog,AdvancedEmbeddedSystems,43236,0,2019-10-30 21:59:59+00:00,[],None
781,https://github.com/limxx518/EE4301-labs.git,2019-08-15 21:29:47+00:00,Some interesting labs on the Basys3 FPGA board in Verilog,0,limxx518/EE4301-labs,202613903,Verilog,EE4301-labs,438,0,2019-08-15 21:41:06+00:00,[],None
782,https://github.com/SoyaManabe/risc-v.git,2019-08-27 13:42:11+00:00,,0,SoyaManabe/risc-v,204711874,Verilog,risc-v,15,0,2019-08-27 23:30:34+00:00,[],None
783,https://github.com/PrernaAnand/ECE241-Project---Sudoku.git,2019-08-28 18:58:03+00:00,,0,PrernaAnand/ECE241-Project---Sudoku,205002755,Verilog,ECE241-Project---Sudoku,11660,0,2021-09-10 14:54:14+00:00,[],None
784,https://github.com/meihei3/FPGA-tools.git,2019-08-28 05:41:57+00:00,,0,meihei3/FPGA-tools,204856668,Verilog,FPGA-tools,2,0,2019-08-29 07:49:05+00:00,[],None
785,https://github.com/mi-and-core/ririhello.git,2019-08-26 13:52:30+00:00,,0,mi-and-core/ririhello,204486128,Verilog,ririhello,72,0,2019-08-26 14:21:42+00:00,[],https://api.github.com/licenses/apache-2.0
786,https://github.com/lois-lee/ASIC.git,2019-09-19 00:04:51+00:00,NYQ Filter Group Code Repo,1,lois-lee/ASIC,209425292,Verilog,ASIC,117190,0,2019-12-14 02:03:53+00:00,[],None
787,https://github.com/spypaul/Paulaga-Retro-Video-Game.git,2019-09-22 16:14:09+00:00,EE 333 Lab6 Project at WWU,0,spypaul/Paulaga-Retro-Video-Game,210176732,Verilog,Paulaga-Retro-Video-Game,25,0,2019-09-22 22:35:31+00:00,[],None
788,https://github.com/spypaul/Keyboard-Reader.git,2019-09-22 15:35:59+00:00,EE 333 Lab4 Project at WWU,0,spypaul/Keyboard-Reader,210171131,Verilog,Keyboard-Reader,9,0,2019-09-22 16:16:32+00:00,[],None
789,https://github.com/Vignesh-Sairaj/Digital-Logic-Design.git,2019-09-03 20:24:43+00:00,IIITDM coursework on Digital Logic Design in Verilog,0,Vignesh-Sairaj/Digital-Logic-Design,206165898,Verilog,Digital-Logic-Design,7,0,2019-09-03 20:33:25+00:00,[],None
790,https://github.com/cloveen/KotAGH.git,2019-09-02 20:51:22+00:00,,0,cloveen/KotAGH,205934718,Verilog,KotAGH,444,0,2021-10-19 18:37:13+00:00,[],None
791,https://github.com/Rohit2706/Computer-Architecture-Labs.git,2019-09-03 08:29:47+00:00,,0,Rohit2706/Computer-Architecture-Labs,206027893,Verilog,Computer-Architecture-Labs,1468,0,2019-09-03 10:13:01+00:00,[],None
792,https://github.com/naoaki0802/cpu.git,2019-08-21 06:55:29+00:00,,0,naoaki0802/cpu,203525268,Verilog,cpu,7,0,2019-08-21 06:59:32+00:00,[],None
793,https://github.com/dipjyotidas1998/lower-bound.git,2019-08-20 16:58:32+00:00,,0,dipjyotidas1998/lower-bound,203418549,Verilog,lower-bound,2016,0,2019-08-20 17:25:02+00:00,[],None
794,https://github.com/andersondomingues/verif.git,2019-08-21 18:18:23+00:00,,0,andersondomingues/verif,203640580,Verilog,verif,209,0,2019-08-21 22:02:22+00:00,[],None
795,https://github.com/dentnz/msu-8bitworkshop.git,2019-08-18 13:59:49+00:00,,0,dentnz/msu-8bitworkshop,203011524,Verilog,msu-8bitworkshop,30,0,2019-12-17 10:11:22+00:00,[],None
796,https://github.com/AlexZoe/zynq_interrupt_tutorial.git,2019-08-21 14:00:49+00:00,Tutorial for Hardware Interrupts with the Xilinx Zynq Platform Using Linux,0,AlexZoe/zynq_interrupt_tutorial,203596262,Verilog,zynq_interrupt_tutorial,415,0,2021-05-05 02:29:09+00:00,[],
797,https://github.com/MananAgarwal/Computer-Architecture.git,2019-08-20 10:24:06+00:00,Lab exercises of the course F342 Computer Architecture,0,MananAgarwal/Computer-Architecture,203352944,Verilog,Computer-Architecture,9,0,2019-11-10 16:09:56+00:00,"['verilog', 'iverilog', 'gtkwave']",None
798,https://github.com/JoeyAziz/Washing-machine.git,2019-08-23 22:18:44+00:00,code.,0,JoeyAziz/Washing-machine,204077062,Verilog,Washing-machine,9473,0,2019-08-23 22:23:45+00:00,"['hardware', 'washing-machine', 'verilog-hdl', 'quartus-prime', 'code']",None
799,https://github.com/sjb4iiii/CME341.git,2019-09-15 20:30:56+00:00,FPGA,0,sjb4iiii/CME341,208653578,Verilog,CME341,5273,0,2019-09-16 02:23:27+00:00,[],None
800,https://github.com/joshl229/ECE385.git,2019-09-22 21:50:48+00:00,,0,joshl229/ECE385,210218986,Verilog,ECE385,89103,0,2019-10-29 00:13:27+00:00,[],None
801,https://github.com/CompArchFA19/hw2-miguelii44.git,2019-09-17 14:16:57+00:00,hw2-miguelii44 created by GitHub Classroom,0,CompArchFA19/hw2-miguelii44,209073459,Verilog,hw2-miguelii44,409,0,2023-08-21 18:03:33+00:00,[],None
802,https://github.com/allancportes/Processador.git,2019-08-27 20:44:16+00:00,,0,allancportes/Processador,204787431,Verilog,Processador,52663,0,2019-08-27 20:47:18+00:00,[],None
803,https://github.com/Vignesh-Sairaj/VLSI-Design.git,2019-09-15 10:45:40+00:00,VLSI Design Coursework at IIITDM ,0,Vignesh-Sairaj/VLSI-Design,208579162,Verilog,VLSI-Design,161,0,2019-09-15 10:45:55+00:00,[],None
804,https://github.com/vt-ece4530-f19/example-perf430.git,2019-09-10 15:52:33+00:00,,0,vt-ece4530-f19/example-perf430,207601351,Verilog,example-perf430,406,0,2019-09-10 15:54:08+00:00,[],None
805,https://github.com/nunokingler/EComp.git,2019-09-18 09:08:18+00:00,Rep for the Ecomp course classes,0,nunokingler/EComp,209266086,Verilog,EComp,342,0,2019-10-08 21:43:28+00:00,[],None
806,https://github.com/JadinLuong/Brick-Escape.git,2019-09-19 02:52:48+00:00,,0,JadinLuong/Brick-Escape,209449249,Verilog,Brick-Escape,7191,0,2019-09-19 03:06:11+00:00,[],None
807,https://github.com/RiceShelley/hdl-stash.git,2019-07-19 00:34:40+00:00,,0,RiceShelley/hdl-stash,197674822,Verilog,hdl-stash,415,0,2020-05-29 23:56:40+00:00,[],None
808,https://github.com/ab207f/Verilog.git,2019-07-15 09:34:26+00:00,,0,ab207f/Verilog,196968776,Verilog,Verilog,12708,0,2019-08-05 06:56:56+00:00,[],None
809,https://github.com/ekiwi/aes-core-fuzzing.git,2019-07-23 18:33:27+00:00,Fuzzing the OpenCores AES core with rfuzz,0,ekiwi/aes-core-fuzzing,198487853,Verilog,aes-core-fuzzing,59,0,2019-07-25 16:58:47+00:00,[],None
810,https://github.com/kgupta1995/internet_switch.git,2019-07-22 00:52:42+00:00,,0,kgupta1995/internet_switch,198121035,Verilog,internet_switch,4,0,2019-07-22 00:53:33+00:00,[],None
811,https://github.com/astkalx/cefb.git,2019-07-20 21:32:49+00:00,Altera Cyclone V prototyping board Quartus backbone project ,0,astkalx/cefb,197982986,Verilog,cefb,11755,0,2020-07-15 15:05:07+00:00,[],https://api.github.com/licenses/bsd-2-clause
812,https://github.com/amazingabc/MC.git,2019-07-24 07:44:21+00:00,MC,0,amazingabc/MC,198584592,Verilog,MC,23,0,2019-07-24 07:48:04+00:00,[],None
813,https://github.com/HannoKishi/Kinds-of-Multiplier.git,2019-07-30 12:44:47+00:00,including 7 basic multiplier,0,HannoKishi/Kinds-of-Multiplier,199649949,Verilog,Kinds-of-Multiplier,16,0,2019-07-31 02:36:13+00:00,[],None
814,https://github.com/cherrrryq/uart-verilog.git,2019-08-12 03:44:08+00:00,,0,cherrrryq/uart-verilog,201853197,Verilog,uart-verilog,3,0,2019-08-12 06:16:19+00:00,[],None
815,https://github.com/lq3141/VlogEmbedLang.git,2019-08-07 09:50:51+00:00,embedded verilog language,0,lq3141/VlogEmbedLang,201021833,Verilog,VlogEmbedLang,2,0,2019-08-07 09:55:31+00:00,[],None
816,https://github.com/feedingmasterHE/Offer_Code.git,2019-08-02 15:14:54+00:00,,0,feedingmasterHE/Offer_Code,200256047,Verilog,Offer_Code,791,0,2022-06-22 14:54:46+00:00,[],None
817,https://github.com/hrsy1234/ETRI-SW-SoC--Lee_Seung_Yeon-.git,2019-08-18 14:02:03+00:00,,0,hrsy1234/ETRI-SW-SoC--Lee_Seung_Yeon-,203011874,Verilog,ETRI-SW-SoC--Lee_Seung_Yeon-,399,0,2019-08-18 15:03:15+00:00,[],None
818,https://github.com/RainyMagician/verilog-I2C.git,2019-08-17 23:58:37+00:00,I2C controller in Verilog.,0,RainyMagician/verilog-I2C,202941857,Verilog,verilog-I2C,4058,0,2019-08-20 00:37:31+00:00,[],None
819,https://github.com/vivekh99/pyrpl_vivek.git,2019-08-13 14:07:18+00:00,pyrpl but trying to implement with digital VCO,0,vivekh99/pyrpl_vivek,202157937,Verilog,pyrpl_vivek,124,0,2019-08-13 14:28:50+00:00,[],None
820,https://github.com/dchammond/Battleship.git,2019-08-13 18:19:58+00:00,An implementation of the SNES version of Battleship for FPGA,0,dchammond/Battleship,202200906,Verilog,Battleship,2438,0,2019-08-13 18:24:07+00:00,[],None
821,https://github.com/jianshitansuantong233/COM_SCI_M152A.git,2019-08-13 05:54:22+00:00,,0,jianshitansuantong233/COM_SCI_M152A,202074078,Verilog,COM_SCI_M152A,151,0,2019-10-29 00:33:40+00:00,[],None
822,https://github.com/Saujas/Computer_Architecture_Labs_CS_F342.git,2019-08-20 10:34:08+00:00,,0,Saujas/Computer_Architecture_Labs_CS_F342,203354406,Verilog,Computer_Architecture_Labs_CS_F342,1154,0,2020-04-30 09:53:55+00:00,[],None
823,https://github.com/ravik0/ECE3829_Lab1.git,2019-08-24 18:52:35+00:00,,0,ravik0/ECE3829_Lab1,204199306,Verilog,ECE3829_Lab1,28,0,2019-08-24 18:55:09+00:00,[],None
824,https://github.com/XieWHirlwind/gomoku.git,2019-08-31 14:53:45+00:00,Gomoku in Verilog. CSC258 project.,0,XieWHirlwind/gomoku,205557810,Verilog,gomoku,13849,0,2021-07-18 20:54:45+00:00,[],None
825,https://github.com/tmakhader/Two-Level-Cache-Design.git,2019-09-05 19:53:06+00:00,Verilog and C++ Code developed during my Summer 2018 Internship at IIT Guwahati,0,tmakhader/Two-Level-Cache-Design,206646029,Verilog,Two-Level-Cache-Design,3357,0,2019-09-05 20:01:20+00:00,[],None
826,https://github.com/harbaum/fdc1772-verilator.git,2019-07-19 11:05:44+00:00,Verilator simulation for fdc1772 verilog implementation for PlusToo,2,harbaum/fdc1772-verilator,197758357,Verilog,fdc1772-verilator,1531,0,2020-08-08 23:42:25+00:00,[],None
827,https://github.com/Utkrist009/Project_lab1.git,2019-09-20 23:08:39+00:00,,0,Utkrist009/Project_lab1,209895123,Verilog,Project_lab1,39,0,2019-11-18 08:48:29+00:00,[],None
828,https://github.com/elisamalzoni/Embarcados-Avancados.git,2019-08-12 22:33:49+00:00,,0,elisamalzoni/Embarcados-Avancados,202019015,Verilog,Embarcados-Avancados,74504,0,2019-12-05 20:42:48+00:00,[],None
829,https://github.com/Tongxins/SDRAM-READ.git,2019-07-29 07:16:15+00:00,SDRAM read and write on the FPGA,0,Tongxins/SDRAM-READ,199399537,Verilog,SDRAM-READ,14460,0,2019-07-29 08:32:14+00:00,[],https://api.github.com/licenses/gpl-3.0
830,https://github.com/ujjwalgandhi/CSF342-CompArch-Labs.git,2019-09-19 08:47:08+00:00,"Coursework for Computer Architecture, BITS Pilani",0,ujjwalgandhi/CSF342-CompArch-Labs,209505740,Verilog,CSF342-CompArch-Labs,59,0,2019-09-26 10:22:55+00:00,[],None
831,https://github.com/maoa3/RISCV-e200.git,2019-09-21 11:01:07+00:00,,0,maoa3/RISCV-e200,209970201,Verilog,RISCV-e200,93081,0,2019-09-21 11:13:28+00:00,[],https://api.github.com/licenses/apache-2.0
832,https://github.com/neokidev/mips-verilog.git,2019-07-26 02:17:24+00:00,,0,neokidev/mips-verilog,198930682,Verilog,mips-verilog,99,0,2022-04-19 07:07:19+00:00,[],None
833,https://github.com/BillNace/18341_P2_MatrixMultiply.git,2019-09-04 20:22:50+00:00,Starter code for P2 in 18-341,1,BillNace/18341_P2_MatrixMultiply,206406723,Verilog,18341_P2_MatrixMultiply,321,0,2024-02-06 15:32:15+00:00,[],None
834,https://github.com/sweiichen/2018-Spring-Computer-Architecture.git,2019-09-14 13:49:53+00:00,,0,sweiichen/2018-Spring-Computer-Architecture,208446907,Verilog,2018-Spring-Computer-Architecture,1193,0,2019-09-14 14:07:54+00:00,[],None
835,https://github.com/DarshanDayashankar/QUICK_SORT_HARDWARE_IMPLEMENTATION.git,2019-09-04 14:37:14+00:00,quicksort->behavioral->ASM->RTL,0,DarshanDayashankar/QUICK_SORT_HARDWARE_IMPLEMENTATION,206340727,Verilog,QUICK_SORT_HARDWARE_IMPLEMENTATION,23,0,2019-09-08 16:41:21+00:00,[],None
836,https://github.com/MatiasNavarro/Arquitectura_de_Computadoras_2019.git,2019-09-05 00:06:39+00:00,Arquitecturas de Computadoras 2019 - UNC,0,MatiasNavarro/Arquitectura_de_Computadoras_2019,206437232,Verilog,Arquitectura_de_Computadoras_2019,3257,0,2020-10-12 21:05:21+00:00,[],https://api.github.com/licenses/gpl-3.0
837,https://github.com/pybfms/pybfms-uart.git,2019-09-22 18:08:55+00:00,UART BFMs,0,pybfms/pybfms-uart,210192393,Verilog,pybfms-uart,18,0,2021-04-17 20:38:09+00:00,[],https://api.github.com/licenses/apache-2.0
838,https://github.com/alinasuon23/DigitalDesignVerification.git,2019-09-21 13:48:37+00:00,Synchronous digital design and verification utilizing test fixtures [361-F18],0,alinasuon23/DigitalDesignVerification,209992968,Verilog,DigitalDesignVerification,17,0,2020-02-24 01:05:28+00:00,[],None
839,https://github.com/magedmabrouk/MIPS-processing-unit.git,2019-09-22 11:20:07+00:00,five stage piplined MIPS processor ,0,magedmabrouk/MIPS-processing-unit,210134750,Verilog,MIPS-processing-unit,35,0,2019-09-22 11:47:04+00:00,[],None
840,https://github.com/marthinwurer/ttl_cpu.git,2019-08-21 23:50:09+00:00,verilog CPU simulator for a TTL CPU,0,marthinwurer/ttl_cpu,203680823,Verilog,ttl_cpu,7633,0,2019-09-28 17:48:47+00:00,[],None
841,https://github.com/WoolseyWorkshop/Article-Getting-Started-With-The-TinyFPGA-BX.git,2019-08-30 22:11:44+00:00,Getting Started With The TinyFPGA BX Article Resources,2,WoolseyWorkshop/Article-Getting-Started-With-The-TinyFPGA-BX,205463216,Verilog,Article-Getting-Started-With-The-TinyFPGA-BX,12,0,2019-08-30 22:24:38+00:00,"['electronics', 'programming', 'tinyfpga-bx', 'verilog']",https://api.github.com/licenses/mit
842,https://github.com/vt-ece4530-f19/example-openmsp430.git,2019-08-28 19:40:39+00:00,,0,vt-ece4530-f19/example-openmsp430,205009875,Verilog,example-openmsp430,3050,0,2019-09-29 13:54:53+00:00,[],None
843,https://github.com/nancy-vargas/FPGA_FDA.git,2019-08-14 19:54:50+00:00,,0,nancy-vargas/FPGA_FDA,202416920,Verilog,FPGA_FDA,16,0,2019-08-14 20:00:52+00:00,[],None
844,https://github.com/jianshitansuantong233/COM_SCI_M51A.git,2019-08-18 06:58:28+00:00,,0,jianshitansuantong233/COM_SCI_M51A,202970706,Verilog,COM_SCI_M51A,200,0,2019-08-18 07:02:04+00:00,[],None
845,https://github.com/lanjunjie250/bin2bcd.git,2019-08-25 02:54:14+00:00,bin2bcd Ê®°ÂùóÔºåÈááÁî®iverilog‰ªøÁúüÔºåÊîØÊåÅ20bitËæìÂÖ•,0,lanjunjie250/bin2bcd,204238280,Verilog,bin2bcd,11,0,2019-09-07 10:00:40+00:00,[],None
846,https://github.com/mselder10/verilog_harry_potter_game.git,2019-08-27 12:39:39+00:00,,1,mselder10/verilog_harry_potter_game,204700323,Verilog,verilog_harry_potter_game,46114,0,2019-08-27 12:58:00+00:00,[],None
847,https://github.com/Tzuyuisbae/CSCB58-Final-Project-Summer-2019---Team-5-.git,2019-07-30 21:02:05+00:00,,0,Tzuyuisbae/CSCB58-Final-Project-Summer-2019---Team-5-,199726839,Verilog,CSCB58-Final-Project-Summer-2019---Team-5-,23,0,2019-08-03 03:34:09+00:00,[],None
848,https://github.com/MohamedElgammal/Odin-issues.git,2019-07-19 23:45:49+00:00,,0,MohamedElgammal/Odin-issues,197856044,Verilog,Odin-issues,171,0,2019-07-22 18:13:52+00:00,[],None
849,https://github.com/jaleel24/ComputerORganizationVerilog.git,2019-07-19 16:47:16+00:00,,0,jaleel24/ComputerORganizationVerilog,197810998,Verilog,ComputerORganizationVerilog,243,0,2019-07-19 16:55:41+00:00,[],None
850,https://github.com/madukajay/i2c_wrapper.git,2019-07-17 06:04:07+00:00,This project aims to facilitate i2c communication of FPGA with Si5397/96,0,madukajay/i2c_wrapper,197325227,Verilog,i2c_wrapper,98,0,2019-12-19 13:29:27+00:00,[],None
851,https://github.com/VoodooMarkII/HDLBits_solution.git,2019-07-31 16:17:57+00:00,,0,VoodooMarkII/HDLBits_solution,199890628,Verilog,HDLBits_solution,50,0,2019-08-27 13:34:36+00:00,[],None
852,https://github.com/327926791/ece342.git,2019-07-31 06:46:36+00:00,,0,327926791/ece342,199796468,Verilog,ece342,606,0,2019-07-31 06:58:34+00:00,[],None
853,https://github.com/ecnuyk/mycpu.git,2019-07-21 06:36:50+00:00,...,0,ecnuyk/mycpu,198021753,Verilog,mycpu,19,0,2019-07-21 07:42:52+00:00,[],None
854,https://github.com/KanuGaba/Morse-Mentor.git,2019-09-11 19:39:23+00:00,Assembly language program using various input drivers to allow the user to learn Morse code and communicate to another user with the same device using Morse code.,0,KanuGaba/Morse-Mentor,207892566,Verilog,Morse-Mentor,47460,0,2019-09-11 19:41:12+00:00,[],None
855,https://github.com/anotherAsad/C0_Synthesizable.git,2019-09-12 09:30:11+00:00,Synthesizable C0 core.,0,anotherAsad/C0_Synthesizable,208013837,Verilog,C0_Synthesizable,1608,0,2021-10-05 10:17:31+00:00,[],None
856,https://github.com/barua-anik/System-on-Chip-Design.git,2019-09-16 09:34:20+00:00,Project Report,0,barua-anik/System-on-Chip-Design,208762375,Verilog,System-on-Chip-Design,1592,0,2019-09-20 19:54:25+00:00,[],None
857,https://github.com/bznick98/ECE385.git,2019-09-16 18:35:04+00:00,ECE385 FA2019 FPGA Code,0,bznick98/ECE385,208871103,Verilog,ECE385,153970,0,2021-08-31 14:22:20+00:00,"['fpga', 'fpga-game']",None
858,https://github.com/avinashy2j/ALU32_7nmFinFET.git,2019-09-18 00:26:27+00:00,,0,avinashy2j/ALU32_7nmFinFET,209181452,Verilog,ALU32_7nmFinFET,668,0,2019-10-16 17:44:39+00:00,[],None
859,https://github.com/donghl17/pipeline_cpu.git,2019-08-10 13:14:12+00:00,,0,donghl17/pipeline_cpu,201632310,Verilog,pipeline_cpu,12982,0,2019-08-14 16:06:31+00:00,[],None
860,https://github.com/sinyaHONG/Interfaces.git,2019-08-16 02:42:44+00:00,,0,sinyaHONG/Interfaces,202646141,Verilog,Interfaces,1,0,2019-08-16 03:03:22+00:00,[],None
861,https://github.com/parkarsi/Verilog.git,2019-08-12 19:15:53+00:00,Contains all verilog coded HDL,0,parkarsi/Verilog,201993865,Verilog,Verilog,29,0,2019-08-29 07:19:34+00:00,[],None
862,https://github.com/v-crys/DCT.git,2019-08-13 17:36:58+00:00,,0,v-crys/DCT,202194178,Verilog,DCT,425,0,2019-08-13 17:40:14+00:00,[],None
863,https://github.com/mystery110/Computer-Organisation-.git,2019-08-13 12:50:16+00:00,All the homework for Computer Organisation course,0,mystery110/Computer-Organisation-,202143601,Verilog,Computer-Organisation-,3285,0,2019-08-16 08:14:03+00:00,[],None
864,https://github.com/bdjiang/cs233.git,2019-08-14 05:15:16+00:00,Classwork for CS233 at UIUC,0,bdjiang/cs233,202279285,Verilog,cs233,469,0,2022-04-08 12:42:25+00:00,[],None
865,https://github.com/dhy1024/GitP5deluxe.git,2019-07-26 10:52:57+00:00,"P5 exam of BUAA CO class, learn how to use GitHub.",0,dhy1024/GitP5deluxe,199000906,Verilog,GitP5deluxe,10,0,2022-10-18 11:18:18+00:00,[],None
866,https://github.com/HerbertHe/FPGALearning.git,2019-07-20 13:53:35+00:00,FPGAÂ≠¶‰π†Â∑•Á®ã‰ª£Á†ÅÂ§á‰ªΩÔºåÁî®ÁöÑÊòØÂ∞èÊ¢ÖÂì•AC620ÂºÄÂèëÊùø,0,HerbertHe/FPGALearning,197936949,Verilog,FPGALearning,5451,0,2019-07-21 15:57:26+00:00,[],None
867,https://github.com/tchuhu/HDL_verilog.git,2019-07-17 02:53:14+00:00,Âà©Áî®DE2-70ÂºÄÂèëËÆæËÆ°HDLÊòæÁ§∫È©±Âä®Ê®°ÂùóËÆæËÆ°ÔºåÂÆûÁé∞ASCIIÁ†Å„ÄÅÊï∞Â≠óÂíåÂ≠óÊØçÁöÑÊ≠£Â∏∏ÊòæÁ§∫ÔºåÂá∫Áé∞ÊâìÂ≠óÊú∫ÊïàÊûú,0,tchuhu/HDL_verilog,197303548,Verilog,HDL_verilog,1452,0,2019-07-17 04:33:41+00:00,[],None
868,https://github.com/cqiu2008/sim_cnna190716a.git,2019-07-16 13:16:33+00:00,,0,cqiu2008/sim_cnna190716a,197197454,Verilog,sim_cnna190716a,2284,0,2019-07-16 13:25:48+00:00,[],None
869,https://github.com/dlau-xilinx/pcie_exdes_cc.git,2019-08-01 20:03:47+00:00,pcie exdes with core container,0,dlau-xilinx/pcie_exdes_cc,200112139,Verilog,pcie_exdes_cc,8003,0,2019-08-01 20:40:07+00:00,[],None
870,https://github.com/Mohammed-samaheen/Mohammed_projcet.git,2019-08-04 14:17:13+00:00,,0,Mohammed-samaheen/Mohammed_projcet,200501516,Verilog,Mohammed_projcet,2,0,2019-11-26 17:36:08+00:00,[],None
871,https://github.com/theoliao1998/Intro-to-Computer-Organization.git,2019-08-08 14:20:58+00:00,Fall 2018 in UM - SJTU JI,0,theoliao1998/Intro-to-Computer-Organization,201274109,Verilog,Intro-to-Computer-Organization,3577,0,2019-10-08 14:40:26+00:00,[],None
872,https://github.com/olichlika/ax301.git,2019-08-09 04:25:43+00:00,,0,olichlika/ax301,201389128,Verilog,ax301,34457,0,2019-08-09 04:30:49+00:00,[],None
873,https://github.com/Yan826/54-CPU.git,2019-07-24 07:17:29+00:00,,0,Yan826/54-CPU,198580231,Verilog,54-CPU,22,0,2023-03-08 10:19:09+00:00,[],None
874,https://github.com/Kevinous/Verilog.git,2019-07-24 08:31:17+00:00,Record some code used in developing Hardware design.,0,Kevinous/Verilog,198592491,Verilog,Verilog,10,0,2019-07-24 08:44:50+00:00,[],None
875,https://github.com/sysuloongson/0718-chuboxing.git,2019-07-18 08:12:10+00:00,,0,sysuloongson/0718-chuboxing,197542763,Verilog,0718-chuboxing,169,0,2019-07-22 14:07:53+00:00,[],None
876,https://github.com/Fernanda-Trivino/SoC.git,2019-07-26 17:39:58+00:00,,0,Fernanda-Trivino/SoC,199057254,Verilog,SoC,5115,0,2019-07-26 20:01:35+00:00,[],None
877,https://github.com/ch1pset/FPGA-16-bit-RISC.git,2019-07-31 22:06:31+00:00,16-bit 16-instruction 16-register MIPS Architecture RISC Processor,1,ch1pset/FPGA-16-bit-RISC,199935344,Verilog,FPGA-16-bit-RISC,659,0,2019-11-18 23:00:43+00:00,[],None
878,https://github.com/y0sshi/pwm.git,2019-07-31 04:25:54+00:00,pwm controller with FPGA,0,y0sshi/pwm,199778225,Verilog,pwm,32,0,2019-07-31 09:25:38+00:00,[],None
879,https://github.com/the-star-sea/automatic-seller.git,2019-09-21 04:49:28+00:00,,0,the-star-sea/automatic-seller,209926427,Verilog,automatic-seller,191,0,2022-06-30 11:21:19+00:00,[],None
880,https://github.com/dell2duo/INF251.git,2019-09-20 00:26:23+00:00,Arquivos referentes √† disciplina de Organiza√ß√£o de Computadores,0,dell2duo/INF251,209671584,Verilog,INF251,19,0,2019-09-20 00:52:05+00:00,[],None
881,https://github.com/ReubenMathew/EECS2021.git,2019-09-16 18:16:26+00:00,Course Work for Computer Organization/Architecture ,0,ReubenMathew/EECS2021,208867283,Verilog,EECS2021,1030,0,2021-03-15 05:46:55+00:00,[],None
882,https://github.com/wlyumu/fpga.git,2019-09-16 07:49:06+00:00,,0,wlyumu/fpga,208741034,Verilog,fpga,102424,0,2020-06-24 10:01:36+00:00,[],https://api.github.com/licenses/mit
883,https://github.com/alkberto/FPGASDR_3.git,2019-09-12 13:53:44+00:00,,0,alkberto/FPGASDR_3,208062997,Verilog,FPGASDR_3,12054,0,2019-09-26 20:30:57+00:00,[],None
884,https://github.com/cdwilson/cs150-battleship.git,2019-08-06 20:23:50+00:00,Star Wars themed battleship game (final project for CS 150),0,cdwilson/cs150-battleship,200919314,Verilog,cs150-battleship,102,0,2019-08-06 20:25:33+00:00,[],None
885,https://github.com/ChandiniKapa/Color-Image-Display-on-FPGA.git,2019-08-21 14:39:33+00:00,,0,ChandiniKapa/Color-Image-Display-on-FPGA,203603515,Verilog,Color-Image-Display-on-FPGA,617,0,2019-08-21 14:43:14+00:00,[],None
886,https://github.com/tunglt6596/up_down_counter_demo.git,2019-08-01 13:57:27+00:00,,0,tunglt6596/up_down_counter_demo,200060535,Verilog,up_down_counter_demo,1,0,2019-08-01 14:02:49+00:00,[],None
887,https://github.com/jgmortim/cs3421-finalProject.git,2019-08-01 18:58:34+00:00,"Final project for CS3421 Computer Organization, MTU, Fall 2018",0,jgmortim/cs3421-finalProject,200104480,Verilog,cs3421-finalProject,22,0,2019-08-01 19:29:44+00:00,[],https://api.github.com/licenses/gpl-3.0
888,https://github.com/AmoghJohri/Digital_Design_Project.git,2019-08-15 08:23:57+00:00,Built a Traffic-Light simulation and a pattern recognizer in Verilog.,0,AmoghJohri/Digital_Design_Project,202503055,Verilog,Digital_Design_Project,5,0,2020-04-17 10:52:29+00:00,[],None
889,https://github.com/pedrodelapena/EmbarcadosAvancados.git,2019-08-14 22:46:46+00:00,,0,pedrodelapena/EmbarcadosAvancados,202436573,Verilog,EmbarcadosAvancados,32869,0,2019-11-06 23:30:18+00:00,[],None
890,https://github.com/Qingchuan-Ma/Paper_io.git,2019-07-31 05:55:58+00:00,A Game Based on FPGA (EGO1),0,Qingchuan-Ma/Paper_io,199788766,Verilog,Paper_io,483,0,2019-07-31 06:33:04+00:00,[],None
891,https://github.com/dkuznets/plis1.git,2019-08-13 16:37:33+00:00,,0,dkuznets/plis1,202185080,Verilog,plis1,9720,0,2019-08-13 17:12:31+00:00,[],None
892,https://github.com/pc1197/vmod.git,2019-08-18 09:02:49+00:00,,0,pc1197/vmod,202981611,Verilog,vmod,196,0,2019-08-18 09:03:23+00:00,[],None
893,https://github.com/moemenahmed/Generic-GUI-based-configurator-for-memory-controllers.git,2019-08-04 00:16:27+00:00,,0,moemenahmed/Generic-GUI-based-configurator-for-memory-controllers,200432559,Verilog,Generic-GUI-based-configurator-for-memory-controllers,51119,0,2019-09-14 23:23:14+00:00,"['parsing', 'pyparsing', 'tkinter', 'gui', 'python']",None
894,https://github.com/olichlika/opendev_fpga.git,2019-08-04 11:28:58+00:00,,0,olichlika/opendev_fpga,200484378,Verilog,opendev_fpga,22529,0,2019-11-30 11:30:26+00:00,[],None
895,https://github.com/vinhvu97/CECS-361.git,2019-08-16 04:03:06+00:00,"Introduction to Computer Aided Design tools used in the design and fabrication of integrated circuits. Discussion of the IC fabrication process, the layout and routing of basic gates, transistor level design of gates, synthesis and RTL level design, floor planning, and IC development costs.",0,vinhvu97/CECS-361,202655999,Verilog,CECS-361,43,0,2019-08-16 04:08:09+00:00,[],None
896,https://github.com/nguyenquanicd/SynchronousLIFO.git,2019-09-13 14:06:27+00:00,Synchronous LIFO with the configured parameters,0,nguyenquanicd/SynchronousLIFO,208277103,Verilog,SynchronousLIFO,10,0,2019-09-13 14:19:41+00:00,[],None
897,https://github.com/lucamps/INF251-Trab3.git,2019-09-17 15:48:53+00:00,,0,lucamps/INF251-Trab3,209095162,Verilog,INF251-Trab3,58,0,2019-09-19 00:50:48+00:00,[],None
898,https://github.com/AndreBarrancos97/SEC_projects.git,2019-09-17 14:24:50+00:00,Projectos para a cadeira de Sistemas Electr√≥nicos de Computadores ,0,AndreBarrancos97/SEC_projects,209075517,Verilog,SEC_projects,3497,0,2020-01-29 22:27:25+00:00,[],None
899,https://github.com/yisea123/fmc.git,2019-09-18 13:04:50+00:00,fmc,0,yisea123/fmc,209310298,,fmc,4,0,2020-04-05 15:23:35+00:00,[],None
900,https://github.com/nikaw525/uec_2.git,2019-09-06 18:33:43+00:00,,0,nikaw525/uec_2,206853060,Verilog,uec_2,31,0,2019-09-07 11:20:35+00:00,[],None
901,https://github.com/ksresult0713/REM.git,2019-09-10 06:27:51+00:00,,0,ksresult0713/REM,207481550,Verilog,REM,12,0,2019-09-10 07:56:24+00:00,[],None
902,https://github.com/kavindu434/Single-Cycle-Processor-with-Full-Adder-and-2x1-Multiplexer.git,2019-09-04 07:25:50+00:00,This is a single cycle processor which contains a full adder as well as a multiplexer. The implementation was done in the FPGA board DE10-Lite.,0,kavindu434/Single-Cycle-Processor-with-Full-Adder-and-2x1-Multiplexer,206258126,Verilog,Single-Cycle-Processor-with-Full-Adder-and-2x1-Multiplexer,19,0,2019-09-04 07:27:40+00:00,[],None
903,https://github.com/kekeyingBIT/vivdado_work.git,2019-07-23 13:35:24+00:00,,0,kekeyingBIT/vivdado_work,198437536,Verilog,vivdado_work,6,0,2019-07-23 13:39:13+00:00,[],None
904,https://github.com/lucasbutzke/r-fpga-challenge.git,2019-07-29 22:03:14+00:00,‚ö°‚ö°Weekly FPGA coding challenges ‚ö°‚ö°,0,lucasbutzke/r-fpga-challenge,199532403,Verilog,r-fpga-challenge,29,0,2023-05-16 04:58:06+00:00,[],https://api.github.com/licenses/mit
905,https://github.com/KirolosMa/Assignment-2.git,2019-07-29 23:36:03+00:00,"This is assignment 2 solution for SI-vision training ""Verilog"" .",0,KirolosMa/Assignment-2,199540529,Verilog,Assignment-2,2,0,2019-07-29 23:45:46+00:00,[],None
906,https://github.com/KamilKAYA/Verilog.git,2019-08-08 06:53:32+00:00,This repo includes verilog modules.,0,KamilKAYA/Verilog,201196900,Verilog,Verilog,4101,0,2021-02-17 19:09:41+00:00,[],https://api.github.com/licenses/gpl-3.0
907,https://github.com/priyanka-raina/simple-magma.git,2019-08-22 21:42:18+00:00,,0,priyanka-raina/simple-magma,203877573,Verilog,simple-magma,7,0,2019-08-22 21:53:28+00:00,[],None
908,https://github.com/ZHOUZHIPENG317/UART.git,2019-09-01 12:54:49+00:00,,0,ZHOUZHIPENG317/UART,205676017,Verilog,UART,10,0,2019-09-01 12:59:05+00:00,[],None
909,https://github.com/smilepay/Embedded-System.git,2019-08-17 17:51:36+00:00,ÏûÑÎ≤†ÎîîÎìú ÏãúÏä§ÌÖú ÌîÑÎ°úÏ†ùÌä∏,0,smilepay/Embedded-System,202914749,Verilog,Embedded-System,10,0,2019-08-17 18:09:13+00:00,[],None
910,https://github.com/dngtuankiet/basic_digital_hardware.git,2019-08-16 05:26:27+00:00,,0,dngtuankiet/basic_digital_hardware,202663718,Verilog,basic_digital_hardware,451,0,2021-08-25 02:47:49+00:00,[],None
911,https://github.com/as-thcucas/Trabalho2-OC.git,2019-09-03 14:41:11+00:00,,0,as-thcucas/Trabalho2-OC,206100436,Verilog,Trabalho2-OC,2,0,2019-09-03 14:47:56+00:00,[],None
912,https://github.com/andrsmllr/de0_atlas_soc_devbrd.git,2019-09-03 10:17:03+00:00,Play and learn with the Terasic DE0-Atlas/Nano-SoC Kit featuring a Altera/Intel Cyclone V 5CSEMA4U23C6N FPGA with integrated dual-core ARM Cortex-A9.,0,andrsmllr/de0_atlas_soc_devbrd,206049368,Verilog,de0_atlas_soc_devbrd,31,0,2019-09-06 10:20:03+00:00,"['fpga', 'intel-fpga', 'altera-fpga', 'hdl', 'verilog', 'quartus']",https://api.github.com/licenses/mit
913,https://github.com/daobaanh/U500-freedom-altera.git,2019-09-06 05:39:48+00:00,"Porting U500-freedom to Altera FPGA (TR4 Board, SoCKit Board)",2,daobaanh/U500-freedom-altera,206720881,Verilog,U500-freedom-altera,12054,0,2019-09-06 06:34:59+00:00,[],None
914,https://github.com/vamshikrishnaece/digital-logic-designing.git,2019-09-07 12:36:57+00:00,using verilog,0,vamshikrishnaece/digital-logic-designing,206966049,Verilog,digital-logic-designing,1754,0,2020-08-20 19:39:56+00:00,[],None
915,https://github.com/jybin00/VSCode.git,2019-08-13 23:25:48+00:00,,0,jybin00/VSCode,202237519,Verilog,VSCode,45277,0,2021-11-21 14:48:22+00:00,[],https://api.github.com/licenses/mit
916,https://github.com/alysondantas/sd_pbl_tres.git,2019-08-08 12:54:42+00:00,"O sistema desenvolvido possui como objetivo reutilizar componentes da IHM desenvolvida dos projetos anteriores, e desenvolver um jogo PONG.",0,alysondantas/sd_pbl_tres,201258071,Verilog,sd_pbl_tres,13987,0,2022-07-12 14:11:20+00:00,[],None
917,https://github.com/mselder10/verilog_processor.git,2019-08-27 13:02:45+00:00,A five stage pipelined processor with bypassing and branch predictor implemented in HDL.,1,mselder10/verilog_processor,204704576,Verilog,verilog_processor,1152,0,2019-08-27 13:21:12+00:00,[],None
918,https://github.com/bobreg/clock_on_the_plis.git,2019-08-02 20:25:36+00:00,–ü—Ä–æ—Å—Ç–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è —á–∞—Å–æ–≤ –Ω–∞ –ü–õ–ò–° –∏ —á–µ—Ç—ã—Ä—ë—Ö—Ä–∞–∑—Ä—è–¥–Ω–æ–≥–æ —Å–µ–º–∏—Å–µ–≥–º–µ–Ω—Ç–Ω–æ–≥–æ –∏–Ω–¥–∏–∫–∞—Ç–æ—Ä–∞,0,bobreg/clock_on_the_plis,200293735,Verilog,clock_on_the_plis,4,0,2019-08-02 20:29:50+00:00,[],None
919,https://github.com/DevendraK25/b58Project.git,2019-08-02 20:02:14+00:00,B58 Project implemented using Verilog.,0,DevendraK25/b58Project,200291168,Verilog,b58Project,20,0,2019-08-02 20:14:55+00:00,[],None
920,https://github.com/modec28/VerilogHDL.git,2019-07-24 13:53:55+00:00,,0,modec28/VerilogHDL,198645610,Verilog,VerilogHDL,2,0,2019-07-25 23:21:13+00:00,[],None
921,https://github.com/stevie-sh/transistor.git,2019-07-25 21:54:24+00:00,,0,stevie-sh/transistor,198905909,Verilog,transistor,0,0,2019-07-25 21:56:54+00:00,[],None
922,https://github.com/arunikayadav42/fifth_sem.git,2019-08-07 11:55:22+00:00,,0,arunikayadav42/fifth_sem,201040788,Verilog,fifth_sem,308268,0,2019-08-07 11:58:34+00:00,[],None
923,https://github.com/TomasBoboi/vumeter.git,2019-07-15 06:55:24+00:00,EtherGate Vumeter,0,TomasBoboi/vumeter,196941863,Verilog,vumeter,99,0,2019-08-19 19:27:34+00:00,[],None
924,https://github.com/JenishaT/Lab6_part2.git,2019-07-19 23:05:59+00:00,CSCB58 2019 Lab 6,0,JenishaT/Lab6_part2,197853049,Verilog,Lab6_part2,2,0,2019-07-19 23:18:15+00:00,[],None
925,https://github.com/Pintrue/verilog.git,2019-07-20 12:36:01+00:00,,0,Pintrue/verilog,197928172,Verilog,verilog,7,0,2019-09-05 17:53:24+00:00,[],None
926,https://github.com/RubenVoell/iceduino-example.git,2019-08-09 21:37:36+00:00,,0,RubenVoell/iceduino-example,201543617,Verilog,iceduino-example,1,0,2019-08-09 21:37:51+00:00,[],None
927,https://github.com/m4j0rt0m/reorder-logic.git,2019-08-16 04:18:15+00:00,ReOrder Logic for Parallel Queues,0,m4j0rt0m/reorder-logic,202657407,Verilog,reorder-logic,21,0,2021-08-19 11:39:50+00:00,[],None
928,https://github.com/dongsujang/vmod.git,2019-08-18 08:58:51+00:00,,0,dongsujang/vmod,202981246,Verilog,vmod,131,0,2019-08-18 08:59:34+00:00,[],None
929,https://github.com/codearpit07/adsd_assignments.git,2019-08-13 10:58:19+00:00,,0,codearpit07/adsd_assignments,202125161,Verilog,adsd_assignments,202,0,2021-06-03 07:37:52+00:00,[],None
930,https://github.com/gwholtha1/shift-register.git,2019-08-12 18:27:00+00:00,,0,gwholtha1/shift-register,201986598,Verilog,shift-register,8,0,2019-08-12 19:10:51+00:00,[],None
931,https://github.com/DavideSampietro/AESES.git,2019-09-10 16:36:21+00:00,Hardware implementation of AES targeting FPGAs,0,DavideSampietro/AESES,207610706,Verilog,AESES,591,0,2019-09-10 16:37:38+00:00,[],https://api.github.com/licenses/cc-by-sa-4.0
932,https://github.com/wisnukusuma/Ip_repo_ADC.git,2019-09-19 01:07:15+00:00,XADC Xilinx artix,0,wisnukusuma/Ip_repo_ADC,209432791,Verilog,Ip_repo_ADC,24,0,2019-09-19 01:14:21+00:00,[],None
933,https://github.com/kushxg/ece385.git,2019-09-15 22:24:18+00:00,,1,kushxg/ece385,208665144,Verilog,ece385,125219,0,2019-12-09 23:13:53+00:00,[],None
934,https://github.com/BenRemer/Processor-Design.git,2019-09-19 16:50:10+00:00,"Designed a Pipeline Processor using Verilog, tested on the DE0 FPGA board",0,BenRemer/Processor-Design,209604595,Verilog,Processor-Design,40860,0,2020-02-28 20:47:41+00:00,[],None
935,https://github.com/cmosbjt/Digital-Blocks-in-Verilog.git,2019-09-13 22:49:31+00:00,Digital blocks archive by using open source tool: Icarus Verilog & GTKWave,0,cmosbjt/Digital-Blocks-in-Verilog,208358418,Verilog,Digital-Blocks-in-Verilog,4,0,2019-09-13 23:22:24+00:00,[],https://api.github.com/licenses/mit
936,https://github.com/RotaryKer/HDMI_OUT.git,2019-09-17 01:26:49+00:00,,0,RotaryKer/HDMI_OUT,208931488,Verilog,HDMI_OUT,5628,0,2019-09-17 01:28:17+00:00,[],None
937,https://github.com/amy-hyunji/Computer-Architecture.git,2019-09-12 18:30:56+00:00,Lab Codes for Computer Architecture (Verilog),0,amy-hyunji/Computer-Architecture,208119254,Verilog,Computer-Architecture,25596,0,2020-06-13 08:34:14+00:00,[],None
938,https://github.com/JYBian/SingleCycleCPU.git,2019-09-09 04:33:43+00:00,,0,JYBian/SingleCycleCPU,207224575,Verilog,SingleCycleCPU,350,0,2019-09-09 04:39:03+00:00,[],None
939,https://github.com/islammesabah/Smart-Washing-Machine.git,2019-09-08 20:44:02+00:00,,1,islammesabah/Smart-Washing-Machine,207171164,Verilog,Smart-Washing-Machine,17,0,2022-02-10 09:09:49+00:00,[],None
940,https://github.com/hongcaisun/vcu.git,2019-09-09 14:29:08+00:00,,0,hongcaisun/vcu,207329099,Verilog,vcu,3446,0,2019-09-09 14:32:03+00:00,[],None
941,https://github.com/bnossum/fm_xmit_iceblink40HX1K.git,2019-09-22 09:40:18+00:00,"FM transmit ""HELLO WORLD"" on an iceblink40-hx1k board",0,bnossum/fm_xmit_iceblink40HX1K,210123090,Verilog,fm_xmit_iceblink40HX1K,458,0,2019-09-29 09:40:00+00:00,[],https://api.github.com/licenses/mit
942,https://github.com/toms74209200/PRIME_ROM.git,2019-09-21 14:17:00+00:00,ROM implementation in FPGA,0,toms74209200/PRIME_ROM,209997548,Verilog,PRIME_ROM,32,0,2019-09-21 14:34:48+00:00,[],https://api.github.com/licenses/mit
943,https://github.com/itsMorteza/LeNet-Verilog.git,2019-07-18 15:34:35+00:00,simple Convolutional_neural_network project on verilog,3,itsMorteza/LeNet-Verilog,197614074,Verilog,LeNet-Verilog,14,0,2024-03-09 20:53:12+00:00,[],https://api.github.com/licenses/mit
944,https://github.com/huakehe/Ford-Tail-Light-Project.git,2019-08-26 21:32:54+00:00,,0,huakehe/Ford-Tail-Light-Project,204565336,Verilog,Ford-Tail-Light-Project,6,0,2019-08-26 21:34:31+00:00,[],None
945,https://github.com/adelaida009/digital_vlsi.git,2019-08-26 13:34:04+00:00,For Digital VLSI design project,0,adelaida009/digital_vlsi,204482674,Verilog,digital_vlsi,7,0,2019-09-06 07:06:14+00:00,[],None
946,https://github.com/means0416/design_document.git,2019-08-18 05:15:43+00:00,,0,means0416/design_document,202962777,Verilog,design_document,759,0,2019-08-18 05:22:14+00:00,[],None
947,https://github.com/mattrix27/6.111.git,2019-08-28 08:05:44+00:00,,0,mattrix27/6.111,204880204,Verilog,6.111,506057,0,2019-08-28 09:05:21+00:00,[],None
948,https://github.com/mamoin/Traffic_Light_Controller-4_way_intersection.git,2019-08-28 16:41:09+00:00,Traffic Control System for a 4-Way Intersection,0,mamoin/Traffic_Light_Controller-4_way_intersection,204978413,Verilog,Traffic_Light_Controller-4_way_intersection,100,0,2019-10-26 13:20:18+00:00,[],None
949,https://github.com/sharuijinfriend/tankwar.git,2019-08-23 02:46:04+00:00,Áî®‰∫éDE1SOC ÂºÄÂèëÊùø,0,sharuijinfriend/tankwar,203911395,Verilog,tankwar,63803,0,2021-03-18 05:30:06+00:00,[],None
950,https://github.com/VxTeemo/Simple_Altera_DDS.git,2019-07-16 05:15:10+00:00,"a simple DDS source, use chip Cyclone IV EP4CE22E22C8 and DAC2900, NCO and NIOS IP core",1,VxTeemo/Simple_Altera_DDS,197124799,Verilog,Simple_Altera_DDS,1862,0,2019-08-15 03:14:59+00:00,[],None
951,https://github.com/chenyuliu96/lab2.git,2019-09-17 17:45:38+00:00,lab2 project,1,chenyuliu96/lab2,209120082,Verilog,lab2,0,0,2019-09-17 17:56:45+00:00,[],None
952,https://github.com/zxGHLib/res.git,2019-09-20 12:57:59+00:00,program,0,zxGHLib/res,209791201,Verilog,res,5,0,2019-09-20 13:25:02+00:00,[],None
953,https://github.com/QuintessaQ/ECE2300_labs.git,2019-09-18 23:41:11+00:00,,0,QuintessaQ/ECE2300_labs,209422795,Verilog,ECE2300_labs,7730,0,2019-09-19 00:38:31+00:00,[],None
954,https://github.com/AjiteshGupta/risc.git,2019-07-23 09:38:12+00:00,8 bit RISC Microprocessor,0,AjiteshGupta/risc,198399695,Verilog,risc,3,0,2019-07-24 18:16:58+00:00,[],None
955,https://github.com/ToraHkiri/UART.git,2019-07-26 03:36:11+00:00,,0,ToraHkiri/UART,198940833,Verilog,UART,383,0,2019-07-26 03:51:09+00:00,[],None
956,https://github.com/shuji-oh/Divider.git,2019-07-26 05:04:50+00:00,"""Divider: Delay-Time Based Sender Identification in Automotive Networks"" IEEE COMPSAC 2020",1,shuji-oh/Divider,198949550,Verilog,Divider,1306,0,2022-12-08 10:24:23+00:00,[],None
957,https://github.com/agn77/MIPS.git,2019-07-21 05:55:42+00:00,,0,agn77/MIPS,198018157,Verilog,MIPS,52,0,2019-08-14 02:51:55+00:00,[],None
958,https://github.com/KirolosMa/Assignment-1.git,2019-07-29 23:26:46+00:00,This is a solution for Assignment 1 at SI-vision winter training .,0,KirolosMa/Assignment-1,199539737,Verilog,Assignment-1,1,0,2019-07-29 23:34:53+00:00,[],None
959,https://github.com/shengstcd/Integrated-System-Design.git,2019-09-11 09:19:57+00:00,,0,shengstcd/Integrated-System-Design,207772570,Verilog,Integrated-System-Design,183,0,2020-02-16 17:19:22+00:00,[],None
960,https://github.com/itrcrv/IRV.git,2019-09-16 12:17:40+00:00,RISC-V Core,0,itrcrv/IRV,208792110,Verilog,IRV,42,0,2021-11-07 14:47:15+00:00,[],
961,https://github.com/sam-falvo/bb-kestrel.git,2019-09-09 17:13:40+00:00,,0,sam-falvo/bb-kestrel,207362924,Verilog,bb-kestrel,1672,0,2019-09-09 17:14:18+00:00,[],None
962,https://github.com/davidgormley/combinational_lock.git,2019-08-23 01:00:17+00:00,,0,davidgormley/combinational_lock,203897602,Verilog,combinational_lock,14,0,2019-08-23 01:01:43+00:00,[],None
963,https://github.com/gary12345z/Basic_unit.git,2019-08-30 07:31:50+00:00,Practice Verilog by writing basic unit,0,gary12345z/Basic_unit,205329479,Verilog,Basic_unit,278,0,2019-08-30 08:17:08+00:00,[],None
964,https://github.com/Abishek0398/RISC-V__Single.git,2019-08-30 09:42:03+00:00,Single Cycle RISC-V Core,0,Abishek0398/RISC-V__Single,205352594,Verilog,RISC-V__Single,43,0,2020-09-15 21:32:52+00:00,[],None
965,https://github.com/Atom-101/Computer-Architecture-Labs.git,2019-08-20 10:05:25+00:00,VHDL tasks done in CompArch Lab,0,Atom-101/Computer-Architecture-Labs,203350203,Verilog,Computer-Architecture-Labs,1455,0,2019-09-17 10:12:11+00:00,[],None
966,https://github.com/chenjieLuo/Computer_Architecture_Design_Lab.git,2019-08-15 01:31:36+00:00,This repository is created for my computer Architecture and Design(Course #350) Lab,0,chenjieLuo/Computer_Architecture_Design_Lab,202452336,Verilog,Computer_Architecture_Design_Lab,6481,0,2019-08-15 01:33:29+00:00,[],None
967,https://github.com/LouWenT/Image.git,2019-08-20 14:23:51+00:00,,0,LouWenT/Image,203392375,Verilog,Image,3,0,2019-08-21 01:20:44+00:00,[],None
968,https://github.com/Yan-Cheng-Hsu/ComputerOrganization.git,2019-09-12 05:32:35+00:00,Final project of Computer Organization,0,Yan-Cheng-Hsu/ComputerOrganization,207972129,Verilog,ComputerOrganization,3605,0,2019-12-30 09:02:39+00:00,[],None
969,https://github.com/keiiwaya/school-HDL.git,2019-07-17 04:49:14+00:00,,0,keiiwaya/school-HDL,197317106,Verilog,school-HDL,5256,0,2019-07-17 04:51:43+00:00,[],None
970,https://github.com/arcas-chengdu/-.git,2019-07-31 02:23:00+00:00,,0,arcas-chengdu/-,199762010,Verilog,-,103446,0,2019-08-30 01:50:12+00:00,['formal-verification'],None
971,https://github.com/Swami-Codes/ECAD_LAB_FPGA_LAB.git,2019-07-31 06:27:14+00:00,"Verilog Program for ECAD, VLSI Lab for UG students",0,Swami-Codes/ECAD_LAB_FPGA_LAB,199793499,Verilog,ECAD_LAB_FPGA_LAB,2655,0,2019-07-31 09:16:40+00:00,[],None
972,https://github.com/CTSRD-CHERI/de10pro-hps-template.git,2019-08-02 15:38:26+00:00,DEPRECATED: moved to github.com/POETSII/DE10Pro-hps-template,2,CTSRD-CHERI/de10pro-hps-template,200259487,Verilog,de10pro-hps-template,5054,0,2021-04-26 18:40:48+00:00,[],None
973,https://github.com/maunicat/Mastermind.git,2019-08-02 21:23:25+00:00,CSCB58 Final Project,0,maunicat/Mastermind,200299433,Verilog,Mastermind,100,0,2019-08-02 23:23:53+00:00,[],None
974,https://github.com/Shrajan/Ready-Steady-Bang.git,2019-08-03 12:12:15+00:00,Verilog code of Ready Steady Bang! game.,0,Shrajan/Ready-Steady-Bang,200371577,Verilog,Ready-Steady-Bang,7337,0,2019-10-25 16:58:14+00:00,[],None
975,https://github.com/liyichen-cly/Orgnization-exp.git,2019-08-13 14:35:16+00:00,NUAAËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å,0,liyichen-cly/Orgnization-exp,202163242,Verilog,Orgnization-exp,122,0,2021-09-29 14:16:45+00:00,"['organization', 'verilog']",None
976,https://github.com/koverlu/openMIPS.git,2019-08-14 06:44:44+00:00,,0,koverlu/openMIPS,202290894,Verilog,openMIPS,9,0,2019-08-16 08:07:04+00:00,[],None
977,https://github.com/tarcisiolf0/LAB_OAC_MIPS_Multi_Ciclo.git,2019-08-08 15:12:19+00:00,,0,tarcisiolf0/LAB_OAC_MIPS_Multi_Ciclo,201283313,Verilog,LAB_OAC_MIPS_Multi_Ciclo,4,0,2019-10-12 01:13:32+00:00,[],None
978,https://github.com/SonatAbi/Arcade-Plane-Game-for-DE1-SoC.git,2019-09-17 01:58:56+00:00,,0,SonatAbi/Arcade-Plane-Game-for-DE1-SoC,208936450,Verilog,Arcade-Plane-Game-for-DE1-SoC,14705,0,2023-01-28 17:12:34+00:00,[],None
