; FUZIX mnemonics for memory addresses etc

U_DATA__TOTALSIZE	.equ	0x200	; 256+256 bytes @ D000
Z80_TYPE		.equ	2	; Z80 or Z180
USE_FANCY_MONITOR	.equ	1	; disabling this saves around approx 0.5KB

Z80_MMU_HOOKS		.equ 0

CONFIG_SWAP		.equ 1

PROGBASE		.equ	0x0000
PROGLOAD		.equ	0x0100

; Z180 properties
Z180_IO_BASE		.equ 0xC0
CPU_CLOCK_KHZ           .equ 18432        ; 18.432MHz * 1
Z180_TIMER_SCALE        .equ 20           ; CPU clocks per timer tick
TICKSPERSEC             .equ 40           ; timer interrupt rate (Hz)

; Mnemonics for I/O ports etc

CONSOLE_RATE		.equ	115200

; VFD Debugging (clashes with Joystick port)
VFD_C   .EQU    0     ; control register
VFD_D   .EQU    1     ; data register

; Z80 CTC ports
CTC_CH0		.equ	0x88	; CTC channel 0
CTC_CH1		.equ	0x89	; CTC channel 1 (SIO B)
CTC_CH2		.equ	0x8A	; CTC channel 2 (chained to 3 for interval)
CTC_CH3		.equ	0x8B	; CTC channel 3 (interval ticks)

; 37C65 FDC ports
;
; These depend upon the card
;
; Classic 'all over the I/O space' layout
;
;FDC_CCR		.equ	0x48	; Configuration Control Register (W/O)
;FDC_MSR		.equ	0x50	; 37C65 Main Status Register (R/O)
;FDC_DATA	.equ	0x51	; 37C65 Data Port (R/W)
;FDC_DOR		.equ	0x58	; Digital Output Register (W/O)
;FDC_TC		.equ	0x58	; Pulse terminal count (R/O)
;
; Tight decode cards
;
FDC_MSR		.equ	0x48
FDC_DATA	.equ	0x49
FDC_DOR		.equ	0x4A
FDC_CCR		.equ	0x4B
FDC_TC		.equ	0x4C
FDC_RESET	.equ	0x4D


; MMU Ports
MPGSEL_0	.equ	0x78	; Bank_0 page select register (W/O)
MPGSEL_1	.equ	0x79	; Bank_1 page select register (W/O)
MPGSEL_2	.equ	0x7A	; Bank_2 page select register (W/O)
MPGSEL_3	.equ	0x7B	; Bank_3 page select register (W/O)
MPGENA		.equ	0x7C	; memory paging enable register, bit 0 (W/O)

NBUFS		.equ	5


DMAPORT		.equ	0x04	; Z80DMA


;
;	SPI uses the top bit
;

.macro	ROTATE
	rla
.endm

.macro LOADFIRST
	in d,(c)
	rlc d
.endm
