// Seed: 3091918914
module module_0 (
    input wand id_0,
    input wand id_1,
    output supply0 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wand id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wire id_10,
    output wor id_11,
    input wire id_12,
    output tri0 id_13,
    output wire id_14,
    input tri0 id_15,
    input tri1 id_16
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    inout tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri0 id_9
);
  assign id_0 = 1;
  wire id_11;
  wire id_12;
  module_0(
      id_5,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_5,
      id_7,
      id_6,
      id_0,
      id_0,
      id_1,
      id_5,
      id_0,
      id_0,
      id_0,
      id_5
  );
endmodule
