{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651561442287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651561442288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 12:34:02 2022 " "Processing started: Tue May 03 12:34:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651561442288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561442288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_1 -c RISC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_1 -c RISC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561442288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651561442604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651561442604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-Struct " "Found design unit 1: OR_16-Struct" {  } { { "or.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/or.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450768 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "or.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/or.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nand_16-Struct " "Found design unit 1: Nand_16-Struct" {  } { { "nand.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/nand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450769 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nand_16 " "Found entity 1: Nand_16" {  } { { "nand.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/nand.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Found design unit 1: FullAdder-Struct" {  } { { "1_bit_adder.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/1_bit_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450771 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "1_bit_adder.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/1_bit_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_bit adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16_bit adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-behavioural " "Found design unit 1: add-behavioural" {  } { { "16_bit adder.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/16_bit adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450772 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "16_bit adder.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/16_bit adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioural " "Found design unit 1: alu-behavioural" {  } { { "alu.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-behavioural " "Found design unit 1: subtractor-behavioural" {  } { { "subractor.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/subractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450775 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subractor.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/subractor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_bit_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1_bit_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_2-dataflow " "Found design unit 1: subtractor_2-dataflow" {  } { { "1_bit_subtractor.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/1_bit_subtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450777 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_2 " "Found entity 1: subtractor_2" {  } { { "1_bit_subtractor.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/1_bit_subtractor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_comp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alu_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_comp " "Found design unit 1: alu_comp" {  } { { "alu_comp.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu_comp.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift7-Struct " "Found design unit 1: Shift7-Struct" {  } { { "shift_7.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/shift_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift7 " "Found entity 1: Shift7" {  } { { "shift_7.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/shift_7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift1-beh " "Found design unit 1: shift1-beh" {  } { { "shift_1.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/shift_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450781 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift1 " "Found entity 1: shift1" {  } { { "shift_1.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/shift_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-basic " "Found design unit 1: sign_extend-basic" {  } { { "sign_extend.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450783 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem " "Found design unit 1: memory-mem" {  } { { "memory.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450784 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg_arch " "Found design unit 1: registers-reg_arch" {  } { { "register.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450786 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "register.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-behave " "Found design unit 1: rf-behave" {  } { { "rf.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/rf.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450788 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/rf.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R7-behave " "Found design unit 1: R7-behave" {  } { { "R7.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/R7.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450789 ""} { "Info" "ISGN_ENTITY_NAME" "1 R7 " "Found entity 1: R7" {  } { { "R7.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/R7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-datapath1 " "Found design unit 1: datapath-datapath1" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450791 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2-beh " "Found design unit 1: Mux_2-beh" {  } { { "2_mux.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/2_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450794 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2 " "Found entity 1: Mux_2" {  } { { "2_mux.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/2_mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2mux_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2mux_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_16bit-beh " "Found design unit 1: Mux2_16bit-beh" {  } { { "2mux_16bit.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/2mux_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450796 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_16bit " "Found entity 1: mux2_16bit" {  } { { "2mux_16bit.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/2mux_16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_8-beh " "Found design unit 1: Mux_8-beh" {  } { { "mux8.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/mux8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450797 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_8 " "Found entity 1: Mux_8" {  } { { "mux8.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4-beh " "Found design unit 1: Mux_4-beh" {  } { { "mux4.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4 " "Found entity 1: Mux_4" {  } { { "mux4.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_sign-beh " "Found design unit 1: Mux_2_sign-beh" {  } { { "mux2_se.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/mux2_se.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_sign " "Found entity 1: Mux_2_sign" {  } { { "mux2_se.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/mux2_se.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16to3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16to3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_16_to_3-beh " "Found design unit 1: bit_16_to_3-beh" {  } { { "bit16to3.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/bit16to3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450802 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_16_to_3 " "Found entity 1: bit_16_to_3" {  } { { "bit16to3.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/bit16to3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651561450802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561450802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651561450942 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "finish datapath.vhd(14) " "VHDL Signal Declaration warning at datapath.vhd(14): used implicit default value for signal \"finish\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651561450965 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S datapath.vhd(16) " "VHDL Signal Declaration warning at datapath.vhd(16): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651561450966 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P0 datapath.vhd(17) " "VHDL Signal Declaration warning at datapath.vhd(17): used implicit default value for signal \"P0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651561450967 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rfd3out datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"rfd3out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651561450967 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memdout datapath.vhd(26) " "VHDL Signal Declaration warning at datapath.vhd(26): used implicit default value for signal \"memdout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651561450967 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numout datapath.vhd(26) " "Verilog HDL or VHDL warning at datapath.vhd(26): object \"numout\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651561450967 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z datapath.vhd(27) " "Verilog HDL or VHDL warning at datapath.vhd(27): object \"Z\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651561450967 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:instruction_register " "Elaborating entity \"registers\" for hierarchy \"registers:instruction_register\"" {  } { { "datapath.vhd" "instruction_register" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:rf1 " "Elaborating entity \"rf\" for hierarchy \"rf:rf1\"" {  } { { "datapath.vhd" "rf1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers1 rf.vhd(71) " "VHDL Process Statement warning at rf.vhd(71): signal \"registers1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/rf.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651561451104 "|datapath|rf:rf1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers1 rf.vhd(72) " "VHDL Process Statement warning at rf.vhd(72): signal \"registers1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/rf.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651561451104 "|datapath|rf:rf1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "registers1\[7\] rf.vhd(42) " "Using initial value X (don't care) for net \"registers1\[7\]\" at rf.vhd(42)" {  } { { "rf.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/rf.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561451105 "|datapath|rf:rf1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2 Mux_2:mux2 " "Elaborating entity \"Mux_2\" for hierarchy \"Mux_2:mux2\"" {  } { { "datapath.vhd" "mux2" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_16bit mux2_16bit:mux4 " "Elaborating entity \"mux2_16bit\" for hierarchy \"mux2_16bit:mux4\"" {  } { { "datapath.vhd" "mux4" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4 Mux_4:mux6 " "Elaborating entity \"Mux_4\" for hierarchy \"Mux_4:mux6\"" {  } { { "datapath.vhd" "mux6" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8 Mux_8:mux8_1 " "Elaborating entity \"Mux_8\" for hierarchy \"Mux_8:mux8_1\"" {  } { { "datapath.vhd" "mux8_1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "datapath.vhd" "alu1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451188 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651561451229 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout alu.vhd(37) " "Inferred latch for \"Cout\" at alu.vhd(37)" {  } { { "alu.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561451230 "|datapath|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add alu:alu1\|add:add1 " "Elaborating entity \"add\" for hierarchy \"alu:alu1\|add:add1\"" {  } { { "alu.vhd" "add1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:alu1\|add:add1\|FullAdder:F0 " "Elaborating entity \"FullAdder\" for hierarchy \"alu:alu1\|add:add1\|FullAdder:F0\"" {  } { { "16_bit adder.vhd" "F0" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/16_bit adder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor alu:alu1\|subtractor:sub1 " "Elaborating entity \"subtractor\" for hierarchy \"alu:alu1\|subtractor:sub1\"" {  } { { "alu.vhd" "sub1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_2 alu:alu1\|subtractor:sub1\|subtractor_2:F0 " "Elaborating entity \"subtractor_2\" for hierarchy \"alu:alu1\|subtractor:sub1\|subtractor_2:F0\"" {  } { { "subractor.vhd" "F0" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/subractor.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nand_16 alu:alu1\|Nand_16:nand1 " "Elaborating entity \"Nand_16\" for hierarchy \"alu:alu1\|Nand_16:nand1\"" {  } { { "alu.vhd" "nand1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_16 alu:alu1\|OR_16:or1 " "Elaborating entity \"OR_16\" for hierarchy \"alu:alu1\|OR_16:or1\"" {  } { { "alu.vhd" "or1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/alu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_sign Mux_2_sign:se " "Elaborating entity \"Mux_2_sign\" for hierarchy \"Mux_2_sign:se\"" {  } { { "datapath.vhd" "se" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1 shift1:shifter1 " "Elaborating entity \"shift1\" for hierarchy \"shift1:shifter1\"" {  } { { "datapath.vhd" "shifter1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift7 Shift7:shifter7 " "Elaborating entity \"Shift7\" for hierarchy \"Shift7:shifter7\"" {  } { { "datapath.vhd" "shifter7" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R7 R7:PC " "Elaborating entity \"R7\" for hierarchy \"R7:PC\"" {  } { { "datapath.vhd" "PC" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory1 " "Elaborating entity \"memory\" for hierarchy \"memory:memory1\"" {  } { { "datapath.vhd" "memory1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451396 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM memory.vhd(35) " "VHDL Process Statement warning at memory.vhd(35): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/memory.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651561451409 "|datapath|memory:memory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_to_3 bit_16_to_3:bit1 " "Elaborating entity \"bit_16_to_3\" for hierarchy \"bit_16_to_3:bit1\"" {  } { { "datapath.vhd" "bit1" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651561451410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output1 bit16to3.vhd(44) " "VHDL Process Statement warning at bit16to3.vhd(44): signal \"output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bit16to3.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/bit16to3.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651561451412 "|datapath|bit_16_to_3:bit1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "finish GND " "Pin \"finish\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|finish"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[0\] GND " "Pin \"S\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[1\] GND " "Pin \"S\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[2\] GND " "Pin \"S\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[3\] GND " "Pin \"S\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[4\] GND " "Pin \"S\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[5\] GND " "Pin \"S\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[0\] GND " "Pin \"P0\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[1\] GND " "Pin \"P0\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[2\] GND " "Pin \"P0\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[3\] GND " "Pin \"P0\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[4\] GND " "Pin \"P0\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[5\] GND " "Pin \"P0\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[6\] GND " "Pin \"P0\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[7\] GND " "Pin \"P0\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[8\] GND " "Pin \"P0\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[9\] GND " "Pin \"P0\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[10\] GND " "Pin \"P0\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[11\] GND " "Pin \"P0\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[12\] GND " "Pin \"P0\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[13\] GND " "Pin \"P0\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[14\] GND " "Pin \"P0\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P0\[15\] GND " "Pin \"P0\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651561452274 "|datapath|P0[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651561452274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "102 " "102 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651561452570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[0\] " "No output dependent on input pin \"T\[0\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[3\] " "No output dependent on input pin \"T\[3\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[4\] " "No output dependent on input pin \"T\[4\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[5\] " "No output dependent on input pin \"T\[5\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[9\] " "No output dependent on input pin \"T\[9\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[24\] " "No output dependent on input pin \"T\[24\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[28\] " "No output dependent on input pin \"T\[28\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[29\] " "No output dependent on input pin \"T\[29\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[1\] " "No output dependent on input pin \"T\[1\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[8\] " "No output dependent on input pin \"T\[8\]\"" {  } { { "datapath.vhd" "" { Text "G:/IITB_Acads/sem-4/EE309/IITB_RISC/folder/datapath.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651561452679 "|datapath|T[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651561452679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1068 " "Implemented 1068 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651561452681 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651561452681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1005 " "Implemented 1005 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651561452681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651561452681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651561452900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 12:34:12 2022 " "Processing ended: Tue May 03 12:34:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651561452900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651561452900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651561452900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651561452900 ""}
