// Seed: 1991775181
module module_0 ();
  always @(1'b0) $display;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input wand id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wor id_7,
    input uwire id_8,
    output wand id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    input wand id_13,
    output supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri id_17,
    output tri id_18,
    output uwire id_19
);
  assign id_19 = 1;
  xor (id_0, id_10, id_11, id_12, id_13, id_15, id_16, id_17, id_2, id_5, id_6, id_8);
  assign id_1 = 1'b0 ? 1 : id_17 ? 1 : 1 < 1;
  module_0();
endmodule
