###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Fri Mar 21 03:39:16 2025
#  Design:            sram_w16_2
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_72_/CP 
Endpoint:   Q_reg_72_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.178
- Setup                         0.116
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.063
- Arrival Time                  1.048
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.214 | 
     | U892            | A2 v -> ZN ^ | CKND2D1 | 0.043 |   0.243 |    0.257 | 
     | U870            | A2 ^ -> ZN v | NR2XD1  | 0.060 |   0.303 |    0.317 | 
     | FE_OFC55_n1298  | I v -> Z v   | CKBD4   | 0.140 |   0.443 |    0.457 | 
     | FE_OFC172_n1298 | I v -> Z v   | CKBD6   | 0.200 |   0.643 |    0.657 | 
     | FE_OFC176_n1298 | I v -> Z v   | BUFFD1  | 0.140 |   0.782 |    0.796 | 
     | U1600           | A1 v -> ZN ^ | AOI22D0 | 0.070 |   0.852 |    0.867 | 
     | U1164           | A3 ^ -> ZN v | ND4D0   | 0.196 |   1.048 |    1.063 | 
     | Q_reg_72_       | D v          | EDFQD1  | 0.000 |   1.048 |    1.063 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_78_/CP 
Endpoint:   Q_reg_78_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.175
- Setup                         0.104
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.072
- Arrival Time                  1.049
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.223 | 
     | U892            | A2 v -> ZN ^ | CKND2D1 | 0.043 |   0.243 |    0.266 | 
     | U870            | A2 ^ -> ZN v | NR2XD1  | 0.060 |   0.303 |    0.326 | 
     | FE_OFC55_n1298  | I v -> Z v   | CKBD4   | 0.140 |   0.443 |    0.466 | 
     | FE_OFC172_n1298 | I v -> Z v   | CKBD6   | 0.200 |   0.643 |    0.665 | 
     | FE_OFC176_n1298 | I v -> Z v   | BUFFD1  | 0.140 |   0.782 |    0.805 | 
     | U1603           | A1 v -> ZN ^ | AOI22D0 | 0.108 |   0.890 |    0.913 | 
     | U1182           | A3 ^ -> ZN v | ND4D0   | 0.159 |   1.049 |    1.072 | 
     | Q_reg_78_       | D v          | EDFQD1  | 0.000 |   1.049 |    1.072 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_117_/CP 
Endpoint:   Q_reg_117_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]         (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.110
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.056
- Arrival Time                  1.031
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] ^       |         |       |   0.200 |    0.225 | 
     | U873            | I ^ -> ZN v  | CKND1   | 0.027 |   0.227 |    0.252 | 
     | U872            | A2 v -> ZN ^ | CKND2D1 | 0.046 |   0.273 |    0.298 | 
     | U867            | A2 ^ -> ZN v | NR2XD1  | 0.052 |   0.325 |    0.350 | 
     | FE_OFC70_n1299  | I v -> Z v   | CKBD6   | 0.110 |   0.435 |    0.460 | 
     | FE_OFC136_n1299 | I v -> Z v   | CKBD6   | 0.201 |   0.636 |    0.661 | 
     | U1294           | A1 v -> ZN ^ | AOI22D0 | 0.214 |   0.850 |    0.876 | 
     | U1293           | A4 ^ -> ZN v | ND4D0   | 0.180 |   1.031 |    1.056 | 
     | Q_reg_117_      | D v          | EDFQD1  | 0.000 |   1.031 |    1.056 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Q_reg_79_/CP 
Endpoint:   Q_reg_79_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.175
- Setup                         0.114
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.061
- Arrival Time                  1.036
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] v       |         |       |   0.200 |    0.226 | 
     | U892            | A2 v -> ZN ^ | CKND2D1 | 0.043 |   0.243 |    0.268 | 
     | U870            | A2 ^ -> ZN v | NR2XD1  | 0.060 |   0.303 |    0.329 | 
     | FE_OFC55_n1298  | I v -> Z v   | CKBD4   | 0.140 |   0.443 |    0.469 | 
     | FE_OFC172_n1298 | I v -> Z v   | CKBD6   | 0.200 |   0.643 |    0.668 | 
     | FE_OFC176_n1298 | I v -> Z v   | BUFFD1  | 0.140 |   0.782 |    0.808 | 
     | U1602           | A1 v -> ZN ^ | AOI22D0 | 0.078 |   0.860 |    0.886 | 
     | U1184           | A3 ^ -> ZN v | ND4D0   | 0.175 |   1.036 |    1.061 | 
     | Q_reg_79_       | D v          | EDFQD1  | 0.000 |   1.036 |    1.061 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Q_reg_87_/CP 
Endpoint:   Q_reg_87_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[1]        (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.167
- Setup                         0.112
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.055
- Arrival Time                  1.023
= Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[1] ^       |         |       |   0.200 |    0.232 | 
     | U873            | I ^ -> ZN v  | CKND1   | 0.027 |   0.227 |    0.259 | 
     | U872            | A2 v -> ZN ^ | CKND2D1 | 0.046 |   0.273 |    0.304 | 
     | U869            | A2 ^ -> ZN v | NR2XD0  | 0.056 |   0.328 |    0.360 | 
     | FE_OFC74_n1336  | I v -> ZN ^  | CKND1   | 0.046 |   0.374 |    0.406 | 
     | FE_OFC75_n1336  | I ^ -> ZN v  | INVD4   | 0.084 |   0.458 |    0.489 | 
     | FE_OFC147_n1336 | I v -> Z v   | CKBD6   | 0.190 |   0.648 |    0.679 | 
     | U1209           | A1 v -> ZN ^ | AOI22D0 | 0.183 |   0.831 |    0.862 | 
     | U1207           | A2 ^ -> ZN v | ND4D0   | 0.193 |   1.023 |    1.055 | 
     | Q_reg_87_       | D v          | EDFQD1  | 0.000 |   1.023 |    1.055 | 
     +-----------------------------------------------------------------------+ 

