Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 21 16:01:22 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.125        0.000                      0                40020        0.043        0.000                      0                40020        2.927        0.000                       0                 19694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.125        0.000                      0                40020        0.043        0.000                      0                40020        2.927        0.000                       0                 19694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 1.205ns (20.581%)  route 4.650ns (79.419%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.306     0.438    fsm15/fsm15_out[2]
    SLICE_X17Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm15/out[3]_i_5__6/O
                         net (fo=15, routed)          0.279     0.894    fsm2/out_reg[0]_14
    SLICE_X19Y85         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     0.978 f  fsm2/out[1]_i_3__3/O
                         net (fo=14, routed)          0.219     1.197    fsm2/out_reg[0]_2
    SLICE_X19Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     1.236 f  fsm2/out[0]_i_2__47/O
                         net (fo=3, routed)           0.172     1.408    cond_stored0/done_reg
    SLICE_X19Y79         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     1.492 f  cond_stored0/mem[7][7][0][31]_i_15/O
                         net (fo=30, routed)          0.286     1.778    r0/mem[7][7][3][31]_i_6
    SLICE_X18Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.914 r  r0/mem[7][7][0][31]_i_17/O
                         net (fo=16, routed)          0.601     2.515    r2/mem_reg[0][6][0][31]_0
    SLICE_X16Y43         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.663 r  r2/mem[7][1][2][31]_i_4/O
                         net (fo=144, routed)         0.825     3.488    A0_0_0/out_reg[31]_i_38__0_0
    SLICE_X10Y32         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.588 r  A0_0_0/out[2]_i_69__0/O
                         net (fo=1, routed)           0.011     3.599    A0_0_0/out[2]_i_69__0_n_0
    SLICE_X10Y32         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.675 r  A0_0_0/out_reg[2]_i_29__0/O
                         net (fo=1, routed)           0.000     3.675    A0_0_0/out_reg[2]_i_29__0_n_0
    SLICE_X10Y32         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.702 r  A0_0_0/out_reg[2]_i_9__0/O
                         net (fo=1, routed)           0.650     4.352    A0_0_0/out_reg[2]_i_9__0_n_0
    SLICE_X21Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     4.468 r  A0_0_0/out[2]_i_2__0/O
                         net (fo=1, routed)           0.257     4.725    A0_0_0/out[2]_i_2__0_n_0
    SLICE_X21Y48         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     4.765 r  A0_0_0/out[2]_i_1__0/O
                         net (fo=3, routed)           0.720     5.485    fsm12/A0_0_0_read_data[2]
    SLICE_X17Y79         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.083     5.568 r  fsm12/out[2]_i_1__6/O
                         net (fo=1, routed)           0.324     5.892    A_sh_read0_0/D[2]
    SLICE_X17Y79         FDRE                                         r  A_sh_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.025     7.025    A_sh_read0_0/clk
    SLICE_X17Y79         FDRE                                         r  A_sh_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y79         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.173ns (20.743%)  route 4.482ns (79.257%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.306     0.438    fsm15/fsm15_out[2]
    SLICE_X17Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm15/out[3]_i_5__6/O
                         net (fo=15, routed)          0.279     0.894    fsm2/out_reg[0]_14
    SLICE_X19Y85         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     0.978 f  fsm2/out[1]_i_3__3/O
                         net (fo=14, routed)          0.219     1.197    fsm2/out_reg[0]_2
    SLICE_X19Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     1.236 f  fsm2/out[0]_i_2__47/O
                         net (fo=3, routed)           0.172     1.408    cond_stored0/done_reg
    SLICE_X19Y79         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     1.492 f  cond_stored0/mem[7][7][0][31]_i_15/O
                         net (fo=30, routed)          0.286     1.778    r0/mem[7][7][3][31]_i_6
    SLICE_X18Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.914 r  r0/mem[7][7][0][31]_i_17/O
                         net (fo=16, routed)          0.754     2.668    r2/mem_reg[0][6][0][31]_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.784 r  r2/mem[7][3][1][31]_i_4/O
                         net (fo=144, routed)         0.848     3.632    A0_0_0/out_reg[31]_i_61_0
    SLICE_X35Y20         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     3.695 r  A0_0_0/out[5]_i_111__0/O
                         net (fo=1, routed)           0.011     3.706    A0_0_0/out[5]_i_111__0_n_0
    SLICE_X35Y20         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.782 r  A0_0_0/out_reg[5]_i_50__0/O
                         net (fo=1, routed)           0.000     3.782    A0_0_0/out_reg[5]_i_50__0_n_0
    SLICE_X35Y20         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.809 r  A0_0_0/out_reg[5]_i_20__0/O
                         net (fo=1, routed)           0.641     4.450    A0_0_0/out_reg[5]_i_20__0_n_0
    SLICE_X26Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     4.599 r  A0_0_0/out[5]_i_5__0/O
                         net (fo=1, routed)           0.385     4.984    A0_0_0/out[5]_i_5__0_n_0
    SLICE_X18Y49         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     5.047 r  A0_0_0/out[5]_i_1__0/O
                         net (fo=3, routed)           0.523     5.570    fsm12/A0_0_0_read_data[5]
    SLICE_X17Y89         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.634 r  fsm12/out[5]_i_1__3/O
                         net (fo=1, routed)           0.058     5.692    A_sh_read0_0/D[5]
    SLICE_X17Y89         FDRE                                         r  A_sh_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X17Y89         FDRE                                         r  A_sh_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y89         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.242ns (22.002%)  route 4.403ns (77.998%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.306     0.438    fsm15/fsm15_out[2]
    SLICE_X17Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm15/out[3]_i_5__6/O
                         net (fo=15, routed)          0.279     0.894    fsm2/out_reg[0]_14
    SLICE_X19Y85         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     0.978 f  fsm2/out[1]_i_3__3/O
                         net (fo=14, routed)          0.219     1.197    fsm2/out_reg[0]_2
    SLICE_X19Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     1.236 f  fsm2/out[0]_i_2__47/O
                         net (fo=3, routed)           0.172     1.408    cond_stored0/done_reg
    SLICE_X19Y79         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     1.492 f  cond_stored0/mem[7][7][0][31]_i_15/O
                         net (fo=30, routed)          0.286     1.778    r0/mem[7][7][3][31]_i_6
    SLICE_X18Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.914 r  r0/mem[7][7][0][31]_i_17/O
                         net (fo=16, routed)          0.601     2.515    r2/mem_reg[0][6][0][31]_0
    SLICE_X16Y43         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.663 r  r2/mem[7][1][2][31]_i_4/O
                         net (fo=144, routed)         0.807     3.470    A0_0_0/out_reg[31]_i_38__0_0
    SLICE_X11Y30         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     3.583 r  A0_0_0/out[29]_i_67__0/O
                         net (fo=1, routed)           0.011     3.594    A0_0_0/out[29]_i_67__0_n_0
    SLICE_X11Y30         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.670 r  A0_0_0/out_reg[29]_i_28__0/O
                         net (fo=1, routed)           0.000     3.670    A0_0_0/out_reg[29]_i_28__0_n_0
    SLICE_X11Y30         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.697 r  A0_0_0/out_reg[29]_i_9__0/O
                         net (fo=1, routed)           0.697     4.394    A0_0_0/out_reg[29]_i_9__0_n_0
    SLICE_X15Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.434 r  A0_0_0/out[29]_i_2__0/O
                         net (fo=1, routed)           0.399     4.833    A0_0_0/out[29]_i_2__0_n_0
    SLICE_X20Y42         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.015 r  A0_0_0/out[29]_i_1__0/O
                         net (fo=3, routed)           0.558     5.573    fsm12/A0_0_0_read_data[29]
    SLICE_X19Y84         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     5.614 r  fsm12/out[29]_i_1__3/O
                         net (fo=1, routed)           0.068     5.682    A_sh_read0_0/D[29]
    SLICE_X19Y84         FDRE                                         r  A_sh_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X19Y84         FDRE                                         r  A_sh_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y84         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.156ns (20.504%)  route 4.482ns (79.496%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.292     0.424    fsm15/fsm15_out[2]
    SLICE_X16Y85         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     0.574 f  fsm15/sum_int0_write_en_INST_0_i_1/O
                         net (fo=12, routed)          0.184     0.758    fsm14/out_reg[1]_1
    SLICE_X15Y84         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.874 f  fsm14/out[0]_i_2__15/O
                         net (fo=11, routed)          0.164     1.038    cond_computed21/out_reg[31]
    SLICE_X15Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.118 r  cond_computed21/out[0]_i_2__14/O
                         net (fo=10, routed)          0.214     1.332    fsm12/out_reg[0]_116
    SLICE_X16Y82         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.394 r  fsm12/out[31]_i_3__1/O
                         net (fo=81, routed)          0.630     2.024    r2/mem_reg[0][6][0][31]
    SLICE_X20Y68         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.206 r  r2/mem[7][7][0][31]_i_3/O
                         net (fo=1280, routed)        1.218     3.424    A0_0_0/A0_0_0_addr0[2]
    SLICE_X8Y34          MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     3.510 r  A0_0_0/out_reg[18]_i_29__0/O
                         net (fo=1, routed)           0.000     3.510    A0_0_0/out_reg[18]_i_29__0_n_0
    SLICE_X8Y34          MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.537 r  A0_0_0/out_reg[18]_i_9__0/O
                         net (fo=1, routed)           0.601     4.138    A0_0_0/out_reg[18]_i_9__0_n_0
    SLICE_X17Y47         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     4.316 r  A0_0_0/out[18]_i_2__0/O
                         net (fo=1, routed)           0.391     4.707    A0_0_0/out[18]_i_2__0_n_0
    SLICE_X20Y52         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     4.824 r  A0_0_0/out[18]_i_1__0/O
                         net (fo=3, routed)           0.731     5.555    fsm12/A0_0_0_read_data[18]
    SLICE_X17Y89         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.618 r  fsm12/out[18]_i_1__3/O
                         net (fo=1, routed)           0.057     5.675    A_sh_read0_0/D[18]
    SLICE_X17Y89         FDRE                                         r  A_sh_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.025     7.025    A_sh_read0_0/clk
    SLICE_X17Y89         FDRE                                         r  A_sh_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y89         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.234ns (21.883%)  route 4.405ns (78.117%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm10/clk
    SLICE_X16Y79         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=16, routed)          0.452     0.587    fsm10/fsm10_out[2]
    SLICE_X15Y79         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.723 f  fsm10/out[3]_i_7__3/O
                         net (fo=6, routed)           0.254     0.977    fsm9/out_reg[0]_7
    SLICE_X16Y80         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.077 f  fsm9/out[1]_i_3__5/O
                         net (fo=6, routed)           0.163     1.240    fsm9/out_reg[1]_2
    SLICE_X17Y81         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.279 f  fsm9/mem[7][7][0][31]_i_8__0/O
                         net (fo=133, routed)         0.154     1.433    fsm9/done_reg
    SLICE_X17Y83         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     1.631 f  fsm9/mem[7][7][0][31]_i_9__0/O
                         net (fo=45, routed)          0.699     2.330    fsm12/mem_reg[0][6][0][31]
    SLICE_X15Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.430 r  fsm12/mem[7][3][1][31]_i_3__0/O
                         net (fo=144, routed)         0.819     3.249    A0_0_1/out_reg[31]_i_57_1
    SLICE_X7Y144         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     3.427 r  A0_0_1/out[11]_i_113/O
                         net (fo=1, routed)           0.011     3.438    A0_0_1/out[11]_i_113_n_0
    SLICE_X7Y144         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.514 r  A0_0_1/out_reg[11]_i_51/O
                         net (fo=1, routed)           0.000     3.514    A0_0_1/out_reg[11]_i_51_n_0
    SLICE_X7Y144         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.541 r  A0_0_1/out_reg[11]_i_20/O
                         net (fo=1, routed)           0.714     4.255    A0_0_1/out_reg[11]_i_20_n_0
    SLICE_X15Y130        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.434 r  A0_0_1/out[11]_i_5/O
                         net (fo=1, routed)           0.505     4.939    A0_0_1/out[11]_i_5_n_0
    SLICE_X18Y101        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.979 r  A0_0_1/out[11]_i_1/O
                         net (fo=3, routed)           0.564     5.543    fsm12/A0_0_1_read_data[11]
    SLICE_X19Y78         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063     5.606 r  fsm12/out[11]_i_1__3/O
                         net (fo=1, routed)           0.070     5.676    A_sh_read0_0/D[11]
    SLICE_X19Y78         FDRE                                         r  A_sh_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X19Y78         FDRE                                         r  A_sh_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y78         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.198ns (21.286%)  route 4.430ns (78.714%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm10/clk
    SLICE_X16Y79         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=16, routed)          0.452     0.587    fsm10/fsm10_out[2]
    SLICE_X15Y79         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.723 f  fsm10/out[3]_i_7__3/O
                         net (fo=6, routed)           0.254     0.977    fsm9/out_reg[0]_7
    SLICE_X16Y80         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.077 f  fsm9/out[1]_i_3__5/O
                         net (fo=6, routed)           0.163     1.240    fsm9/out_reg[1]_2
    SLICE_X17Y81         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.279 f  fsm9/mem[7][7][0][31]_i_8__0/O
                         net (fo=133, routed)         0.154     1.433    fsm9/done_reg
    SLICE_X17Y83         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     1.631 f  fsm9/mem[7][7][0][31]_i_9__0/O
                         net (fo=45, routed)          0.699     2.330    fsm12/mem_reg[0][6][0][31]
    SLICE_X15Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.430 r  fsm12/mem[7][3][1][31]_i_3__0/O
                         net (fo=144, routed)         1.034     3.464    A0_0_1/out_reg[31]_i_57_1
    SLICE_X9Y145         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     3.580 r  A0_0_1/out[22]_i_113/O
                         net (fo=1, routed)           0.018     3.598    A0_0_1/out[22]_i_113_n_0
    SLICE_X9Y145         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.678 r  A0_0_1/out_reg[22]_i_52/O
                         net (fo=1, routed)           0.000     3.678    A0_0_1/out_reg[22]_i_52_n_0
    SLICE_X9Y145         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.706 r  A0_0_1/out_reg[22]_i_20/O
                         net (fo=1, routed)           0.684     4.390    A0_0_1/out_reg[22]_i_20_n_0
    SLICE_X15Y130        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     4.537 r  A0_0_1/out[22]_i_5/O
                         net (fo=1, routed)           0.438     4.975    A0_0_1/out[22]_i_5_n_0
    SLICE_X17Y103        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.091 r  A0_0_1/out[22]_i_1/O
                         net (fo=3, routed)           0.474     5.565    fsm12/A0_0_1_read_data[22]
    SLICE_X17Y88         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.605 r  fsm12/out[22]_i_1__3/O
                         net (fo=1, routed)           0.060     5.665    A_sh_read0_0/D[22]
    SLICE_X17Y88         FDRE                                         r  A_sh_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.025     7.025    A_sh_read0_0/clk
    SLICE_X17Y88         FDRE                                         r  A_sh_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y88         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.154ns (20.516%)  route 4.471ns (79.484%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.306     0.438    fsm15/fsm15_out[2]
    SLICE_X17Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm15/out[3]_i_5__6/O
                         net (fo=15, routed)          0.279     0.894    fsm2/out_reg[0]_14
    SLICE_X19Y85         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     0.978 f  fsm2/out[1]_i_3__3/O
                         net (fo=14, routed)          0.219     1.197    fsm2/out_reg[0]_2
    SLICE_X19Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     1.236 f  fsm2/out[0]_i_2__47/O
                         net (fo=3, routed)           0.172     1.408    cond_stored0/done_reg
    SLICE_X19Y79         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     1.492 f  cond_stored0/mem[7][7][0][31]_i_15/O
                         net (fo=30, routed)          0.286     1.778    r0/mem[7][7][3][31]_i_6
    SLICE_X18Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.914 r  r0/mem[7][7][0][31]_i_17/O
                         net (fo=16, routed)          0.601     2.515    r2/mem_reg[0][6][0][31]_0
    SLICE_X16Y43         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.663 r  r2/mem[7][1][2][31]_i_4/O
                         net (fo=144, routed)         0.876     3.539    A0_0_0/out_reg[31]_i_38__0_0
    SLICE_X12Y33         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     3.577 r  A0_0_0/out[27]_i_67__0/O
                         net (fo=1, routed)           0.011     3.588    A0_0_0/out[27]_i_67__0_n_0
    SLICE_X12Y33         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.664 r  A0_0_0/out_reg[27]_i_28__0/O
                         net (fo=1, routed)           0.000     3.664    A0_0_0/out_reg[27]_i_28__0_n_0
    SLICE_X12Y33         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.691 r  A0_0_0/out_reg[27]_i_9__0/O
                         net (fo=1, routed)           0.668     4.359    A0_0_0/out_reg[27]_i_9__0_n_0
    SLICE_X15Y44         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     4.506 r  A0_0_0/out[27]_i_2__0/O
                         net (fo=1, routed)           0.309     4.815    A0_0_0/out[27]_i_2__0_n_0
    SLICE_X20Y44         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.854 r  A0_0_0/out[27]_i_1__0/O
                         net (fo=3, routed)           0.686     5.540    fsm12/A0_0_0_read_data[27]
    SLICE_X18Y89         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.604 r  fsm12/out[27]_i_1__3/O
                         net (fo=1, routed)           0.058     5.662    A_sh_read0_0/D[27]
    SLICE_X18Y89         FDRE                                         r  A_sh_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X18Y89         FDRE                                         r  A_sh_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y89         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.347ns (24.002%)  route 4.265ns (75.998%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.306     0.438    fsm15/fsm15_out[2]
    SLICE_X17Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm15/out[3]_i_5__6/O
                         net (fo=15, routed)          0.279     0.894    fsm2/out_reg[0]_14
    SLICE_X19Y85         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     0.978 f  fsm2/out[1]_i_3__3/O
                         net (fo=14, routed)          0.219     1.197    fsm2/out_reg[0]_2
    SLICE_X19Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     1.236 f  fsm2/out[0]_i_2__47/O
                         net (fo=3, routed)           0.172     1.408    cond_stored0/done_reg
    SLICE_X19Y79         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     1.492 f  cond_stored0/mem[7][7][0][31]_i_15/O
                         net (fo=30, routed)          0.286     1.778    r0/mem[7][7][3][31]_i_6
    SLICE_X18Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.914 r  r0/mem[7][7][0][31]_i_17/O
                         net (fo=16, routed)          0.754     2.668    r2/mem_reg[0][6][0][31]_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.784 r  r2/mem[7][3][1][31]_i_4/O
                         net (fo=144, routed)         0.690     3.474    A0_0_0/out_reg[31]_i_61_0
    SLICE_X31Y17         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.621 r  A0_0_0/out[8]_i_111__0/O
                         net (fo=1, routed)           0.023     3.644    A0_0_0/out[8]_i_111__0_n_0
    SLICE_X31Y17         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.726 r  A0_0_0/out_reg[8]_i_50__0/O
                         net (fo=1, routed)           0.000     3.726    A0_0_0/out_reg[8]_i_50__0_n_0
    SLICE_X31Y17         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.756 r  A0_0_0/out_reg[8]_i_20__0/O
                         net (fo=1, routed)           0.632     4.388    A0_0_0/out_reg[8]_i_20__0_n_0
    SLICE_X26Y48         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.567 r  A0_0_0/out[8]_i_5__0/O
                         net (fo=1, routed)           0.270     4.837    A0_0_0/out[8]_i_5__0_n_0
    SLICE_X18Y48         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     4.951 r  A0_0_0/out[8]_i_1__0/O
                         net (fo=3, routed)           0.576     5.527    fsm12/A0_0_0_read_data[8]
    SLICE_X17Y88         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.591 r  fsm12/out[8]_i_1__3/O
                         net (fo=1, routed)           0.058     5.649    A_sh_read0_0/D[8]
    SLICE_X17Y88         FDRE                                         r  A_sh_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X17Y88         FDRE                                         r  A_sh_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y88         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_1_10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.112ns (19.832%)  route 4.495ns (80.168%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm10/clk
    SLICE_X16Y79         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y79         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=16, routed)          0.452     0.587    fsm10/fsm10_out[2]
    SLICE_X15Y79         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.723 f  fsm10/out[3]_i_7__3/O
                         net (fo=6, routed)           0.254     0.977    fsm9/out_reg[0]_7
    SLICE_X16Y80         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.077 f  fsm9/out[1]_i_3__5/O
                         net (fo=6, routed)           0.163     1.240    fsm9/out_reg[1]_2
    SLICE_X17Y81         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     1.279 f  fsm9/mem[7][7][0][31]_i_8__0/O
                         net (fo=133, routed)         0.154     1.433    fsm9/done_reg
    SLICE_X17Y83         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     1.631 f  fsm9/mem[7][7][0][31]_i_9__0/O
                         net (fo=45, routed)          0.699     2.330    fsm12/mem_reg[0][6][0][31]
    SLICE_X15Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.430 r  fsm12/mem[7][3][1][31]_i_3__0/O
                         net (fo=144, routed)         0.943     3.373    A0_0_1/out_reg[31]_i_57_1
    SLICE_X11Y143        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     3.522 r  A0_0_1/out[25]_i_113/O
                         net (fo=1, routed)           0.011     3.533    A0_0_1/out[25]_i_113_n_0
    SLICE_X11Y143        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.609 r  A0_0_1/out_reg[25]_i_51/O
                         net (fo=1, routed)           0.000     3.609    A0_0_1/out_reg[25]_i_51_n_0
    SLICE_X11Y143        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.636 r  A0_0_1/out_reg[25]_i_20/O
                         net (fo=1, routed)           0.772     4.408    A0_0_1/out_reg[25]_i_20_n_0
    SLICE_X17Y122        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     4.557 r  A0_0_1/out[25]_i_5/O
                         net (fo=1, routed)           0.384     4.941    A0_0_1/out[25]_i_5_n_0
    SLICE_X18Y109        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.981 r  A0_0_1/out[25]_i_1/O
                         net (fo=3, routed)           0.663     5.644    A_read0_1_10/A0_0_1_read_data[25]
    SLICE_X17Y84         FDRE                                         r  A_read0_1_10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.024     7.024    A_read0_1_10/clk
    SLICE_X17Y84         FDRE                                         r  A_read0_1_10/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y84         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_1_10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 fsm15/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.217ns (21.701%)  route 4.391ns (78.299%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.037     0.037    fsm15/clk
    SLICE_X16Y85         FDRE                                         r  fsm15/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm15/out_reg[2]/Q
                         net (fo=18, routed)          0.306     0.438    fsm15/fsm15_out[2]
    SLICE_X17Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm15/out[3]_i_5__6/O
                         net (fo=15, routed)          0.279     0.894    fsm2/out_reg[0]_14
    SLICE_X19Y85         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     0.978 f  fsm2/out[1]_i_3__3/O
                         net (fo=14, routed)          0.219     1.197    fsm2/out_reg[0]_2
    SLICE_X19Y83         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     1.236 f  fsm2/out[0]_i_2__47/O
                         net (fo=3, routed)           0.172     1.408    cond_stored0/done_reg
    SLICE_X19Y79         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     1.492 f  cond_stored0/mem[7][7][0][31]_i_15/O
                         net (fo=30, routed)          0.286     1.778    r0/mem[7][7][3][31]_i_6
    SLICE_X18Y83         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     1.914 r  r0/mem[7][7][0][31]_i_17/O
                         net (fo=16, routed)          0.601     2.515    r2/mem_reg[0][6][0][31]_0
    SLICE_X16Y43         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.663 r  r2/mem[7][1][2][31]_i_4/O
                         net (fo=144, routed)         0.882     3.545    A0_0_0/out_reg[31]_i_38__0_0
    SLICE_X10Y30         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.645 r  A0_0_0/out[28]_i_69__0/O
                         net (fo=1, routed)           0.011     3.656    A0_0_0/out[28]_i_69__0_n_0
    SLICE_X10Y30         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.732 r  A0_0_0/out_reg[28]_i_29__0/O
                         net (fo=1, routed)           0.000     3.732    A0_0_0/out_reg[28]_i_29__0_n_0
    SLICE_X10Y30         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.759 r  A0_0_0/out_reg[28]_i_9__0/O
                         net (fo=1, routed)           0.651     4.410    A0_0_0/out_reg[28]_i_9__0_n_0
    SLICE_X15Y40         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.450 r  A0_0_0/out[28]_i_2__0/O
                         net (fo=1, routed)           0.380     4.830    A0_0_0/out[28]_i_2__0_n_0
    SLICE_X19Y45         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.978 r  A0_0_0/out[28]_i_1__0/O
                         net (fo=3, routed)           0.534     5.512    fsm12/A0_0_0_read_data[28]
    SLICE_X19Y84         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     5.575 r  fsm12/out[28]_i_1__3/O
                         net (fo=1, routed)           0.070     5.645    A_sh_read0_0/D[28]
    SLICE_X19Y84         FDRE                                         r  A_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19757, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X19Y84         FDRE                                         r  A_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y84         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  1.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    bin_read0_0/clk
    SLICE_X13Y63         FDRE                                         r  bin_read0_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[28]/Q
                         net (fo=1, routed)           0.057     0.108    v_0_00/out_reg[28]_1
    SLICE_X13Y64         FDRE                                         r  v_0_00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    v_0_00/clk
    SLICE_X13Y64         FDRE                                         r  v_0_00/out_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y64         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_00/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    cond_computed8/clk
    SLICE_X17Y83         FDRE                                         r  cond_computed8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed8/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm2/cond_computed8_out
    SLICE_X17Y83         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.093 r  fsm2/out[0]_i_1__58/O
                         net (fo=1, routed)           0.015     0.108    cond_computed8/out_reg[0]_0
    SLICE_X17Y83         FDRE                                         r  cond_computed8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    cond_computed8/clk
    SLICE_X17Y83         FDRE                                         r  cond_computed8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y83         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    par_done_reg2/clk
    SLICE_X18Y76         FDRE                                         r  par_done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg2/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.078    par_reset1/par_done_reg2_out
    SLICE_X18Y76         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset1/out[0]_i_1__52/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg2/out_reg[0]_1
    SLICE_X18Y76         FDRE                                         r  par_done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    par_done_reg2/clk
    SLICE_X18Y76         FDRE                                         r  par_done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y76         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.013     0.013    bin_read3_0/clk
    SLICE_X13Y75         FDRE                                         r  bin_read3_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read3_0/out_reg[28]/Q
                         net (fo=1, routed)           0.058     0.111    v_1_10/out_reg[28]_1
    SLICE_X13Y74         FDRE                                         r  v_1_10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    v_1_10/clk
    SLICE_X13Y74         FDRE                                         r  v_1_10/out_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y74         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_10/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed23/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    done_reg23/clk
    SLICE_X13Y75         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg23/out_reg[0]/Q
                         net (fo=5, routed)           0.028     0.079    fsm14/done_reg23_out
    SLICE_X13Y75         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  fsm14/out[0]_i_1__110/O
                         net (fo=1, routed)           0.017     0.110    cond_computed23/out_reg[0]_1
    SLICE_X13Y75         FDRE                                         r  cond_computed23/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    cond_computed23/clk
    SLICE_X13Y75         FDRE                                         r  cond_computed23/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y75         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed23/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.013     0.013    par_done_reg16/clk
    SLICE_X15Y71         FDRE                                         r  par_done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg16/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.079    fsm3/par_done_reg16_out
    SLICE_X15Y71         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.094 r  fsm3/out[0]_i_1__68/O
                         net (fo=1, routed)           0.017     0.111    par_done_reg16/out_reg[0]_0
    SLICE_X15Y71         FDRE                                         r  par_done_reg16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.019     0.019    par_done_reg16/clk
    SLICE_X15Y71         FDRE                                         r  par_done_reg16/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y71         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    done_reg4/clk
    SLICE_X17Y75         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg4/out_reg[0]/Q
                         net (fo=6, routed)           0.030     0.081    done_reg4/done_reg4_out
    SLICE_X17Y75         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.095 r  done_reg4/out[0]_i_1__47/O
                         net (fo=1, routed)           0.016     0.111    cond_stored4/out_reg[0]_0
    SLICE_X17Y75         FDRE                                         r  cond_stored4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    cond_stored4/clk
    SLICE_X17Y75         FDRE                                         r  cond_stored4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    par_reset8/clk
    SLICE_X17Y80         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.030     0.081    par_done_reg25/par_reset8_out
    SLICE_X17Y80         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg25/out[0]_i_1__33/O
                         net (fo=1, routed)           0.016     0.111    par_reset8/out_reg[0]_2
    SLICE_X17Y80         FDRE                                         r  par_reset8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    par_reset8/clk
    SLICE_X17Y80         FDRE                                         r  par_reset8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y80         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    done_reg4/clk
    SLICE_X17Y75         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg4/out_reg[0]/Q
                         net (fo=6, routed)           0.030     0.081    par_done_reg3/done_reg4_out
    SLICE_X17Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg3/out[0]_i_1__35/O
                         net (fo=1, routed)           0.017     0.112    done_reg4/out_reg[0]_1
    SLICE_X17Y75         FDRE                                         r  done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    done_reg4/clk
    SLICE_X17Y75         FDRE                                         r  done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y75         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.012     0.012    done_reg6/clk
    SLICE_X18Y73         FDRE                                         r  done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg6/out_reg[0]/Q
                         net (fo=6, routed)           0.030     0.081    par_done_reg5/done_reg6_out
    SLICE_X18Y73         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg5/out[0]_i_1__37/O
                         net (fo=1, routed)           0.017     0.112    done_reg6/out_reg[0]_1
    SLICE_X18Y73         FDRE                                         r  done_reg6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19757, unset)        0.018     0.018    done_reg6/clk
    SLICE_X18Y73         FDRE                                         r  done_reg6/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y73         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X14Y64  sum0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X14Y64  sum0/mem_reg_0_3_13_13/SP/CLK



