# Backend

Responsible for converting the Verilog AST to synthesizable Verilog.

## Verilog AST
In order of priority

- Var Assignment
- Var Declaration
- Case Statement
- Input/Output
- If Statement
