============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 01 2022  11:23:35 pm
  Module:                 RISC_V_pipeline
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                          Instance                                        Module               Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------------------------------------------------------------------------------------
RISC_V_pipeline                                                                                     28487 494105.450     6.671   494112.121 
  inc_uart0_tx0_datapath_wait_bit_timer_add_16_25            increment_unsigned_1188_2360             147    392.597     0.000      392.597 
  riscv                                                      riscv32_USE_BRANCH_PREDICTOR1          19183  64576.856     0.000    64576.856 
    ADD_TC_OP                                                add_signed_75                            250    667.682     0.000      667.682 
    ALU_i_minus_152_35_Y_ALU_i_sub_151_50_Y_ALU_i_add_150_50 addsub_signed_565                        473   1263.254     0.000     1263.254 
    DPOPT_INTERNAL_INSTi                                     DPOPT_INTERNAL_INST                      613   1637.156     0.000     1637.156 
    DPOPT_INTERNAL_INSTi1509                                 DPOPT_INTERNAL_INST_808                   33     88.134     0.000       88.134 
    adder_branch_add_15_27                                   add_unsigned_267_1                       303    809.230     0.000      809.230 
    adder_pc4_add_15_27                                      add_unsigned_684                         137    365.890     0.000      365.890 
    csa_tree_ALU_i_eq_218_40_groupi                          csa_tree_ALU_i_eq_218_40_group_2         250    667.682     0.000      667.682 
    csa_tree_ALU_i_mul_153_50                                csa_tree_584                            4119  10999.391     0.000    10999.391 
  uart0_rx0_inc_datapath_wait_bit_timer_add_16_25            increment_unsigned_1188_1361             147    392.597     0.000      392.597 
