

================================================================
== Vivado HLS Report for 'inverse_img'
================================================================
* Date:           Fri May 31 13:35:32 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hw_inverser
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  676801|  676801|  676802|  676802| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+--------+--------+--------+--------+---------+
        |                |             |     Latency     |     Interval    | Pipeline|
        |    Instance    |    Module   |   min  |   max  |   min  |   max  |   Type  |
        +----------------+-------------+--------+--------+--------+--------+---------+
        |Loop_1_proc_U0  |Loop_1_proc  |  676801|  676801|  676801|  676801|   none  |
        +----------------+-------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     859|   1173|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     859|   1173|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Loop_1_proc_U0             |Loop_1_proc              |        0|      0|  199|  305|
    |inverse_img_D_BUS_m_axi_U  |inverse_img_D_BUS_m_axi  |        2|      0|  548|  700|
    |inverse_img_D_BUS_s_axi_U  |inverse_img_D_BUS_s_axi  |        0|      0|  112|  168|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  859| 1173|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_D_BUS_AWVALID   |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_AWREADY   | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_AWADDR    |  in |    5|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WVALID    |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WREADY    | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WDATA     |  in |   32|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WSTRB     |  in |    4|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_ARVALID   |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_ARREADY   | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_ARADDR    |  in |    5|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RVALID    | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RREADY    |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RDATA     | out |   32|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RRESP     | out |    2|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_BVALID    | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_BREADY    |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_BRESP     | out |    2|    s_axi   |     D_BUS    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |  inverse_img | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  inverse_img | return value |
|interrupt             | out |    1| ap_ctrl_hs |  inverse_img | return value |
|m_axi_D_BUS_AWVALID   | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWREADY   |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWADDR    | out |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWID      | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWLEN     | out |    8|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWSIZE    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWBURST   | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWLOCK    | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWCACHE   | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWPROT    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWQOS     | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWREGION  | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWUSER    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WVALID    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WREADY    |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WDATA     | out |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WSTRB     | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WLAST     | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WID       | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WUSER     | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARVALID   | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARREADY   |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARADDR    | out |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARID      | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARLEN     | out |    8|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARSIZE    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARBURST   | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARLOCK    | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARCACHE   | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARPROT    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARQOS     | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARREGION  | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARUSER    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RVALID    |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RREADY    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RDATA     |  in |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RLAST     |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RID       |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RUSER     |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RRESP     |  in |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BVALID    |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BREADY    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BRESP     |  in |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BID       |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BUSER     |  in |    1|    m_axi   |     D_BUS    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%img_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %img_out)" [hw_inverser/inv.cpp:3]   --->   Operation 3 'read' 'img_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%img_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %img_in)" [hw_inverser/inv.cpp:3]   --->   Operation 4 'read' 'img_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i8* %D_BUS, i32 %img_in_read, i32 %img_out_read)" [hw_inverser/inv.cpp:3]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %D_BUS), !map !10"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [hw_inverser/inv.cpp:22]   --->   Operation 7 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @inverse_img_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_inverser/inv.cpp:5]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %D_BUS, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [6 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [hw_inverser/inv.cpp:6]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [hw_inverser/inv.cpp:6]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_out, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [1 x i8]* @bundle6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [hw_inverser/inv.cpp:7]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i8* %D_BUS, i32 %img_in_read, i32 %img_out_read)" [hw_inverser/inv.cpp:3]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [hw_inverser/inv.cpp:26]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_out_read (read                ) [ 001]
img_in_read  (read                ) [ 001]
StgValue_6   (specbitsmap         ) [ 000]
StgValue_7   (specdataflowpipeline) [ 000]
StgValue_8   (spectopmodule       ) [ 000]
StgValue_9   (specinterface       ) [ 000]
StgValue_10  (specinterface       ) [ 000]
StgValue_11  (specinterface       ) [ 000]
StgValue_12  (specinterface       ) [ 000]
StgValue_13  (call                ) [ 000]
StgValue_14  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_img_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="img_out_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_out_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="img_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_Loop_1_proc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="img_out_read_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_out_read "/>
</bind>
</comp>

<comp id="73" class="1005" name="img_in_read_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_in_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="46" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="76"><net_src comp="52" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_BUS | {1 2 }
 - Input state : 
	Port: inverse_img : D_BUS | {1 2 }
	Port: inverse_img : img_in | {1 }
	Port: inverse_img : img_out | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   |  grp_Loop_1_proc_fu_58  |  1.769  |   130   |   122   |
|----------|-------------------------|---------|---------|---------|
|   read   | img_out_read_read_fu_46 |    0    |    0    |    0    |
|          |  img_in_read_read_fu_52 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  1.769  |   130   |   122   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| img_in_read_reg_73|   32   |
|img_out_read_reg_68|   32   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_Loop_1_proc_fu_58 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Loop_1_proc_fu_58 |  p3  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   128  ||  3.538  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   130  |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   194  |   140  |
+-----------+--------+--------+--------+
