// Seed: 4291539624
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    output wire id_3,
    output wand id_4,
    input wand id_5,
    output tri0 id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    input wire id_10
    , id_29,
    input wire id_11,
    input wor id_12,
    output tri1 id_13,
    output supply0 id_14,
    input uwire id_15,
    input uwire id_16,
    input uwire id_17,
    input wire id_18,
    output wire id_19,
    input tri0 id_20#(
        .id_30(1 * -1),
        .id_31(1),
        .id_32((-1)),
        .id_33(1'b0)
    ),
    input tri id_21,
    input uwire id_22,
    input tri0 id_23,
    input wire id_24,
    input tri0 id_25,
    input uwire id_26,
    input supply0 id_27
);
  assign id_4 = 1;
  logic id_34;
  wire  id_35;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    output supply0 id_3,
    output uwire id_4
    , id_8,
    output tri id_5,
    input uwire id_6
);
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_3,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_2,
      id_6,
      id_6,
      id_1,
      id_6,
      id_3,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
endmodule
