<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: TcChannel Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">TcChannel Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> hardware registers.  
 <a href="struct_tc_channel.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="tc_8h_source.html">tc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for TcChannel:</div>
<div class="dyncontent">
<div class="center"><img src="struct_tc_channel__coll__graph.gif" border="0" usemap="#a_tc_channel_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1eb1b838d21c88a47c8715c1590fb351"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a1eb1b838d21c88a47c8715c1590fb351">Reserved1</a> [3]</td></tr>
<tr class="separator:a1eb1b838d21c88a47c8715c1590fb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9fca08998a1d909a742c783c6e905c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a7b9fca08998a1d909a742c783c6e905c">TC_CCR</a></td></tr>
<tr class="memdesc:a7b9fca08998a1d909a742c783c6e905c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x0) Channel Control Register  <br /></td></tr>
<tr class="separator:a7b9fca08998a1d909a742c783c6e905c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2c9af428494f405958aa13f790c32"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a96b2c9af428494f405958aa13f790c32">TC_CMR</a></td></tr>
<tr class="memdesc:a96b2c9af428494f405958aa13f790c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x4) Channel Mode Register  <br /></td></tr>
<tr class="separator:a96b2c9af428494f405958aa13f790c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add780e44068960daa7bf8e5b113f0f7e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#add780e44068960daa7bf8e5b113f0f7e">TC_CV</a></td></tr>
<tr class="memdesc:add780e44068960daa7bf8e5b113f0f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x10) Counter Value  <br /></td></tr>
<tr class="separator:add780e44068960daa7bf8e5b113f0f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0843f5d0c344e399a2ff497b5c2723"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#acd0843f5d0c344e399a2ff497b5c2723">TC_EMR</a></td></tr>
<tr class="memdesc:acd0843f5d0c344e399a2ff497b5c2723"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x30) Extended Mode Register  <br /></td></tr>
<tr class="separator:acd0843f5d0c344e399a2ff497b5c2723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669748c8212bbbb4c885ecfc2caf7f7f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a669748c8212bbbb4c885ecfc2caf7f7f">TC_IDR</a></td></tr>
<tr class="memdesc:a669748c8212bbbb4c885ecfc2caf7f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x28) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a669748c8212bbbb4c885ecfc2caf7f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfde4027b96b1524bbfdc812ca71f27"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a2cfde4027b96b1524bbfdc812ca71f27">TC_IER</a></td></tr>
<tr class="memdesc:a2cfde4027b96b1524bbfdc812ca71f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x24) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a2cfde4027b96b1524bbfdc812ca71f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811e37c3d871a48ff680ba99cd1a7907"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a811e37c3d871a48ff680ba99cd1a7907">TC_IMR</a></td></tr>
<tr class="memdesc:a811e37c3d871a48ff680ba99cd1a7907"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x2C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a811e37c3d871a48ff680ba99cd1a7907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3311735ec87cd7f54c98e1ea66893cff"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a3311735ec87cd7f54c98e1ea66893cff">TC_RA</a></td></tr>
<tr class="memdesc:a3311735ec87cd7f54c98e1ea66893cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x14) Register A  <br /></td></tr>
<tr class="separator:a3311735ec87cd7f54c98e1ea66893cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3340272f5aec0a24117414ba7c24f5cc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a3340272f5aec0a24117414ba7c24f5cc">TC_RAB</a></td></tr>
<tr class="memdesc:a3340272f5aec0a24117414ba7c24f5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0xC) Register AB  <br /></td></tr>
<tr class="separator:a3340272f5aec0a24117414ba7c24f5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4188ab472903f10bb5d1cf8f1b2a44"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a3d4188ab472903f10bb5d1cf8f1b2a44">TC_RB</a></td></tr>
<tr class="memdesc:a3d4188ab472903f10bb5d1cf8f1b2a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x18) Register B  <br /></td></tr>
<tr class="separator:a3d4188ab472903f10bb5d1cf8f1b2a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e95d93277704e7494d77333cbf84e3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a63e95d93277704e7494d77333cbf84e3">TC_RC</a></td></tr>
<tr class="memdesc:a63e95d93277704e7494d77333cbf84e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x1C) Register C  <br /></td></tr>
<tr class="separator:a63e95d93277704e7494d77333cbf84e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b8af3c26551f31d667d9b1f3a58602"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a54b8af3c26551f31d667d9b1f3a58602">TC_SMMR</a></td></tr>
<tr class="memdesc:a54b8af3c26551f31d667d9b1f3a58602"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x8) Stepper Motor Mode Register  <br /></td></tr>
<tr class="separator:a54b8af3c26551f31d667d9b1f3a58602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d815f4adfe8158e5e3840c8a4541c4d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a5d815f4adfe8158e5e3840c8a4541c4d">TC_SR</a></td></tr>
<tr class="memdesc:a5d815f4adfe8158e5e3840c8a4541c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x20) Status Register  <br /></td></tr>
<tr class="separator:a5d815f4adfe8158e5e3840c8a4541c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00046">46</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1eb1b838d21c88a47c8715c1590fb351" name="a1eb1b838d21c88a47c8715c1590fb351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb1b838d21c88a47c8715c1590fb351">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TcChannel::Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00060">60</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a7b9fca08998a1d909a742c783c6e905c" name="a7b9fca08998a1d909a742c783c6e905c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9fca08998a1d909a742c783c6e905c">&#9670;&#160;</a></span>TC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t TcChannel::TC_CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x0) Channel Control Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00047">47</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a96b2c9af428494f405958aa13f790c32" name="a96b2c9af428494f405958aa13f790c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b2c9af428494f405958aa13f790c32">&#9670;&#160;</a></span>TC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TcChannel::TC_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x4) Channel Mode Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00048">48</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="add780e44068960daa7bf8e5b113f0f7e" name="add780e44068960daa7bf8e5b113f0f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add780e44068960daa7bf8e5b113f0f7e">&#9670;&#160;</a></span>TC_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TcChannel::TC_CV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x10) Counter Value </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00051">51</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="acd0843f5d0c344e399a2ff497b5c2723" name="acd0843f5d0c344e399a2ff497b5c2723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0843f5d0c344e399a2ff497b5c2723">&#9670;&#160;</a></span>TC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TcChannel::TC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x30) Extended Mode Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00059">59</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a669748c8212bbbb4c885ecfc2caf7f7f" name="a669748c8212bbbb4c885ecfc2caf7f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669748c8212bbbb4c885ecfc2caf7f7f">&#9670;&#160;</a></span>TC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t TcChannel::TC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00057">57</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a2cfde4027b96b1524bbfdc812ca71f27" name="a2cfde4027b96b1524bbfdc812ca71f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfde4027b96b1524bbfdc812ca71f27">&#9670;&#160;</a></span>TC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t TcChannel::TC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00056">56</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a811e37c3d871a48ff680ba99cd1a7907" name="a811e37c3d871a48ff680ba99cd1a7907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811e37c3d871a48ff680ba99cd1a7907">&#9670;&#160;</a></span>TC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TcChannel::TC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00058">58</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a3311735ec87cd7f54c98e1ea66893cff" name="a3311735ec87cd7f54c98e1ea66893cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3311735ec87cd7f54c98e1ea66893cff">&#9670;&#160;</a></span>TC_RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TcChannel::TC_RA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x14) Register A </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00052">52</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a3340272f5aec0a24117414ba7c24f5cc" name="a3340272f5aec0a24117414ba7c24f5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3340272f5aec0a24117414ba7c24f5cc">&#9670;&#160;</a></span>TC_RAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TcChannel::TC_RAB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0xC) Register AB </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00050">50</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a3d4188ab472903f10bb5d1cf8f1b2a44" name="a3d4188ab472903f10bb5d1cf8f1b2a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4188ab472903f10bb5d1cf8f1b2a44">&#9670;&#160;</a></span>TC_RB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TcChannel::TC_RB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x18) Register B </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00053">53</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a63e95d93277704e7494d77333cbf84e3" name="a63e95d93277704e7494d77333cbf84e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e95d93277704e7494d77333cbf84e3">&#9670;&#160;</a></span>TC_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TcChannel::TC_RC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x1C) Register C </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00054">54</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a54b8af3c26551f31d667d9b1f3a58602" name="a54b8af3c26551f31d667d9b1f3a58602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b8af3c26551f31d667d9b1f3a58602">&#9670;&#160;</a></span>TC_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TcChannel::TC_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x8) Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00049">49</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
<a id="a5d815f4adfe8158e5e3840c8a4541c4d" name="a5d815f4adfe8158e5e3840c8a4541c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d815f4adfe8158e5e3840c8a4541c4d">&#9670;&#160;</a></span>TC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t TcChannel::TC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> Offset: 0x20) Status Register </p>

<p class="definition">Definition at line <a class="el" href="tc_8h_source.html#l00055">55</a> of file <a class="el" href="tc_8h_source.html">tc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
