// Seed: 1489442945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_2;
  logic id_5, id_6;
  assign id_1 = !1'b0;
  assign id_5 = id_5;
  logic id_7;
  logic id_8;
endmodule
`timescale 1ps / 1ps
