timestamp=1607267683302

[~A]
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/SPI.v=0*4495*5917
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/SPI.v_RegMap.v_top.v_top_tb.v=0*29876*32266
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/top.v_RegMap.v_SPI.v_MainController.v_top_tb.v=0*34477*37292
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/top_tb.v=0*6870*7822
LastVerilogToplevel=tb
ModifyID=10
Version=74

[$root]
A/$root=22|||1*71805
BinI32/$root=3*54503
SLP=3*54607
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92168b179ad5cae875cb7f953fd169faf418

[MainController]
A/MainController=22|./../../../verilog/modules/MainController.v|1|1*74361
BinI32/MainController=3*54876
R=./../../../verilog/modules/MainController.v|1
SLP=3*55691
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|8a9cc48c5bc07453cd1c3af2502e3e4432ca18b2a2ddfc0801c6bb039c0b6b1f97975251ede623a76e66c89115cb8f4b

[Reg_Map]
A/Reg_Map=22|./../../../verilog/modules/RegMap.v|1|1*76481
BinI32/Reg_Map=3*56331
R=./../../../verilog/modules/RegMap.v|1
SLP=3*57160
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|b96babeb8f67670dafa93b18fffe25d526527262ddaa47cb266f3a3c4d9b973ac2a86dbb921f164a9f3fd1c1483b4a96

[SPI]
A/SPI=22|./../../../verilog/modules/SPI.v|1|1*78205
BinI32/SPI=3*57646
R=./../../../verilog/modules/SPI.v|1
SLP=3*59457
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|1a1492de6c89d20b96bad3f92fac1301ed0ffd59e835e19b5393e5a29771080a

[tb]
A/tb=22|./../../../verilog/top_tb.v|2|1*82517
BinI32/tb=3*60788
R=./../../../verilog/top_tb.v|2
SLP=3*62226
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|8db8692708dc0985d408d2497dbc95faf6f8b1f3ce5f8251d3d5d0ad2af63a68

[top]
A/top=22|./../../../verilog/top.v|6|1*72163
BinI32/top=3*54675
R=./../../../verilog/top.v|6
SLP=3*54777
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|f1fdecad8dc292011c024b8d633bc5c7116894f91e8510eb99ceb35396d009e1

[~MFT]
0=8|0SPI_testbench.mgf|37292|17672
1=11|1SPI_testbench.mgf|82517|71805
3=22|3SPI_testbench.mgf|62226|54503

[~U]
$root=12|0*32968|
MainController=12|0*33412|
Reg_Map=12|0*33709|
SPI=12|0*33960|
tb=12|0*34303||0x10
top=12|0*33166|
