Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Mar 26 15:11:31 2023
| Host         : DESKTOP-F0RAV2R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           13 |
| Yes          | No                    | No                     |              19 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+----------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------+----------------------------+------------------+----------------+--------------+
|  clk_wizard/inst/clk |                             |                            |                1 |              1 |         1.00 |
|  clk_wizard/inst/clk | z_addr/E[0]                 |                            |                1 |              4 |         4.00 |
|  clk_wizard/inst/clk | z_addr/pip_pm_out_reg[9][0] |                            |                3 |              7 |         2.33 |
|  clk_wizard/inst/clk | pc/reset                    |                            |                4 |              8 |         2.00 |
|  clk_wizard/inst/clk | pip_fetch_reg/w_e_rf        |                            |                2 |             16 |         8.00 |
|  clk_wizard/inst/clk |                             | pc/reset                   |                5 |             19 |         3.80 |
|  clk_wizard/inst/clk |                             | seg_view_controller0/count |                8 |             32 |         4.00 |
+----------------------+-----------------------------+----------------------------+------------------+----------------+--------------+


