IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.98        Core1: 31.85        
Core2: 54.77        Core3: 80.90        
Core4: 133.57        Core5: 122.20        
Core6: 84.38        Core7: 37.78        
Core8: 38.88        Core9: 108.26        
Core10: 87.97        Core11: 122.28        
Core12: 129.55        Core13: 106.29        
Core14: 34.81        Core15: 30.40        
Core16: 75.34        Core17: 130.69        
Core18: 121.70        Core19: 130.84        
Core20: 44.85        Core21: 38.86        
Core22: 48.19        Core23: 59.38        
Core24: 93.31        Core25: 133.86        
Core26: 120.64        Core27: 73.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.97
Socket1: 84.11
DDR read Latency(ns)
Socket0: 220.40
Socket1: 221.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.38        Core1: 32.63        
Core2: 56.64        Core3: 75.72        
Core4: 133.44        Core5: 122.34        
Core6: 87.49        Core7: 37.64        
Core8: 39.34        Core9: 104.58        
Core10: 97.99        Core11: 122.23        
Core12: 129.59        Core13: 46.00        
Core14: 35.49        Core15: 33.04        
Core16: 78.90        Core17: 98.56        
Core18: 122.63        Core19: 132.42        
Core20: 54.99        Core21: 42.75        
Core22: 46.89        Core23: 58.46        
Core24: 115.00        Core25: 135.38        
Core26: 121.40        Core27: 65.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.33
Socket1: 85.18
DDR read Latency(ns)
Socket0: 221.52
Socket1: 223.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.09        Core1: 30.46        
Core2: 57.45        Core3: 80.32        
Core4: 135.62        Core5: 122.23        
Core6: 84.07        Core7: 44.70        
Core8: 36.71        Core9: 89.23        
Core10: 99.05        Core11: 121.82        
Core12: 131.37        Core13: 85.71        
Core14: 35.20        Core15: 30.61        
Core16: 65.11        Core17: 106.28        
Core18: 122.04        Core19: 131.50        
Core20: 59.96        Core21: 39.37        
Core22: 51.33        Core23: 58.33        
Core24: 79.33        Core25: 134.59        
Core26: 120.79        Core27: 69.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.48
Socket1: 85.21
DDR read Latency(ns)
Socket0: 221.99
Socket1: 222.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.04        Core1: 33.58        
Core2: 51.03        Core3: 78.76        
Core4: 132.06        Core5: 121.10        
Core6: 89.26        Core7: 36.68        
Core8: 37.49        Core9: 108.38        
Core10: 106.73        Core11: 121.73        
Core12: 127.93        Core13: 97.38        
Core14: 33.79        Core15: 33.66        
Core16: 75.95        Core17: 124.33        
Core18: 122.95        Core19: 133.10        
Core20: 49.51        Core21: 42.10        
Core22: 46.70        Core23: 58.88        
Core24: 120.38        Core25: 136.36        
Core26: 120.27        Core27: 72.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.16
Socket1: 85.35
DDR read Latency(ns)
Socket0: 219.98
Socket1: 224.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.81        Core1: 33.31        
Core2: 57.10        Core3: 81.56        
Core4: 134.31        Core5: 123.09        
Core6: 82.79        Core7: 35.75        
Core8: 38.33        Core9: 93.12        
Core10: 50.06        Core11: 122.96        
Core12: 130.35        Core13: 105.54        
Core14: 34.71        Core15: 31.83        
Core16: 80.09        Core17: 118.43        
Core18: 122.08        Core19: 132.44        
Core20: 58.44        Core21: 40.76        
Core22: 48.56        Core23: 56.39        
Core24: 93.54        Core25: 135.24        
Core26: 120.32        Core27: 72.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.36
Socket1: 85.01
DDR read Latency(ns)
Socket0: 221.77
Socket1: 222.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.18        Core1: 31.39        
Core2: 56.05        Core3: 73.83        
Core4: 133.84        Core5: 122.20        
Core6: 89.14        Core7: 36.78        
Core8: 38.25        Core9: 96.38        
Core10: 83.57        Core11: 120.91        
Core12: 129.94        Core13: 95.78        
Core14: 36.85        Core15: 30.56        
Core16: 74.47        Core17: 98.62        
Core18: 122.05        Core19: 131.08        
Core20: 46.26        Core21: 40.53        
Core22: 43.79        Core23: 57.73        
Core24: 108.64        Core25: 132.73        
Core26: 121.58        Core27: 66.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.47
Socket1: 83.92
DDR read Latency(ns)
Socket0: 220.22
Socket1: 221.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 28.31        
Core2: 85.63        Core3: 74.73        
Core4: 131.16        Core5: 123.68        
Core6: 91.15        Core7: 60.24        
Core8: 35.97        Core9: 105.13        
Core10: 69.51        Core11: 116.25        
Core12: 126.57        Core13: 70.79        
Core14: 35.26        Core15: 43.92        
Core16: 61.05        Core17: 56.03        
Core18: 128.17        Core19: 132.84        
Core20: 63.28        Core21: 41.76        
Core22: 36.95        Core23: 53.88        
Core24: 45.09        Core25: 133.17        
Core26: 126.83        Core27: 70.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.67
Socket1: 88.37
DDR read Latency(ns)
Socket0: 221.40
Socket1: 221.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.75        Core1: 28.81        
Core2: 80.47        Core3: 70.32        
Core4: 132.58        Core5: 125.54        
Core6: 87.47        Core7: 61.77        
Core8: 31.11        Core9: 88.38        
Core10: 73.03        Core11: 121.73        
Core12: 127.37        Core13: 71.09        
Core14: 35.12        Core15: 44.20        
Core16: 55.99        Core17: 46.74        
Core18: 123.66        Core19: 134.53        
Core20: 62.59        Core21: 41.63        
Core22: 37.56        Core23: 54.98        
Core24: 98.49        Core25: 134.13        
Core26: 125.32        Core27: 74.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.81
Socket1: 90.02
DDR read Latency(ns)
Socket0: 223.75
Socket1: 220.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.61        Core1: 36.90        
Core2: 76.90        Core3: 75.76        
Core4: 130.68        Core5: 124.14        
Core6: 81.24        Core7: 62.05        
Core8: 32.19        Core9: 96.43        
Core10: 76.96        Core11: 114.84        
Core12: 126.76        Core13: 70.07        
Core14: 37.27        Core15: 40.39        
Core16: 55.17        Core17: 50.61        
Core18: 125.68        Core19: 130.19        
Core20: 62.41        Core21: 37.60        
Core22: 38.92        Core23: 53.71        
Core24: 104.80        Core25: 132.11        
Core26: 124.61        Core27: 67.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.35
Socket1: 89.54
DDR read Latency(ns)
Socket0: 224.72
Socket1: 221.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.51        Core1: 35.31        
Core2: 79.97        Core3: 76.63        
Core4: 132.98        Core5: 125.10        
Core6: 105.76        Core7: 55.18        
Core8: 33.84        Core9: 98.91        
Core10: 70.50        Core11: 118.24        
Core12: 128.57        Core13: 69.81        
Core14: 36.73        Core15: 42.15        
Core16: 46.28        Core17: 51.67        
Core18: 126.51        Core19: 133.17        
Core20: 63.43        Core21: 39.03        
Core22: 38.13        Core23: 55.67        
Core24: 98.72        Core25: 132.99        
Core26: 124.58        Core27: 74.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.28
Socket1: 89.61
DDR read Latency(ns)
Socket0: 228.43
Socket1: 223.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 29.24        
Core2: 81.83        Core3: 76.55        
Core4: 132.11        Core5: 124.57        
Core6: 87.71        Core7: 65.32        
Core8: 30.08        Core9: 102.63        
Core10: 75.66        Core11: 121.98        
Core12: 127.52        Core13: 71.15        
Core14: 35.69        Core15: 43.28        
Core16: 52.22        Core17: 52.60        
Core18: 127.27        Core19: 133.93        
Core20: 62.98        Core21: 40.77        
Core22: 37.44        Core23: 49.67        
Core24: 94.94        Core25: 135.15        
Core26: 125.29        Core27: 74.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.20
Socket1: 90.23
DDR read Latency(ns)
Socket0: 228.51
Socket1: 226.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 28.49        
Core2: 81.60        Core3: 59.85        
Core4: 134.14        Core5: 125.72        
Core6: 84.99        Core7: 63.81        
Core8: 35.79        Core9: 122.11        
Core10: 76.37        Core11: 123.60        
Core12: 129.21        Core13: 70.61        
Core14: 36.48        Core15: 42.61        
Core16: 57.63        Core17: 57.05        
Core18: 127.63        Core19: 134.43        
Core20: 62.73        Core21: 40.53        
Core22: 38.58        Core23: 58.18        
Core24: 90.76        Core25: 135.65        
Core26: 125.80        Core27: 76.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.73
Socket1: 90.37
DDR read Latency(ns)
Socket0: 230.79
Socket1: 226.68
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.25        Core1: 36.69        
Core2: 80.70        Core3: 80.37        
Core4: 139.03        Core5: 122.05        
Core6: 58.54        Core7: 29.74        
Core8: 47.36        Core9: 74.63        
Core10: 96.90        Core11: 114.68        
Core12: 135.34        Core13: 103.51        
Core14: 31.96        Core15: 37.07        
Core16: 56.54        Core17: 60.76        
Core18: 127.85        Core19: 132.70        
Core20: 80.86        Core21: 53.84        
Core22: 31.45        Core23: 57.33        
Core24: 92.23        Core25: 131.42        
Core26: 124.05        Core27: 82.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.66
Socket1: 85.28
DDR read Latency(ns)
Socket0: 219.79
Socket1: 223.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.89        Core1: 41.72        
Core2: 78.53        Core3: 79.01        
Core4: 131.96        Core5: 113.42        
Core6: 69.36        Core7: 31.93        
Core8: 38.19        Core9: 73.11        
Core10: 91.72        Core11: 101.72        
Core12: 128.61        Core13: 76.20        
Core14: 32.66        Core15: 36.02        
Core16: 55.49        Core17: 59.06        
Core18: 129.05        Core19: 130.41        
Core20: 81.21        Core21: 51.00        
Core22: 32.06        Core23: 59.06        
Core24: 87.69        Core25: 127.91        
Core26: 126.80        Core27: 84.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.09
Socket1: 83.10
DDR read Latency(ns)
Socket0: 204.78
Socket1: 218.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.93        Core1: 39.90        
Core2: 80.22        Core3: 75.40        
Core4: 136.98        Core5: 120.34        
Core6: 88.65        Core7: 34.85        
Core8: 37.77        Core9: 90.28        
Core10: 94.52        Core11: 115.80        
Core12: 133.46        Core13: 88.66        
Core14: 35.32        Core15: 35.83        
Core16: 63.23        Core17: 58.48        
Core18: 125.99        Core19: 133.47        
Core20: 80.51        Core21: 51.93        
Core22: 34.98        Core23: 56.15        
Core24: 115.57        Core25: 130.69        
Core26: 122.04        Core27: 54.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.64
Socket1: 86.65
DDR read Latency(ns)
Socket0: 219.80
Socket1: 223.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.84        Core1: 33.19        
Core2: 78.79        Core3: 79.26        
Core4: 140.31        Core5: 123.20        
Core6: 86.85        Core7: 33.65        
Core8: 45.42        Core9: 71.29        
Core10: 89.10        Core11: 118.18        
Core12: 136.25        Core13: 97.83        
Core14: 32.97        Core15: 37.23        
Core16: 48.23        Core17: 62.09        
Core18: 127.45        Core19: 132.78        
Core20: 77.63        Core21: 51.28        
Core22: 31.80        Core23: 60.13        
Core24: 123.24        Core25: 131.40        
Core26: 123.64        Core27: 71.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.38
Socket1: 85.71
DDR read Latency(ns)
Socket0: 223.46
Socket1: 224.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.74        Core1: 38.04        
Core2: 80.51        Core3: 76.91        
Core4: 134.29        Core5: 115.89        
Core6: 93.58        Core7: 32.59        
Core8: 44.11        Core9: 74.59        
Core10: 69.65        Core11: 108.17        
Core12: 130.62        Core13: 61.87        
Core14: 32.67        Core15: 36.64        
Core16: 56.69        Core17: 65.06        
Core18: 127.05        Core19: 133.21        
Core20: 83.16        Core21: 54.87        
Core22: 31.23        Core23: 60.73        
Core24: 119.59        Core25: 129.84        
Core26: 125.58        Core27: 77.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.07
Socket1: 84.52
DDR read Latency(ns)
Socket0: 213.01
Socket1: 223.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.40        Core1: 37.03        
Core2: 77.47        Core3: 78.64        
Core4: 133.84        Core5: 113.74        
Core6: 89.09        Core7: 35.86        
Core8: 37.55        Core9: 75.93        
Core10: 92.14        Core11: 107.96        
Core12: 130.37        Core13: 96.18        
Core14: 32.19        Core15: 36.46        
Core16: 59.08        Core17: 61.86        
Core18: 128.21        Core19: 132.77        
Core20: 76.20        Core21: 50.41        
Core22: 31.76        Core23: 55.04        
Core24: 169.65        Core25: 130.68        
Core26: 125.37        Core27: 70.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.87
Socket1: 84.23
DDR read Latency(ns)
Socket0: 211.37
Socket1: 222.08
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.70        Core1: 35.52        
Core2: 66.69        Core3: 85.22        
Core4: 132.76        Core5: 116.31        
Core6: 70.73        Core7: 29.28        
Core8: 40.33        Core9: 70.95        
Core10: 55.55        Core11: 122.15        
Core12: 131.38        Core13: 56.97        
Core14: 37.14        Core15: 34.23        
Core16: 63.63        Core17: 73.78        
Core18: 121.93        Core19: 130.43        
Core20: 45.45        Core21: 45.10        
Core22: 29.49        Core23: 56.13        
Core24: 129.04        Core25: 134.33        
Core26: 119.58        Core27: 65.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.64
Socket1: 84.76
DDR read Latency(ns)
Socket0: 218.76
Socket1: 221.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.36        Core1: 38.34        
Core2: 70.59        Core3: 79.91        
Core4: 132.38        Core5: 116.17        
Core6: 79.41        Core7: 30.76        
Core8: 39.92        Core9: 79.81        
Core10: 61.16        Core11: 121.32        
Core12: 130.59        Core13: 60.18        
Core14: 40.39        Core15: 34.35        
Core16: 64.53        Core17: 73.07        
Core18: 121.68        Core19: 130.24        
Core20: 42.39        Core21: 43.48        
Core22: 30.04        Core23: 55.48        
Core24: 124.44        Core25: 133.86        
Core26: 119.09        Core27: 60.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.39
Socket1: 84.88
DDR read Latency(ns)
Socket0: 218.94
Socket1: 222.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.20        Core1: 33.05        
Core2: 70.14        Core3: 80.40        
Core4: 131.19        Core5: 120.62        
Core6: 86.62        Core7: 40.61        
Core8: 28.74        Core9: 49.84        
Core10: 55.78        Core11: 122.81        
Core12: 129.72        Core13: 59.49        
Core14: 42.72        Core15: 34.31        
Core16: 64.39        Core17: 66.46        
Core18: 121.63        Core19: 132.19        
Core20: 44.87        Core21: 45.33        
Core22: 31.18        Core23: 54.17        
Core24: 104.30        Core25: 135.38        
Core26: 121.28        Core27: 63.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.84
Socket1: 87.33
DDR read Latency(ns)
Socket0: 220.70
Socket1: 223.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 39.25        
Core2: 66.52        Core3: 80.25        
Core4: 133.67        Core5: 117.53        
Core6: 79.39        Core7: 30.56        
Core8: 38.32        Core9: 68.80        
Core10: 46.74        Core11: 120.44        
Core12: 132.26        Core13: 60.45        
Core14: 41.33        Core15: 32.19        
Core16: 69.25        Core17: 74.21        
Core18: 120.86        Core19: 129.36        
Core20: 47.50        Core21: 41.75        
Core22: 31.17        Core23: 52.75        
Core24: 110.25        Core25: 133.92        
Core26: 119.35        Core27: 67.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.66
Socket1: 84.64
DDR read Latency(ns)
Socket0: 218.85
Socket1: 221.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 36.18        
Core2: 65.13        Core3: 82.38        
Core4: 131.09        Core5: 116.87        
Core6: 74.96        Core7: 31.09        
Core8: 32.11        Core9: 72.95        
Core10: 61.56        Core11: 120.80        
Core12: 129.44        Core13: 61.25        
Core14: 40.54        Core15: 33.78        
Core16: 61.43        Core17: 75.64        
Core18: 121.04        Core19: 130.08        
Core20: 38.73        Core21: 44.07        
Core22: 30.79        Core23: 48.71        
Core24: 127.64        Core25: 134.13        
Core26: 119.89        Core27: 63.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.00
Socket1: 85.11
DDR read Latency(ns)
Socket0: 218.51
Socket1: 222.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.71        Core1: 38.04        
Core2: 70.35        Core3: 82.83        
Core4: 130.73        Core5: 115.08        
Core6: 82.07        Core7: 29.99        
Core8: 38.75        Core9: 79.28        
Core10: 63.18        Core11: 120.96        
Core12: 130.28        Core13: 49.05        
Core14: 40.85        Core15: 33.93        
Core16: 61.95        Core17: 76.00        
Core18: 121.77        Core19: 130.57        
Core20: 42.69        Core21: 43.48        
Core22: 29.28        Core23: 53.15        
Core24: 96.81        Core25: 135.21        
Core26: 120.86        Core27: 65.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.24
Socket1: 84.58
DDR read Latency(ns)
Socket0: 216.86
Socket1: 221.41
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.74        Core1: 32.76        
Core2: 92.29        Core3: 81.38        
Core4: 130.59        Core5: 124.64        
Core6: 80.72        Core7: 48.19        
Core8: 28.17        Core9: 73.24        
Core10: 106.83        Core11: 122.75        
Core12: 133.83        Core13: 76.75        
Core14: 49.45        Core15: 34.46        
Core16: 62.28        Core17: 57.17        
Core18: 122.83        Core19: 135.54        
Core20: 46.29        Core21: 34.88        
Core22: 48.87        Core23: 52.41        
Core24: 75.73        Core25: 131.90        
Core26: 103.35        Core27: 86.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.28
Socket1: 86.73
DDR read Latency(ns)
Socket0: 220.86
Socket1: 213.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.24        Core1: 34.94        
Core2: 87.91        Core3: 84.18        
Core4: 131.44        Core5: 126.32        
Core6: 80.38        Core7: 46.78        
Core8: 28.91        Core9: 67.61        
Core10: 97.42        Core11: 124.16        
Core12: 134.14        Core13: 80.25        
Core14: 50.30        Core15: 33.02        
Core16: 62.98        Core17: 73.27        
Core18: 121.72        Core19: 132.40        
Core20: 44.55        Core21: 32.33        
Core22: 47.16        Core23: 53.92        
Core24: 59.29        Core25: 129.59        
Core26: 99.97        Core27: 83.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.18
Socket1: 86.90
DDR read Latency(ns)
Socket0: 224.05
Socket1: 211.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.02        Core1: 39.33        
Core2: 92.15        Core3: 77.26        
Core4: 133.82        Core5: 124.67        
Core6: 82.39        Core7: 41.71        
Core8: 31.00        Core9: 67.59        
Core10: 101.09        Core11: 123.23        
Core12: 134.88        Core13: 77.39        
Core14: 48.79        Core15: 30.92        
Core16: 62.27        Core17: 68.31        
Core18: 122.46        Core19: 133.06        
Core20: 36.51        Core21: 33.90        
Core22: 48.35        Core23: 53.18        
Core24: 75.97        Core25: 130.77        
Core26: 107.44        Core27: 79.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.99
Socket1: 86.60
DDR read Latency(ns)
Socket0: 224.20
Socket1: 214.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 35.25        
Core2: 87.51        Core3: 78.84        
Core4: 132.77        Core5: 122.77        
Core6: 83.00        Core7: 42.49        
Core8: 30.51        Core9: 70.05        
Core10: 49.07        Core11: 124.05        
Core12: 134.28        Core13: 76.47        
Core14: 51.64        Core15: 28.66        
Core16: 62.76        Core17: 71.46        
Core18: 119.64        Core19: 129.15        
Core20: 44.56        Core21: 31.29        
Core22: 50.05        Core23: 51.02        
Core24: 71.93        Core25: 125.77        
Core26: 91.50        Core27: 80.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.16
Socket1: 84.35
DDR read Latency(ns)
Socket0: 223.98
Socket1: 205.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.06        Core1: 34.26        
Core2: 90.12        Core3: 82.89        
Core4: 132.21        Core5: 124.64        
Core6: 82.76        Core7: 43.47        
Core8: 31.21        Core9: 68.48        
Core10: 100.79        Core11: 122.79        
Core12: 134.01        Core13: 59.84        
Core14: 45.99        Core15: 34.46        
Core16: 64.28        Core17: 70.21        
Core18: 124.12        Core19: 136.79        
Core20: 52.60        Core21: 34.77        
Core22: 46.37        Core23: 54.77        
Core24: 75.22        Core25: 132.39        
Core26: 111.07        Core27: 82.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.14
Socket1: 86.28
DDR read Latency(ns)
Socket0: 222.32
Socket1: 218.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 36.57        
Core2: 90.86        Core3: 83.67        
Core4: 133.63        Core5: 123.60        
Core6: 79.00        Core7: 40.46        
Core8: 31.44        Core9: 68.89        
Core10: 83.24        Core11: 122.94        
Core12: 134.19        Core13: 77.72        
Core14: 51.63        Core15: 31.59        
Core16: 53.82        Core17: 71.97        
Core18: 122.48        Core19: 133.08        
Core20: 46.21        Core21: 34.58        
Core22: 45.96        Core23: 57.68        
Core24: 73.28        Core25: 130.02        
Core26: 99.68        Core27: 83.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.20
Socket1: 85.50
DDR read Latency(ns)
Socket0: 222.67
Socket1: 211.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.49        Core1: 37.55        
Core2: 87.21        Core3: 75.89        
Core4: 123.92        Core5: 123.42        
Core6: 77.81        Core7: 46.16        
Core8: 27.06        Core9: 64.42        
Core10: 80.59        Core11: 122.51        
Core12: 120.83        Core13: 89.89        
Core14: 69.35        Core15: 28.77        
Core16: 55.27        Core17: 66.00        
Core18: 122.36        Core19: 131.12        
Core20: 54.03        Core21: 28.37        
Core22: 26.60        Core23: 58.08        
Core24: 85.07        Core25: 131.39        
Core26: 121.69        Core27: 74.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.79
Socket1: 82.16
DDR read Latency(ns)
Socket0: 219.59
Socket1: 224.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 38.47        
Core2: 84.72        Core3: 60.32        
Core4: 123.04        Core5: 123.47        
Core6: 77.27        Core7: 47.07        
Core8: 26.66        Core9: 64.79        
Core10: 80.56        Core11: 123.09        
Core12: 120.07        Core13: 82.96        
Core14: 69.60        Core15: 27.99        
Core16: 63.89        Core17: 61.69        
Core18: 122.20        Core19: 130.80        
Core20: 53.36        Core21: 29.15        
Core22: 26.31        Core23: 58.81        
Core24: 80.33        Core25: 131.22        
Core26: 121.51        Core27: 84.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.50
Socket1: 82.47
DDR read Latency(ns)
Socket0: 220.34
Socket1: 225.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.95        Core1: 37.61        
Core2: 75.40        Core3: 70.47        
Core4: 122.94        Core5: 122.95        
Core6: 77.94        Core7: 45.08        
Core8: 26.44        Core9: 64.54        
Core10: 78.04        Core11: 122.39        
Core12: 119.98        Core13: 101.97        
Core14: 68.16        Core15: 28.74        
Core16: 66.20        Core17: 62.23        
Core18: 122.38        Core19: 130.65        
Core20: 56.05        Core21: 28.59        
Core22: 26.63        Core23: 55.80        
Core24: 88.61        Core25: 131.47        
Core26: 121.63        Core27: 68.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.22
Socket1: 82.26
DDR read Latency(ns)
Socket0: 218.59
Socket1: 224.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.68        Core1: 38.02        
Core2: 86.57        Core3: 74.27        
Core4: 123.84        Core5: 123.67        
Core6: 46.89        Core7: 46.41        
Core8: 26.62        Core9: 65.23        
Core10: 83.69        Core11: 123.26        
Core12: 120.78        Core13: 90.47        
Core14: 69.89        Core15: 28.48        
Core16: 66.55        Core17: 64.72        
Core18: 122.13        Core19: 128.58        
Core20: 54.98        Core21: 27.91        
Core22: 26.68        Core23: 59.31        
Core24: 86.48        Core25: 131.00        
Core26: 121.32        Core27: 79.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.53
Socket1: 82.22
DDR read Latency(ns)
Socket0: 220.73
Socket1: 225.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.20        Core1: 41.71        
Core2: 83.61        Core3: 58.82        
Core4: 122.34        Core5: 122.83        
Core6: 75.65        Core7: 41.94        
Core8: 24.63        Core9: 63.63        
Core10: 92.87        Core11: 122.17        
Core12: 119.86        Core13: 94.43        
Core14: 66.96        Core15: 28.27        
Core16: 63.69        Core17: 61.74        
Core18: 121.41        Core19: 129.98        
Core20: 56.06        Core21: 28.20        
Core22: 27.45        Core23: 60.00        
Core24: 90.24        Core25: 131.07        
Core26: 120.73        Core27: 71.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.12
Socket1: 82.12
DDR read Latency(ns)
Socket0: 215.98
Socket1: 221.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.54        Core1: 38.67        
Core2: 87.43        Core3: 75.82        
Core4: 122.76        Core5: 122.95        
Core6: 71.05        Core7: 45.16        
Core8: 25.60        Core9: 65.14        
Core10: 86.70        Core11: 122.25        
Core12: 120.09        Core13: 92.09        
Core14: 68.18        Core15: 27.87        
Core16: 55.06        Core17: 59.58        
Core18: 122.19        Core19: 130.96        
Core20: 54.40        Core21: 28.88        
Core22: 26.47        Core23: 57.89        
Core24: 80.81        Core25: 132.25        
Core26: 121.29        Core27: 73.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.62
Socket1: 82.23
DDR read Latency(ns)
Socket0: 213.75
Socket1: 219.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.71        Core1: 33.70        
Core2: 81.66        Core3: 88.38        
Core4: 135.30        Core5: 126.78        
Core6: 85.37        Core7: 51.08        
Core8: 36.45        Core9: 96.74        
Core10: 81.16        Core11: 125.59        
Core12: 130.20        Core13: 79.01        
Core14: 37.57        Core15: 47.64        
Core16: 66.79        Core17: 94.76        
Core18: 121.33        Core19: 137.83        
Core20: 52.34        Core21: 37.74        
Core22: 49.78        Core23: 62.48        
Core24: 37.44        Core25: 136.84        
Core26: 112.36        Core27: 75.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.61
Socket1: 92.78
DDR read Latency(ns)
Socket0: 220.80
Socket1: 218.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.84        Core1: 31.06        
Core2: 76.64        Core3: 84.07        
Core4: 137.82        Core5: 125.75        
Core6: 97.71        Core7: 57.00        
Core8: 34.06        Core9: 100.39        
Core10: 77.34        Core11: 123.90        
Core12: 132.42        Core13: 86.17        
Core14: 37.72        Core15: 49.10        
Core16: 65.96        Core17: 110.54        
Core18: 123.66        Core19: 140.33        
Core20: 43.23        Core21: 40.11        
Core22: 50.85        Core23: 59.28        
Core24: 36.97        Core25: 137.97        
Core26: 117.10        Core27: 76.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.23
Socket1: 93.30
DDR read Latency(ns)
Socket0: 223.36
Socket1: 223.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.10        Core1: 29.29        
Core2: 82.55        Core3: 68.34        
Core4: 137.25        Core5: 125.10        
Core6: 86.33        Core7: 59.67        
Core8: 33.95        Core9: 89.50        
Core10: 75.71        Core11: 122.89        
Core12: 131.94        Core13: 89.90        
Core14: 36.71        Core15: 53.36        
Core16: 64.74        Core17: 124.89        
Core18: 125.46        Core19: 144.08        
Core20: 47.93        Core21: 41.22        
Core22: 49.77        Core23: 57.97        
Core24: 38.53        Core25: 142.44        
Core26: 123.68        Core27: 74.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.10
Socket1: 93.70
DDR read Latency(ns)
Socket0: 222.88
Socket1: 229.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.80        Core1: 31.07        
Core2: 78.48        Core3: 85.67        
Core4: 135.93        Core5: 124.94        
Core6: 52.11        Core7: 57.96        
Core8: 27.45        Core9: 96.95        
Core10: 83.34        Core11: 122.96        
Core12: 130.52        Core13: 89.30        
Core14: 36.22        Core15: 52.63        
Core16: 64.47        Core17: 101.80        
Core18: 122.57        Core19: 141.11        
Core20: 38.89        Core21: 39.46        
Core22: 50.97        Core23: 61.09        
Core24: 37.90        Core25: 139.38        
Core26: 116.73        Core27: 75.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.01
Socket1: 93.66
DDR read Latency(ns)
Socket0: 221.95
Socket1: 223.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.37        Core1: 30.72        
Core2: 83.26        Core3: 87.12        
Core4: 136.96        Core5: 126.20        
Core6: 82.49        Core7: 56.39        
Core8: 34.17        Core9: 93.93        
Core10: 82.82        Core11: 124.17        
Core12: 131.14        Core13: 101.20        
Core14: 36.25        Core15: 48.37        
Core16: 67.94        Core17: 116.44        
Core18: 120.50        Core19: 139.86        
Core20: 43.24        Core21: 40.31        
Core22: 49.88        Core23: 60.11        
Core24: 36.41        Core25: 138.40        
Core26: 114.29        Core27: 75.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.24
Socket1: 93.05
DDR read Latency(ns)
Socket0: 222.47
Socket1: 220.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.97        Core1: 28.63        
Core2: 83.96        Core3: 70.21        
Core4: 136.03        Core5: 129.10        
Core6: 85.64        Core7: 59.46        
Core8: 33.91        Core9: 95.81        
Core10: 84.98        Core11: 126.98        
Core12: 130.18        Core13: 117.96        
Core14: 38.08        Core15: 46.55        
Core16: 65.02        Core17: 89.03        
Core18: 116.93        Core19: 137.89        
Core20: 44.11        Core21: 42.53        
Core22: 49.96        Core23: 56.56        
Core24: 36.37        Core25: 136.83        
Core26: 113.68        Core27: 79.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.09
Socket1: 93.20
DDR read Latency(ns)
Socket0: 222.22
Socket1: 216.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.51        Core1: 25.95        
Core2: 67.51        Core3: 64.88        
Core4: 136.72        Core5: 122.23        
Core6: 83.50        Core7: 34.06        
Core8: 34.64        Core9: 71.06        
Core10: 43.88        Core11: 124.46        
Core12: 131.94        Core13: 88.70        
Core14: 34.90        Core15: 23.54        
Core16: 58.02        Core17: 72.76        
Core18: 100.23        Core19: 94.96        
Core20: 82.18        Core21: 23.43        
Core22: 53.68        Core23: 37.14        
Core24: 81.37        Core25: 31.63        
Core26: 90.25        Core27: 62.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.83
Socket1: 63.65
DDR read Latency(ns)
Socket0: 223.10
Socket1: 176.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.26        Core1: 23.02        
Core2: 63.49        Core3: 60.10        
Core4: 136.81        Core5: 122.75        
Core6: 80.84        Core7: 35.28        
Core8: 33.76        Core9: 64.94        
Core10: 88.39        Core11: 126.79        
Core12: 130.82        Core13: 90.91        
Core14: 34.57        Core15: 22.20        
Core16: 61.48        Core17: 73.88        
Core18: 93.22        Core19: 85.83        
Core20: 63.76        Core21: 22.01        
Core22: 50.53        Core23: 35.14        
Core24: 79.61        Core25: 18.76        
Core26: 86.97        Core27: 68.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.44
Socket1: 60.39
DDR read Latency(ns)
Socket0: 226.54
Socket1: 169.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.30        Core1: 24.34        
Core2: 63.80        Core3: 61.14        
Core4: 136.20        Core5: 121.66        
Core6: 52.93        Core7: 34.30        
Core8: 30.67        Core9: 67.61        
Core10: 109.75        Core11: 126.00        
Core12: 126.58        Core13: 71.38        
Core14: 36.02        Core15: 21.09        
Core16: 53.26        Core17: 77.73        
Core18: 93.23        Core19: 89.14        
Core20: 76.80        Core21: 21.50        
Core22: 53.17        Core23: 34.61        
Core24: 78.84        Core25: 18.77        
Core26: 85.62        Core27: 68.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.71
Socket1: 60.42
DDR read Latency(ns)
Socket0: 225.30
Socket1: 168.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 24.87        
Core2: 66.68        Core3: 63.08        
Core4: 136.08        Core5: 120.13        
Core6: 90.64        Core7: 31.89        
Core8: 35.18        Core9: 60.16        
Core10: 83.90        Core11: 124.01        
Core12: 130.81        Core13: 69.53        
Core14: 36.31        Core15: 23.00        
Core16: 64.46        Core17: 65.29        
Core18: 91.23        Core19: 87.86        
Core20: 79.26        Core21: 22.33        
Core22: 46.94        Core23: 35.04        
Core24: 78.91        Core25: 19.47        
Core26: 90.63        Core27: 66.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.52
Socket1: 60.33
DDR read Latency(ns)
Socket0: 224.87
Socket1: 170.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 23.47        
Core2: 65.65        Core3: 65.24        
Core4: 135.24        Core5: 120.53        
Core6: 79.51        Core7: 33.99        
Core8: 36.26        Core9: 64.48        
Core10: 99.63        Core11: 120.14        
Core12: 130.39        Core13: 68.10        
Core14: 36.14        Core15: 20.75        
Core16: 63.23        Core17: 65.51        
Core18: 95.14        Core19: 84.97        
Core20: 61.45        Core21: 21.74        
Core22: 48.48        Core23: 35.27        
Core24: 81.70        Core25: 19.67        
Core26: 86.62        Core27: 64.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.48
Socket1: 59.01
DDR read Latency(ns)
Socket0: 222.32
Socket1: 167.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 26.21        
Core2: 67.85        Core3: 59.36        
Core4: 135.16        Core5: 122.27        
Core6: 94.85        Core7: 33.80        
Core8: 29.69        Core9: 65.99        
Core10: 90.29        Core11: 126.14        
Core12: 126.89        Core13: 64.21        
Core14: 37.72        Core15: 23.62        
Core16: 54.01        Core17: 69.89        
Core18: 82.35        Core19: 90.58        
Core20: 79.81        Core21: 24.27        
Core22: 46.48        Core23: 35.44        
Core24: 60.43        Core25: 19.89        
Core26: 96.63        Core27: 60.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.17
Socket1: 62.16
DDR read Latency(ns)
Socket0: 223.41
Socket1: 171.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.01        Core1: 28.79        
Core2: 95.90        Core3: 63.71        
Core4: 132.81        Core5: 123.30        
Core6: 74.63        Core7: 41.53        
Core8: 33.04        Core9: 98.30        
Core10: 90.46        Core11: 126.30        
Core12: 128.42        Core13: 68.26        
Core14: 45.48        Core15: 30.47        
Core16: 50.37        Core17: 96.02        
Core18: 116.41        Core19: 135.74        
Core20: 79.33        Core21: 53.50        
Core22: 30.58        Core23: 54.80        
Core24: 113.74        Core25: 135.64        
Core26: 116.33        Core27: 62.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.97
Socket1: 87.98
DDR read Latency(ns)
Socket0: 218.48
Socket1: 218.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.21        Core1: 22.58        
Core2: 54.07        Core3: 61.61        
Core4: 134.03        Core5: 122.32        
Core6: 68.57        Core7: 37.65        
Core8: 29.98        Core9: 76.55        
Core10: 83.12        Core11: 123.49        
Core12: 129.96        Core13: 56.02        
Core14: 40.67        Core15: 22.86        
Core16: 54.38        Core17: 79.67        
Core18: 104.49        Core19: 53.64        
Core20: 71.28        Core21: 32.70        
Core22: 31.11        Core23: 36.23        
Core24: 97.34        Core25: 100.65        
Core26: 88.41        Core27: 57.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.22
Socket1: 69.16
DDR read Latency(ns)
Socket0: 223.83
Socket1: 181.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.00        Core1: 22.41        
Core2: 90.10        Core3: 62.01        
Core4: 131.27        Core5: 112.88        
Core6: 67.63        Core7: 32.94        
Core8: 30.71        Core9: 69.31        
Core10: 136.25        Core11: 121.67        
Core12: 128.21        Core13: 56.31        
Core14: 42.38        Core15: 21.60        
Core16: 54.56        Core17: 91.27        
Core18: 101.13        Core19: 18.11        
Core20: 70.61        Core21: 24.61        
Core22: 31.27        Core23: 31.65        
Core24: 101.77        Core25: 93.03        
Core26: 78.85        Core27: 53.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.06
Socket1: 60.22
DDR read Latency(ns)
Socket0: 218.66
Socket1: 165.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.47        Core1: 21.94        
Core2: 86.77        Core3: 51.40        
Core4: 131.28        Core5: 118.28        
Core6: 65.95        Core7: 32.13        
Core8: 31.44        Core9: 68.66        
Core10: 94.43        Core11: 123.53        
Core12: 128.44        Core13: 47.10        
Core14: 41.17        Core15: 21.36        
Core16: 54.01        Core17: 76.69        
Core18: 99.58        Core19: 18.97        
Core20: 68.48        Core21: 25.24        
Core22: 29.75        Core23: 31.79        
Core24: 82.21        Core25: 81.69        
Core26: 76.21        Core27: 55.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.17
Socket1: 58.97
DDR read Latency(ns)
Socket0: 222.90
Socket1: 164.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.64        Core1: 21.42        
Core2: 49.14        Core3: 61.53        
Core4: 134.04        Core5: 125.22        
Core6: 65.98        Core7: 33.58        
Core8: 31.61        Core9: 86.61        
Core10: 101.96        Core11: 124.59        
Core12: 131.25        Core13: 64.74        
Core14: 42.88        Core15: 20.55        
Core16: 56.06        Core17: 106.26        
Core18: 100.31        Core19: 19.07        
Core20: 66.10        Core21: 24.95        
Core22: 31.59        Core23: 31.76        
Core24: 88.54        Core25: 93.10        
Core26: 71.74        Core27: 56.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.27
Socket1: 62.14
DDR read Latency(ns)
Socket0: 226.19
Socket1: 162.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.86        Core1: 21.62        
Core2: 88.23        Core3: 66.87        
Core4: 134.27        Core5: 124.29        
Core6: 68.70        Core7: 32.98        
Core8: 30.37        Core9: 68.74        
Core10: 92.19        Core11: 124.71        
Core12: 131.05        Core13: 58.62        
Core14: 43.01        Core15: 19.99        
Core16: 55.82        Core17: 84.69        
Core18: 100.12        Core19: 18.80        
Core20: 71.12        Core21: 26.26        
Core22: 30.23        Core23: 31.94        
Core24: 89.63        Core25: 92.61        
Core26: 74.19        Core27: 49.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.46
Socket1: 61.80
DDR read Latency(ns)
Socket0: 225.41
Socket1: 162.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.20        Core1: 30.85        
Core2: 89.24        Core3: 71.56        
Core4: 133.19        Core5: 122.86        
Core6: 88.38        Core7: 23.92        
Core8: 34.37        Core9: 89.32        
Core10: 70.36        Core11: 123.13        
Core12: 128.60        Core13: 51.95        
Core14: 23.66        Core15: 16.51        
Core16: 53.99        Core17: 106.22        
Core18: 117.74        Core19: 117.28        
Core20: 76.35        Core21: 77.92        
Core22: 28.24        Core23: 46.52        
Core24: 69.87        Core25: 117.85        
Core26: 115.84        Core27: 65.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.89
Socket1: 81.56
DDR read Latency(ns)
Socket0: 222.28
Socket1: 204.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.46        Core1: 29.31        
Core2: 81.13        Core3: 71.09        
Core4: 131.48        Core5: 123.43        
Core6: 84.14        Core7: 25.01        
Core8: 34.46        Core9: 93.74        
Core10: 66.08        Core11: 123.36        
Core12: 127.18        Core13: 64.07        
Core14: 22.76        Core15: 16.74        
Core16: 46.40        Core17: 87.16        
Core18: 115.24        Core19: 117.15        
Core20: 69.91        Core21: 77.38        
Core22: 28.46        Core23: 46.06        
Core24: 73.48        Core25: 117.76        
Core26: 116.21        Core27: 77.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.30
Socket1: 81.79
DDR read Latency(ns)
Socket0: 226.18
Socket1: 208.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.80        Core1: 29.21        
Core2: 105.50        Core3: 67.11        
Core4: 131.72        Core5: 122.64        
Core6: 87.90        Core7: 24.78        
Core8: 35.65        Core9: 84.53        
Core10: 66.95        Core11: 123.14        
Core12: 127.24        Core13: 60.18        
Core14: 23.34        Core15: 16.45        
Core16: 57.51        Core17: 97.23        
Core18: 116.94        Core19: 116.70        
Core20: 73.84        Core21: 76.21        
Core22: 27.95        Core23: 42.97        
Core24: 68.91        Core25: 117.59        
Core26: 116.78        Core27: 74.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.10
Socket1: 81.50
DDR read Latency(ns)
Socket0: 225.28
Socket1: 207.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.75        Core1: 30.35        
Core2: 104.98        Core3: 66.01        
Core4: 132.03        Core5: 124.02        
Core6: 86.26        Core7: 25.49        
Core8: 36.41        Core9: 118.08        
Core10: 68.35        Core11: 123.96        
Core12: 127.68        Core13: 63.90        
Core14: 22.74        Core15: 16.97        
Core16: 53.64        Core17: 42.19        
Core18: 116.99        Core19: 117.46        
Core20: 74.71        Core21: 77.77        
Core22: 28.93        Core23: 44.98        
Core24: 68.91        Core25: 118.17        
Core26: 116.07        Core27: 64.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.16
Socket1: 82.36
DDR read Latency(ns)
Socket0: 226.32
Socket1: 208.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.46        Core1: 29.33        
Core2: 87.41        Core3: 70.78        
Core4: 131.17        Core5: 120.81        
Core6: 80.03        Core7: 24.68        
Core8: 36.12        Core9: 105.31        
Core10: 59.54        Core11: 121.94        
Core12: 126.99        Core13: 63.39        
Core14: 22.21        Core15: 17.35        
Core16: 57.07        Core17: 88.20        
Core18: 116.98        Core19: 117.67        
Core20: 70.13        Core21: 78.27        
Core22: 28.64        Core23: 47.14        
Core24: 71.31        Core25: 118.14        
Core26: 116.17        Core27: 70.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.84
Socket1: 81.58
DDR read Latency(ns)
Socket0: 223.48
Socket1: 208.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.12        Core1: 27.96        
Core2: 94.18        Core3: 68.89        
Core4: 131.27        Core5: 122.45        
Core6: 98.43        Core7: 25.67        
Core8: 36.86        Core9: 109.57        
Core10: 69.59        Core11: 123.48        
Core12: 127.04        Core13: 63.56        
Core14: 22.70        Core15: 16.88        
Core16: 50.54        Core17: 87.22        
Core18: 116.00        Core19: 117.11        
Core20: 70.91        Core21: 77.93        
Core22: 28.12        Core23: 43.08        
Core24: 57.53        Core25: 117.91        
Core26: 116.32        Core27: 62.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.12
Socket1: 81.66
DDR read Latency(ns)
Socket0: 224.51
Socket1: 207.52
