C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/uram_rd_back_v1_0_2
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap uram_rd_back_v1_0_2 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/uram_rd_back_v1_0_2
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work uram_rd_back_v1_0_2 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/uram_rd_back_v1_0_2/.cxl.verilog.uram_rd_back_v1_0_2.uram_rd_back_v1_0_2.nt64.cmf
