Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 10:40:41 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Hybrid_LHT_timing_summary_routed.rpt -pb Hybrid_LHT_timing_summary_routed.pb -rpx Hybrid_LHT_timing_summary_routed.rpx -warn_on_violation
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.578        0.000                      0                 2069        0.044        0.000                      0                 2069        3.625        0.000                       0                  1161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               3.578        0.000                      0                 2069        0.044        0.000                      0                 2069        3.625        0.000                       0                  1161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.065ns (24.199%)  route 3.336ns (75.801%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.139     2.780    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     2.877 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0/O
                         net (fo=3, routed)           0.322     3.199    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0_n_0
    SLICE_X84Y154        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.334 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__2/O
                         net (fo=1, routed)           0.258     3.592    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__2_n_0
    SLICE_X81Y154        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.645 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__2/O
                         net (fo=1, routed)           0.157     3.802    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__2_n_0
    SLICE_X80Y154        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.853 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1/O
                         net (fo=3, routed)           0.578     4.431    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[9]
    RAMB36_X2Y28         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X2Y28         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X2Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.164ns (26.864%)  route 3.169ns (73.136%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.148     2.789    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.912 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_155/O
                         net (fo=3, routed)           0.214     3.126    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_155_n_0
    SLICE_X84Y156        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.261 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__3/O
                         net (fo=1, routed)           0.194     3.455    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__3_n_0
    SLICE_X84Y156        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     3.543 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__3/O
                         net (fo=1, routed)           0.039     3.582    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__3_n_0
    SLICE_X84Y156        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.671 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1__2/O
                         net (fo=3, routed)           0.692     4.363    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[9]
    RAMB36_X2Y27         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X2Y27         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X2Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.120ns (25.860%)  route 3.211ns (74.140%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.139     2.780    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     2.877 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0/O
                         net (fo=3, routed)           0.363     3.240    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0_n_0
    SLICE_X84Y154        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.291 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__1/O
                         net (fo=1, routed)           0.123     3.414    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__1_n_0
    SLICE_X84Y156        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.566 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__1/O
                         net (fo=1, routed)           0.044     3.610    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__1_n_0
    SLICE_X84Y156        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     3.701 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1__1/O
                         net (fo=3, routed)           0.660     4.361    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[9]
    RAMB36_X3Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.083ns (24.851%)  route 3.275ns (75.149%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.192     2.833    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.955 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_139__0/O
                         net (fo=3, routed)           0.206     3.161    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_139__0_n_0
    SLICE_X85Y157        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.257 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_113__1/O
                         net (fo=1, routed)           0.093     3.350    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_113__1_n_0
    SLICE_X85Y157        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.449 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_49__1/O
                         net (fo=1, routed)           0.135     3.584    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_49__1_n_0
    SLICE_X84Y155        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.621 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2__1/O
                         net (fo=3, routed)           0.767     4.388    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[8]
    RAMB36_X3Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.048    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.155ns (25.011%)  route 3.463ns (74.989%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.139     2.780    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     2.877 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0/O
                         net (fo=3, routed)           0.322     3.199    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0_n_0
    SLICE_X84Y154        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.334 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__2/O
                         net (fo=1, routed)           0.258     3.592    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__2_n_0
    SLICE_X81Y154        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.645 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__2/O
                         net (fo=1, routed)           0.157     3.802    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__2_n_0
    SLICE_X80Y154        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.853 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1/O
                         net (fo=3, routed)           0.654     4.507    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/ram_reg_bram_0_0[9]
    SLICE_X69Y143        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     4.597 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay2_out1_i_1__4/O
                         net (fo=1, routed)           0.051     4.648    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/AND_out1
    SLICE_X69Y143        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/clk
    SLICE_X69Y143        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X69Y143        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.237ns (28.648%)  route 3.081ns (71.352%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.154     2.795    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.943 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_158/O
                         net (fo=3, routed)           0.241     3.184    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_158_n_0
    SLICE_X82Y160        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.334 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_121__3/O
                         net (fo=1, routed)           0.099     3.433    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_121__3_n_0
    SLICE_X82Y158        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.555 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_51__4/O
                         net (fo=1, routed)           0.138     3.693    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out[8]
    SLICE_X80Y157        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     3.781 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2__0/O
                         net (fo=3, routed)           0.567     4.348    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[8]
    RAMB36_X2Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X2Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.048    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.029ns (24.229%)  route 3.218ns (75.771%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     2.228 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[5]
                         net (fo=5, routed)           0.308     2.536    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[5]
    SLICE_X84Y162        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.627 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_164/O
                         net (fo=6, routed)           0.228     2.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_164_n_0
    SLICE_X83Y159        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.979 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_126__4/O
                         net (fo=1, routed)           0.164     3.143    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_126__4_n_0
    SLICE_X81Y157        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.291 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_55__4/O
                         net (fo=1, routed)           0.090     3.381    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out[6]
    SLICE_X81Y157        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.469 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_4__0/O
                         net (fo=3, routed)           0.808     4.277    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[6]
    RAMB36_X2Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X2Y29         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.035    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.436ns (31.679%)  route 3.097ns (68.321%))
  Logic Levels:           12  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.154     2.795    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.943 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_158/O
                         net (fo=3, routed)           0.241     3.184    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_158_n_0
    SLICE_X82Y160        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.334 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_121__3/O
                         net (fo=1, routed)           0.099     3.433    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_121__3_n_0
    SLICE_X82Y158        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.555 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_51__4/O
                         net (fo=1, routed)           0.138     3.693    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out[8]
    SLICE_X80Y157        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     3.781 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2__0/O
                         net (fo=3, routed)           0.393     4.174    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/ram_reg_bram_0_0[8]
    SLICE_X69Y149        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.323 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_i_3/O
                         net (fo=1, routed)           0.141     4.464    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_i_3_n_0
    SLICE_X69Y149        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.514 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_i_1/O
                         net (fo=1, routed)           0.049     4.563    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/AND_out1
    SLICE_X69Y149        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
    SLICE_X69Y149        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X69Y149        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.149ns (27.508%)  route 3.028ns (72.492%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.139     2.780    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     2.877 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0/O
                         net (fo=3, routed)           0.322     3.199    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0_n_0
    SLICE_X84Y154        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.321 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__0/O
                         net (fo=1, routed)           0.045     3.366    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__0_n_0
    SLICE_X84Y154        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.467 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__0/O
                         net (fo=1, routed)           0.092     3.559    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__0_n_0
    SLICE_X84Y154        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.659 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1__3/O
                         net (fo=3, routed)           0.548     4.207    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[9]
    RAMB36_X3Y30         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y30         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.065ns (23.646%)  route 3.439ns (76.354%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/clk
    SLICE_X84Y155        FDCE                                         r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  u_Hybrid_LHT_Kernel/Extract_Active_Votes_out1_1_reg[5][0]/Q
                         net (fo=138, routed)         0.933     1.039    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Extract_Active_Votes_out1_1_reg[5]_71[0]
    SLICE_X80Y169        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.090 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87/O
                         net (fo=3, routed)           0.284     1.374    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[1]_carry_i_87_n_0
    SLICE_X79Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.473 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47/O
                         net (fo=1, routed)           0.025     1.498    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_47_n_0
    SLICE_X79Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     1.567 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Add_out1[3]_carry_i_28/O
                         net (fo=1, routed)           0.353     1.920    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_3
    SLICE_X83Y165        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.019 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14/O
                         net (fo=1, routed)           0.025     2.044    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry_i_14_n_0
    SLICE_X83Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.187     2.231 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Add_out1[3]_carry/O[7]
                         net (fo=2, routed)           0.262     2.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Hough_Kernel_out1[3]_58[7]
    SLICE_X84Y162        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177/O
                         net (fo=4, routed)           0.139     2.780    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_177_n_0
    SLICE_X85Y161        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     2.877 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0/O
                         net (fo=3, routed)           0.322     3.199    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_137__0_n_0
    SLICE_X84Y154        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     3.334 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__2/O
                         net (fo=1, routed)           0.258     3.592    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_112__2_n_0
    SLICE_X81Y154        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.645 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__2/O
                         net (fo=1, routed)           0.157     3.802    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_47__2_n_0
    SLICE_X80Y154        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.853 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1/O
                         net (fo=3, routed)           0.681     4.534    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/ram_reg_bram_0_0[9]
    SLICE_X69Y143        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=1195, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/clk
    SLICE_X69Y143        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay_out1_reg[9]/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X69Y143        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/Delay_out1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X74Y158        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y158        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[6]/Q
                         net (fo=8, routed)           0.029     0.080    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter[6]
    SLICE_X74Y158        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.022     0.102 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter[7]_i_1/O
                         net (fo=1, routed)           0.008     0.110    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_next__0[7]
    SLICE_X74Y158        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X74Y158        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X74Y158        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance2/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance2/clk
    SLICE_X81Y173        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance2/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y173        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance2/Unit_Delay_Enabled_Synchronous_out1_reg[7]/Q
                         net (fo=1, routed)           0.061     0.113    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance2_n_2
    SLICE_X81Y173        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X81Y173        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[1][7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X81Y173        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance18/clk
    SLICE_X80Y164        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y164        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1_reg[0]/Q
                         net (fo=1, routed)           0.061     0.112    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance18_n_9
    SLICE_X80Y164        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X80Y164        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[17][0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X80Y164        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[17][0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X78Y156        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[0][5]/Q
                         net (fo=1, routed)           0.063     0.114    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[0]_2[5]
    SLICE_X78Y156        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X78Y156        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[1][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X78Y156        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch1_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X81Y162        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y162        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[0][4]/Q
                         net (fo=1, routed)           0.063     0.114    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[0]_13[4]
    SLICE_X81Y162        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X81Y162        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[1][4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X81Y162        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_2_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X78Y165        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y165        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0][4]/Q
                         net (fo=1, routed)           0.063     0.114    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[0]_19[4]
    SLICE_X78Y165        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X78Y165        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X78Y165        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/delayMatch_1_reg_4_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X86Y169        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[0]/Q
                         net (fo=1, routed)           0.063     0.114    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg[0]
    SLICE_X86Y169        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X86Y169        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X86Y169        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/delayMatch9_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance13/Unit_Delay_Enabled_Synchronous_out1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[12][9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance13/clk
    SLICE_X81Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance13/Unit_Delay_Enabled_Synchronous_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y171        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance13/Unit_Delay_Enabled_Synchronous_out1_reg[9]/Q
                         net (fo=1, routed)           0.064     0.115    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance13_n_0
    SLICE_X81Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/clk
    SLICE_X81Y171        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[12][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X81Y171        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[12][9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 delayMatch1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            delayMatch1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    clk
    SLICE_X78Y155        FDCE                                         r  delayMatch1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  delayMatch1_reg_reg[0]/Q
                         net (fo=1, routed)           0.065     0.116    delayMatch1_reg[0]
    SLICE_X78Y155        FDCE                                         r  delayMatch1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    clk
    SLICE_X78Y155        FDCE                                         r  delayMatch1_reg_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X78Y155        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    delayMatch1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X74Y159        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y159        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[0][14]/Q
                         net (fo=1, routed)           0.065     0.116    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[0]_1[14]
    SLICE_X74Y159        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1195, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X74Y159        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[1][14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X74Y159        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/delayMatch14_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y28  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X2Y27  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y30  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.333       6.978      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.333       6.978      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.333       6.978      RAMB36_X2Y28  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.333       6.978      RAMB36_X3Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y28  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y28  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y31  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y29  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y28  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X2Y28  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK



