-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2d is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of conv2d is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv2d_conv2d,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=912528,HLS_SYN_TPT=none,HLS_SYN_MEM=34,HLS_SYN_DSP=0,HLS_SYN_FF=9321,HLS_SYN_LUT=10228,HLS_VERSION=2025_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (46 downto 0) := "00000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (46 downto 0) := "00000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (46 downto 0) := "00000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (46 downto 0) := "00000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (46 downto 0) := "00000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (46 downto 0) := "00000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (46 downto 0) := "00001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (46 downto 0) := "00010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (46 downto 0) := "00100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (46 downto 0) := "01000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (46 downto 0) := "10000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_1A : STD_LOGIC_VECTOR (7 downto 0) := "00011010";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv63_2 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv63_3 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv63_4 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv63_5 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv63_6 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv63_7 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv63_8 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv64_60 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv13_120 : STD_LOGIC_VECTOR (12 downto 0) := "0000100100000";
    constant ap_const_lv64_1320 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001001100100000";
    constant ap_const_lv12_190 : STD_LOGIC_VECTOR (11 downto 0) := "000110010000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r : STD_LOGIC_VECTOR (63 downto 0);
    signal weights : STD_LOGIC_VECTOR (63 downto 0);
    signal bias : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal gmem1_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal gmem2_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_r_read_reg_817 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_read_reg_822 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_read_reg_828 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_r_read_reg_835 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln37_fu_365_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln37_reg_846 : STD_LOGIC_VECTOR (62 downto 0);
    signal phi_mul_load_reg_851 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal oc_2_reg_856 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem1_addr_reg_865 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_2_fu_460_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln41_2_reg_885 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln41_fu_474_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln41_reg_890 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal trunc_ln1_fu_479_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_895 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln46_fu_494_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_reg_900 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_1_fu_501_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_1_reg_905 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_2_fu_508_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_2_reg_910 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_3_fu_515_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_3_reg_915 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_4_fu_522_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_4_reg_920 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_5_fu_529_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_5_reg_925 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_6_fu_536_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_6_reg_930 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_7_fu_543_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln46_7_reg_935 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln85_fu_565_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln85_reg_940 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal phi_mul182_load_reg_945 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal oc_3_reg_950 : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem1_addr_9_reg_959 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln151_1_reg_979 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem2_addr_reg_984 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_fu_690_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln89_reg_991 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal trunc_ln7_reg_996 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal bitcast_ln89_fu_714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln89_reg_1001 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal trunc_ln3_reg_1006 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal sext_ln151_fu_734_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln151_reg_1011 : STD_LOGIC_VECTOR (62 downto 0);
    signal phi_mul199_load_reg_1016 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal gmem1_addr_10_reg_1024 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_fu_790_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_reg_1030 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal conv1_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv1_out_ce0 : STD_LOGIC;
    signal conv1_out_we0 : STD_LOGIC;
    signal conv1_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_out_ce1 : STD_LOGIC;
    signal conv1_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_out_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv1_out_1_ce0 : STD_LOGIC;
    signal conv1_out_1_we0 : STD_LOGIC;
    signal conv1_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_out_1_ce1 : STD_LOGIC;
    signal conv1_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pool1_out_ce0 : STD_LOGIC;
    signal pool1_out_we0 : STD_LOGIC;
    signal pool1_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_ce0 : STD_LOGIC;
    signal conv2_out_we0 : STD_LOGIC;
    signal conv2_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_out_ce1 : STD_LOGIC;
    signal conv2_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_out_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv2_out_1_ce0 : STD_LOGIC;
    signal conv2_out_1_we0 : STD_LOGIC;
    signal conv2_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_out_1_ce1 : STD_LOGIC;
    signal conv2_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool2_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pool2_out_ce0 : STD_LOGIC;
    signal pool2_out_we0 : STD_LOGIC;
    signal pool2_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal fc_in_ce0 : STD_LOGIC;
    signal fc_in_we0 : STD_LOGIC;
    signal fc_in_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_idle : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_ready : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_idle : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_ready : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_idle : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_ready : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_idle : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_ready : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_idle : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_ready : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_idle : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_ready : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0 : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out_ap_vld : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_ARVALID : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RREADY : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem1_0_AWREADY : STD_LOGIC;
    signal gmem1_0_WREADY : STD_LOGIC;
    signal gmem1_0_ARVALID : STD_LOGIC;
    signal gmem1_0_ARREADY : STD_LOGIC;
    signal gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_RVALID : STD_LOGIC;
    signal gmem1_0_RREADY : STD_LOGIC;
    signal gmem1_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_0_BVALID : STD_LOGIC;
    signal gmem2_0_AWVALID : STD_LOGIC;
    signal gmem2_0_AWREADY : STD_LOGIC;
    signal gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_WVALID : STD_LOGIC;
    signal gmem2_0_WREADY : STD_LOGIC;
    signal gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_ARREADY : STD_LOGIC;
    signal gmem2_0_RVALID : STD_LOGIC;
    signal gmem2_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem2_0_BVALID : STD_LOGIC;
    signal gmem2_0_BREADY : STD_LOGIC;
    signal grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln37_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln85_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal sext_ln41_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln89_fu_602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln151_1_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln153_fu_770_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln151_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_174 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln37_1_fu_385_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal oc_fu_178 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln37_fu_397_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul182_fu_214 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln85_2_fu_575_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal oc_1_fu_218 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln85_1_fu_587_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul199_fu_222 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln151_3_fu_743_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal o_fu_226 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln151_2_fu_755_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln_fu_355_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln37_fu_403_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln41_1_fu_407_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_fu_449_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl3_fu_442_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln41_1_fu_456_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln41_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_fu_469_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_fu_490_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln85_fu_550_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_555_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln85_fu_593_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln89_2_fu_597_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln151_1_fu_622_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln151_2_fu_637_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_7_fu_673_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_fu_666_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln89_fu_680_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln89_3_fu_684_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln89_1_fu_696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_1_fu_699_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln151_fu_719_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln151_fu_761_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln153_fu_765_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_1035_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_ce : STD_LOGIC;
    signal grp_fu_1039_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_ce : STD_LOGIC;
    signal grp_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1043_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1043_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1043_ce : STD_LOGIC;
    signal grp_fu_1043_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1047_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1047_ce : STD_LOGIC;
    signal grp_fu_1047_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1051_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_ce : STD_LOGIC;
    signal grp_fu_1051_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (46 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv1_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv1_out_ce0 : OUT STD_LOGIC;
        conv1_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_out_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv1_out_ce1 : OUT STD_LOGIC;
        conv1_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_out_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv1_out_1_ce0 : OUT STD_LOGIC;
        conv1_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_out_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv1_out_1_ce1 : OUT STD_LOGIC;
        conv1_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_out_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pool1_out_ce0 : OUT STD_LOGIC;
        pool1_out_we0 : OUT STD_LOGIC;
        pool1_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1043_p_ce : OUT STD_LOGIC;
        grp_fu_1047_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1047_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1047_p_ce : OUT STD_LOGIC;
        grp_fu_1051_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1051_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1051_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1051_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1051_p_ce : OUT STD_LOGIC );
    end component;


    component conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln43 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln46_1 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_2 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_3 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_4 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_5 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_6 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_7 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln46_8 : IN STD_LOGIC_VECTOR (62 downto 0);
        phi_mul : IN STD_LOGIC_VECTOR (7 downto 0);
        conv1_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv1_out_ce0 : OUT STD_LOGIC;
        conv1_out_we0 : OUT STD_LOGIC;
        conv1_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv1_out_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv1_out_1_ce0 : OUT STD_LOGIC;
        conv1_out_1_we0 : OUT STD_LOGIC;
        conv1_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_r : IN STD_LOGIC_VECTOR (63 downto 0);
        sum : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_ce : OUT STD_LOGIC;
        grp_fu_1039_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_ce : OUT STD_LOGIC;
        grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1043_p_ce : OUT STD_LOGIC );
    end component;


    component conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_out_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_out_ce0 : OUT STD_LOGIC;
        conv2_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_out_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_out_ce1 : OUT STD_LOGIC;
        conv2_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_out_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_out_1_ce0 : OUT STD_LOGIC;
        conv2_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_out_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_out_1_ce1 : OUT STD_LOGIC;
        conv2_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool2_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pool2_out_ce0 : OUT STD_LOGIC;
        pool2_out_we0 : OUT STD_LOGIC;
        pool2_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1043_p_ce : OUT STD_LOGIC;
        grp_fu_1047_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1047_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1047_p_ce : OUT STD_LOGIC;
        grp_fu_1051_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1051_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1051_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1051_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1051_p_ce : OUT STD_LOGIC );
    end component;


    component conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        phi_mul182 : IN STD_LOGIC_VECTOR (7 downto 0);
        pool1_out_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pool1_out_ce0 : OUT STD_LOGIC;
        pool1_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln86 : IN STD_LOGIC_VECTOR (61 downto 0);
        conv2_out_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_out_ce0 : OUT STD_LOGIC;
        conv2_out_we0 : OUT STD_LOGIC;
        conv2_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv2_out_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_out_1_ce0 : OUT STD_LOGIC;
        conv2_out_1_we0 : OUT STD_LOGIC;
        conv2_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_ce : OUT STD_LOGIC;
        grp_fu_1039_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_ce : OUT STD_LOGIC;
        grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1043_p_ce : OUT STD_LOGIC );
    end component;


    component conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pool2_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        pool2_out_ce0 : OUT STD_LOGIC;
        pool2_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc_in_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fc_in_ce0 : OUT STD_LOGIC;
        fc_in_we0 : OUT STD_LOGIC;
        fc_in_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_conv2d_Pipeline_VITIS_LOOP_155_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fc_in_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        fc_in_ce0 : OUT STD_LOGIC;
        fc_in_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln151 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln153 : IN STD_LOGIC_VECTOR (11 downto 0);
        sum_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_15_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1035_p_ce : OUT STD_LOGIC;
        grp_fu_1039_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1039_p_ce : OUT STD_LOGIC );
    end component;


    component conv2d_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv2d_conv1_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_pool1_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_conv2_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_pool2_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component conv2d_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component conv2d_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component conv2d_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    conv1_out_U : component conv2d_conv1_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2704,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv1_out_address0,
        ce0 => conv1_out_ce0,
        we0 => conv1_out_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_d0,
        q0 => conv1_out_q0,
        address1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address1,
        ce1 => conv1_out_ce1,
        q1 => conv1_out_q1);

    conv1_out_1_U : component conv2d_conv1_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2704,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv1_out_1_address0,
        ce0 => conv1_out_1_ce0,
        we0 => conv1_out_1_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_d0,
        q0 => conv1_out_1_q0,
        address1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address1,
        ce1 => conv1_out_1_ce1,
        q1 => conv1_out_1_q1);

    pool1_out_U : component conv2d_pool1_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1352,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool1_out_address0,
        ce0 => pool1_out_ce0,
        we0 => pool1_out_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_d0,
        q0 => pool1_out_q0);

    conv2_out_U : component conv2d_conv2_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1056,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2_out_address0,
        ce0 => conv2_out_ce0,
        we0 => conv2_out_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_d0,
        q0 => conv2_out_q0,
        address1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address1,
        ce1 => conv2_out_ce1,
        q1 => conv2_out_q1);

    conv2_out_1_U : component conv2d_conv2_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1056,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv2_out_1_address0,
        ce0 => conv2_out_1_ce0,
        we0 => conv2_out_1_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_d0,
        q0 => conv2_out_1_q0,
        address1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address1,
        ce1 => conv2_out_1_ce1,
        q1 => conv2_out_1_q1);

    pool2_out_U : component conv2d_pool2_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pool2_out_address0,
        ce0 => pool2_out_ce0,
        we0 => pool2_out_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_d0,
        q0 => pool2_out_q0);

    fc_in_U : component conv2d_pool2_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fc_in_address0,
        ce0 => fc_in_ce0,
        we0 => fc_in_we0,
        d0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_d0,
        q0 => fc_in_q0);

    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286 : component conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start,
        ap_done => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done,
        ap_idle => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_idle,
        ap_ready => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_ready,
        conv1_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0,
        conv1_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0,
        conv1_out_q0 => conv1_out_q0,
        conv1_out_address1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address1,
        conv1_out_ce1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1,
        conv1_out_q1 => conv1_out_q1,
        conv1_out_1_address0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0,
        conv1_out_1_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0,
        conv1_out_1_q0 => conv1_out_1_q0,
        conv1_out_1_address1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address1,
        conv1_out_1_ce1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1,
        conv1_out_1_q1 => conv1_out_1_q1,
        pool1_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0,
        pool1_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0,
        pool1_out_we0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0,
        pool1_out_d0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_d0,
        grp_fu_1043_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0,
        grp_fu_1043_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0 => grp_fu_1043_p2,
        grp_fu_1043_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce,
        grp_fu_1047_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0,
        grp_fu_1047_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1,
        grp_fu_1047_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode,
        grp_fu_1047_p_dout0 => grp_fu_1047_p2,
        grp_fu_1047_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce,
        grp_fu_1051_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0,
        grp_fu_1051_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1,
        grp_fu_1051_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode,
        grp_fu_1051_p_dout0 => grp_fu_1051_p2,
        grp_fu_1051_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce);

    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293 : component conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start,
        ap_done => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done,
        ap_idle => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_idle,
        ap_ready => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_ready,
        m_axi_gmem1_0_AWVALID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem1_0_AWADDR => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => ap_const_logic_0,
        m_axi_gmem1_0_WDATA => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => ap_const_logic_0,
        m_axi_gmem1_0_BREADY => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        m_axi_gmem0_0_AWVALID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln43 => trunc_ln1_reg_895,
        sext_ln46_1 => add_ln46_reg_900,
        sext_ln46_2 => add_ln46_1_reg_905,
        sext_ln46_3 => add_ln46_2_reg_910,
        sext_ln46_4 => add_ln46_3_reg_915,
        sext_ln46_5 => add_ln46_4_reg_920,
        sext_ln46_6 => add_ln46_5_reg_925,
        sext_ln46_7 => add_ln46_6_reg_930,
        sext_ln46_8 => add_ln46_7_reg_935,
        phi_mul => phi_mul_load_reg_851,
        conv1_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0,
        conv1_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0,
        conv1_out_we0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0,
        conv1_out_d0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_d0,
        conv1_out_1_address0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0,
        conv1_out_1_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0,
        conv1_out_1_we0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0,
        conv1_out_1_d0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_d0,
        input_r => input_r_read_reg_835,
        sum => bitcast_ln41_reg_890,
        grp_fu_1035_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0,
        grp_fu_1035_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0 => grp_fu_1035_p2,
        grp_fu_1035_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce,
        grp_fu_1039_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0,
        grp_fu_1039_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1,
        grp_fu_1039_p_dout0 => grp_fu_1039_p2,
        grp_fu_1039_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce,
        grp_fu_1043_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0,
        grp_fu_1043_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0 => grp_fu_1043_p2,
        grp_fu_1043_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce);

    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315 : component conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start,
        ap_done => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done,
        ap_idle => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_idle,
        ap_ready => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_ready,
        conv2_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0,
        conv2_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0,
        conv2_out_q0 => conv2_out_q0,
        conv2_out_address1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address1,
        conv2_out_ce1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1,
        conv2_out_q1 => conv2_out_q1,
        conv2_out_1_address0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0,
        conv2_out_1_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0,
        conv2_out_1_q0 => conv2_out_1_q0,
        conv2_out_1_address1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address1,
        conv2_out_1_ce1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1,
        conv2_out_1_q1 => conv2_out_1_q1,
        pool2_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0,
        pool2_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0,
        pool2_out_we0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0,
        pool2_out_d0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_d0,
        grp_fu_1043_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0,
        grp_fu_1043_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0 => grp_fu_1043_p2,
        grp_fu_1043_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce,
        grp_fu_1047_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0,
        grp_fu_1047_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1,
        grp_fu_1047_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode,
        grp_fu_1047_p_dout0 => grp_fu_1047_p2,
        grp_fu_1047_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce,
        grp_fu_1051_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0,
        grp_fu_1051_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1,
        grp_fu_1051_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode,
        grp_fu_1051_p_dout0 => grp_fu_1051_p2,
        grp_fu_1051_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce);

    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322 : component conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start,
        ap_done => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done,
        ap_idle => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_idle,
        ap_ready => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_ready,
        sum_11 => bitcast_ln89_reg_1001,
        m_axi_gmem1_0_AWVALID => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem1_0_AWADDR => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => ap_const_logic_0,
        m_axi_gmem1_0_WDATA => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => ap_const_logic_0,
        m_axi_gmem1_0_BREADY => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        phi_mul182 => phi_mul182_load_reg_945,
        pool1_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0,
        pool1_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0,
        pool1_out_q0 => pool1_out_q0,
        sext_ln86 => trunc_ln7_reg_996,
        conv2_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0,
        conv2_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0,
        conv2_out_we0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0,
        conv2_out_d0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_d0,
        conv2_out_1_address0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0,
        conv2_out_1_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0,
        conv2_out_1_we0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0,
        conv2_out_1_d0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_d0,
        grp_fu_1035_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0,
        grp_fu_1035_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0 => grp_fu_1035_p2,
        grp_fu_1035_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce,
        grp_fu_1039_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0,
        grp_fu_1039_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1,
        grp_fu_1039_p_dout0 => grp_fu_1039_p2,
        grp_fu_1039_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce,
        grp_fu_1043_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0,
        grp_fu_1043_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0 => grp_fu_1043_p2,
        grp_fu_1043_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce);

    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334 : component conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start,
        ap_done => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done,
        ap_idle => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_idle,
        ap_ready => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_ready,
        pool2_out_address0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0,
        pool2_out_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0,
        pool2_out_q0 => pool2_out_q0,
        fc_in_address0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0,
        fc_in_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0,
        fc_in_we0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0,
        fc_in_d0 => grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_d0);

    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340 : component conv2d_conv2d_Pipeline_VITIS_LOOP_155_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start,
        ap_done => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done,
        ap_idle => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_idle,
        ap_ready => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_ready,
        sum_19 => sum_reg_1030,
        m_axi_gmem1_0_AWVALID => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem1_0_AWADDR => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => ap_const_logic_0,
        m_axi_gmem1_0_WDATA => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => ap_const_logic_0,
        m_axi_gmem1_0_BREADY => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        fc_in_address0 => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0,
        fc_in_ce0 => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0,
        fc_in_q0 => fc_in_q0,
        sext_ln151 => trunc_ln3_reg_1006,
        zext_ln153 => phi_mul199_load_reg_1016,
        sum_15_out => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out,
        sum_15_out_ap_vld => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out_ap_vld,
        grp_fu_1035_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0,
        grp_fu_1035_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0 => grp_fu_1035_p2,
        grp_fu_1035_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce,
        grp_fu_1039_p_din0 => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0,
        grp_fu_1039_p_din1 => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1,
        grp_fu_1039_p_dout0 => grp_fu_1039_p2,
        grp_fu_1039_p_ce => grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce);

    control_s_axi_U : component conv2d_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r => input_r,
        weights => weights,
        bias => bias,
        output_r => output_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component conv2d_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARADDR,
        I_CH0_ARLEN => grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component conv2d_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem1_0_ARVALID,
        I_CH0_ARREADY => gmem1_0_ARREADY,
        I_CH0_ARADDR => gmem1_0_ARADDR,
        I_CH0_ARLEN => gmem1_0_ARLEN,
        I_CH0_RVALID => gmem1_0_RVALID,
        I_CH0_RREADY => gmem1_0_RREADY,
        I_CH0_RDATA => gmem1_0_RDATA,
        I_CH0_RFIFONUM => gmem1_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem1_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem1_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => gmem1_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem2_m_axi_U : component conv2d_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem2_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem2_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem2_0_RDATA,
        I_CH0_RFIFONUM => gmem2_0_RFIFONUM,
        I_CH0_AWVALID => gmem2_0_AWVALID,
        I_CH0_AWREADY => gmem2_0_AWREADY,
        I_CH0_AWADDR => gmem2_addr_reg_984,
        I_CH0_AWLEN => gmem2_0_AWLEN,
        I_CH0_WVALID => gmem2_0_WVALID,
        I_CH0_WREADY => gmem2_0_WREADY,
        I_CH0_WDATA => gmem2_0_WDATA,
        I_CH0_WSTRB => ap_const_lv4_F,
        I_CH0_BVALID => gmem2_0_BVALID,
        I_CH0_BREADY => gmem2_0_BREADY);

    fadd_32ns_32ns_32_5_full_dsp_1_U67 : component conv2d_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1035_p0,
        din1 => grp_fu_1035_p1,
        ce => grp_fu_1035_ce,
        dout => grp_fu_1035_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U68 : component conv2d_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1039_p0,
        din1 => grp_fu_1039_p1,
        ce => grp_fu_1039_ce,
        dout => grp_fu_1039_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U69 : component conv2d_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1043_p0,
        din1 => grp_fu_1043_p1,
        ce => grp_fu_1043_ce,
        opcode => grp_fu_1043_opcode,
        dout => grp_fu_1043_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U70 : component conv2d_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1047_p0,
        din1 => grp_fu_1047_p1,
        ce => grp_fu_1047_ce,
        opcode => grp_fu_1047_opcode,
        dout => grp_fu_1047_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U71 : component conv2d_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1051_p0,
        din1 => grp_fu_1051_p1,
        ce => grp_fu_1051_ce,
        opcode => grp_fu_1051_opcode,
        dout => grp_fu_1051_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln85_fu_581_p2 = ap_const_lv1_1))) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln37_fu_391_p2 = ap_const_lv1_1))) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    o_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln85_fu_581_p2 = ap_const_lv1_1))) then 
                o_fu_226 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln151_fu_749_p2 = ap_const_lv1_0))) then 
                o_fu_226 <= add_ln151_2_fu_755_p2;
            end if; 
        end if;
    end process;

    oc_1_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln37_fu_391_p2 = ap_const_lv1_1))) then 
                oc_1_fu_218 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln85_fu_581_p2 = ap_const_lv1_0))) then 
                oc_1_fu_218 <= add_ln85_1_fu_587_p2;
            end if; 
        end if;
    end process;

    oc_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                oc_fu_178 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln37_fu_391_p2 = ap_const_lv1_0))) then 
                oc_fu_178 <= add_ln37_fu_397_p2;
            end if; 
        end if;
    end process;

    phi_mul182_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln37_fu_391_p2 = ap_const_lv1_1))) then 
                phi_mul182_fu_214 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln85_fu_581_p2 = ap_const_lv1_0))) then 
                phi_mul182_fu_214 <= add_ln85_2_fu_575_p2;
            end if; 
        end if;
    end process;

    phi_mul199_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln85_fu_581_p2 = ap_const_lv1_1))) then 
                phi_mul199_fu_222 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln151_fu_749_p2 = ap_const_lv1_0))) then 
                phi_mul199_fu_222 <= add_ln151_3_fu_743_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_174 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln37_fu_391_p2 = ap_const_lv1_0))) then 
                phi_mul_fu_174 <= add_ln37_1_fu_385_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                    add_ln41_2_reg_885(8 downto 2) <= add_ln41_2_fu_460_p2(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln46_1_reg_905 <= add_ln46_1_fu_501_p2;
                add_ln46_2_reg_910 <= add_ln46_2_fu_508_p2;
                add_ln46_3_reg_915 <= add_ln46_3_fu_515_p2;
                add_ln46_4_reg_920 <= add_ln46_4_fu_522_p2;
                add_ln46_5_reg_925 <= add_ln46_5_fu_529_p2;
                add_ln46_6_reg_930 <= add_ln46_6_fu_536_p2;
                add_ln46_7_reg_935 <= add_ln46_7_fu_543_p2;
                add_ln46_reg_900 <= add_ln46_fu_494_p2;
                bitcast_ln41_reg_890 <= bitcast_ln41_fu_474_p1;
                trunc_ln1_reg_895 <= add_ln41_fu_469_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                    add_ln89_reg_991(12 downto 5) <= add_ln89_fu_690_p2(12 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bias_read_reg_822 <= bias;
                input_r_read_reg_835 <= input_r;
                output_r_read_reg_817 <= output_r;
                sext_ln37_reg_846 <= sext_ln37_fu_365_p1;
                weights_read_reg_828 <= weights;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                bitcast_ln89_reg_1001 <= bitcast_ln89_fu_714_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                gmem1_addr_10_reg_1024 <= sext_ln153_fu_770_p1;
                phi_mul199_load_reg_1016 <= phi_mul199_fu_222;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                gmem1_addr_9_reg_959 <= sext_ln89_fu_602_p1;
                gmem2_addr_reg_984 <= sext_ln151_1_fu_646_p1;
                oc_3_reg_950 <= oc_1_fu_218;
                phi_mul182_load_reg_945 <= phi_mul182_fu_214;
                trunc_ln151_1_reg_979 <= add_ln151_1_fu_622_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                gmem1_addr_reg_865 <= sext_ln41_fu_412_p1;
                oc_2_reg_856 <= oc_fu_178;
                phi_mul_load_reg_851 <= phi_mul_fu_174;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state11))) then
                reg_351 <= gmem1_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                sext_ln151_reg_1011 <= sext_ln151_fu_734_p1;
                trunc_ln3_reg_1006 <= add_ln151_fu_719_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                sext_ln85_reg_940 <= sext_ln85_fu_565_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                sum_reg_1030 <= sum_fu_790_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                trunc_ln7_reg_996 <= add_ln89_1_fu_699_p2(63 downto 2);
            end if;
        end if;
    end process;
    add_ln41_2_reg_885(1 downto 0) <= "00";
    add_ln89_reg_991(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state31, ap_CS_fsm_state39, ap_CS_fsm_state27, ap_CS_fsm_state42, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state29, ap_CS_fsm_state30, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done, grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done, gmem1_0_ARREADY, gmem1_0_RVALID, gmem2_0_AWREADY, gmem2_0_WREADY, gmem2_0_BVALID, icmp_ln37_fu_391_p2, ap_CS_fsm_state13, icmp_ln85_fu_581_p2, ap_CS_fsm_state26, ap_CS_fsm_state41, icmp_ln151_fu_749_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln37_fu_391_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (gmem1_0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (gmem1_0_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln85_fu_581_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (gmem1_0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (gmem1_0_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if ((not(((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done = ap_const_logic_0) or (gmem2_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln151_fu_749_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem1_0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (gmem1_0_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (gmem2_0_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln151_1_fu_622_p2 <= std_logic_vector(unsigned(bias_read_reg_822) + unsigned(ap_const_lv64_60));
    add_ln151_2_fu_755_p2 <= std_logic_vector(unsigned(o_fu_226) + unsigned(ap_const_lv4_1));
    add_ln151_3_fu_743_p2 <= std_logic_vector(unsigned(phi_mul199_fu_222) + unsigned(ap_const_lv12_190));
    add_ln151_fu_719_p2 <= std_logic_vector(unsigned(weights_read_reg_828) + unsigned(ap_const_lv64_1320));
    add_ln153_fu_765_p2 <= std_logic_vector(unsigned(zext_ln151_fu_761_p1) + unsigned(sext_ln151_reg_1011));
    add_ln37_1_fu_385_p2 <= std_logic_vector(unsigned(phi_mul_fu_174) + unsigned(ap_const_lv8_1A));
    add_ln37_fu_397_p2 <= std_logic_vector(unsigned(oc_fu_178) + unsigned(ap_const_lv4_1));
    add_ln41_1_fu_407_p2 <= std_logic_vector(unsigned(zext_ln37_fu_403_p1) + unsigned(sext_ln37_reg_846));
    add_ln41_2_fu_460_p2 <= std_logic_vector(unsigned(p_shl3_fu_442_p3) + unsigned(zext_ln41_1_fu_456_p1));
    add_ln41_fu_469_p2 <= std_logic_vector(unsigned(zext_ln41_fu_466_p1) + unsigned(weights_read_reg_828));
    add_ln46_1_fu_501_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_2));
    add_ln46_2_fu_508_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_3));
    add_ln46_3_fu_515_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_4));
    add_ln46_4_fu_522_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_5));
    add_ln46_5_fu_529_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_6));
    add_ln46_6_fu_536_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_7));
    add_ln46_7_fu_543_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_8));
    add_ln46_fu_494_p2 <= std_logic_vector(signed(sext_ln46_fu_490_p1) + signed(ap_const_lv63_1));
    add_ln85_1_fu_587_p2 <= std_logic_vector(unsigned(oc_1_fu_218) + unsigned(ap_const_lv5_1));
    add_ln85_2_fu_575_p2 <= std_logic_vector(unsigned(phi_mul182_fu_214) + unsigned(ap_const_lv8_B));
    add_ln85_fu_550_p2 <= std_logic_vector(unsigned(bias_read_reg_822) + unsigned(ap_const_lv64_20));
    add_ln89_1_fu_699_p2 <= std_logic_vector(unsigned(zext_ln89_1_fu_696_p1) + unsigned(weights_read_reg_828));
    add_ln89_2_fu_597_p2 <= std_logic_vector(unsigned(zext_ln85_fu_593_p1) + unsigned(sext_ln85_reg_940));
    add_ln89_3_fu_684_p2 <= std_logic_vector(unsigned(p_shl_fu_666_p3) + unsigned(zext_ln89_fu_680_p1));
    add_ln89_fu_690_p2 <= std_logic_vector(unsigned(add_ln89_3_fu_684_p2) + unsigned(ap_const_lv13_120));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(gmem1_0_RVALID)
    begin
        if ((gmem1_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done)
    begin
        if ((grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done)
    begin
        if ((grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(gmem1_0_ARREADY)
    begin
        if ((gmem1_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(gmem1_0_RVALID)
    begin
        if ((gmem1_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done)
    begin
        if ((grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state27_blk_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done, gmem2_0_AWREADY)
    begin
        if (((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done = ap_const_logic_0) or (gmem2_0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done)
    begin
        if ((grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(gmem1_0_ARREADY)
    begin
        if ((gmem1_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(gmem1_0_RVALID)
    begin
        if ((gmem1_0_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(gmem1_0_ARREADY)
    begin
        if ((gmem1_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done)
    begin
        if ((grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state42_blk_assign_proc : process(gmem2_0_WREADY)
    begin
        if ((gmem2_0_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(gmem2_0_BVALID)
    begin
        if ((gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state47, gmem2_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (gmem2_0_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state47, gmem2_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (gmem2_0_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln41_fu_474_p1 <= reg_351;
    bitcast_ln89_fu_714_p1 <= reg_351;

    conv1_out_1_address0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv1_out_1_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv1_out_1_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_address0;
        else 
            conv1_out_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv1_out_1_ce0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv1_out_1_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv1_out_1_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce0;
        else 
            conv1_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_1_ce1_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv1_out_1_ce1 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_1_ce1;
        else 
            conv1_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_1_we0_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv1_out_1_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_1_we0;
        else 
            conv1_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_address0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv1_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv1_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_address0;
        else 
            conv1_out_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv1_out_ce0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv1_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv1_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce0;
        else 
            conv1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_ce1_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv1_out_ce1 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_conv1_out_ce1;
        else 
            conv1_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_out_we0_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv1_out_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_conv1_out_we0;
        else 
            conv1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_1_address0_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv2_out_1_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv2_out_1_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_address0;
        else 
            conv2_out_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv2_out_1_ce0_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv2_out_1_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv2_out_1_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce0;
        else 
            conv2_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_1_ce1_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv2_out_1_ce1 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_1_ce1;
        else 
            conv2_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_1_we0_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv2_out_1_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_1_we0;
        else 
            conv2_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_address0_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv2_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv2_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_address0;
        else 
            conv2_out_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv2_out_ce0_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv2_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv2_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce0;
        else 
            conv2_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_ce1_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv2_out_ce1 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_conv2_out_ce1;
        else 
            conv2_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_out_we0_assign_proc : process(grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv2_out_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_conv2_out_we0;
        else 
            conv2_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_in_address0_assign_proc : process(ap_CS_fsm_state29, grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            fc_in_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            fc_in_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_address0;
        else 
            fc_in_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    fc_in_ce0_assign_proc : process(ap_CS_fsm_state29, grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            fc_in_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_fc_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            fc_in_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_ce0;
        else 
            fc_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_in_we0_assign_proc : process(ap_CS_fsm_state29, grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            fc_in_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_fc_in_we0;
        else 
            fc_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_ARVALID_assign_proc : process(ap_CS_fsm_state12, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_ARVALID <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_ARVALID;
        else 
            gmem0_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_RREADY_assign_proc : process(ap_CS_fsm_state12, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_RREADY <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem0_0_RREADY;
        else 
            gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state31, gmem1_addr_reg_865, ap_CS_fsm_state12, gmem1_addr_9_reg_959, ap_CS_fsm_state25, gmem1_addr_10_reg_1024, ap_CS_fsm_state40, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR, gmem1_0_ARREADY, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem1_0_ARREADY = ap_const_logic_1))) then 
            gmem1_0_ARADDR <= gmem1_addr_10_reg_1024;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (gmem1_0_ARREADY = ap_const_logic_1))) then 
            gmem1_0_ARADDR <= gmem1_addr_9_reg_959;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (gmem1_0_ARREADY = ap_const_logic_1))) then 
            gmem1_0_ARADDR <= gmem1_addr_reg_865;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem1_0_ARADDR <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem1_0_ARADDR <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem1_0_ARADDR <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARADDR;
        else 
            gmem1_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_ARLEN_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state31, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state40, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN, gmem1_0_ARREADY, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem1_0_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (gmem1_0_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (gmem1_0_ARREADY = ap_const_logic_1)))) then 
            gmem1_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem1_0_ARLEN <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem1_0_ARLEN <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem1_0_ARLEN <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARLEN;
        else 
            gmem1_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_0_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state31, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state40, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID, gmem1_0_ARREADY, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem1_0_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (gmem1_0_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (gmem1_0_ARREADY = ap_const_logic_1)))) then 
            gmem1_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem1_0_ARVALID <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem1_0_ARVALID <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem1_0_ARVALID <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_ARVALID;
        else 
            gmem1_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_RREADY_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state24, ap_CS_fsm_state39, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state40, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY, gmem1_0_RVALID, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state39) and (gmem1_0_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (gmem1_0_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (gmem1_0_RVALID = ap_const_logic_1)))) then 
            gmem1_0_RREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem1_0_RREADY <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_m_axi_gmem1_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem1_0_RREADY <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_m_axi_gmem1_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem1_0_RREADY <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_m_axi_gmem1_0_RREADY;
        else 
            gmem1_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_R_assign_proc : process(m_axi_gmem1_RVALID, ap_CS_fsm_state11, ap_CS_fsm_state24, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            gmem1_blk_n_R <= m_axi_gmem1_RVALID;
        else 
            gmem1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    gmem2_0_AWLEN <= ap_const_lv64_A(32 - 1 downto 0);

    gmem2_0_AWVALID_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done, gmem2_0_AWREADY)
    begin
        if ((not(((grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_done = ap_const_logic_0) or (gmem2_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem2_0_AWVALID <= ap_const_logic_1;
        else 
            gmem2_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_BREADY_assign_proc : process(ap_CS_fsm_state47, gmem2_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (gmem2_0_BVALID = ap_const_logic_1))) then 
            gmem2_0_BREADY <= ap_const_logic_1;
        else 
            gmem2_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem2_0_WDATA <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_sum_15_out;

    gmem2_0_WVALID_assign_proc : process(ap_CS_fsm_state42, gmem2_0_WREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) and (gmem2_0_WREADY = ap_const_logic_1))) then 
            gmem2_0_WVALID <= ap_const_logic_1;
        else 
            gmem2_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_W_assign_proc : process(m_axi_gmem2_WREADY, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            gmem2_blk_n_W <= m_axi_gmem2_WREADY;
        else 
            gmem2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_ap_start_reg;
    grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start <= grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_ap_start_reg;
    grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_ap_start_reg;
    grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_ap_start_reg;
    grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_ap_start_reg;
    grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_ap_start_reg;

    grp_fu_1035_ce_assign_proc : process(ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1035_ce <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1035_ce <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1035_ce <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_ce;
        else 
            grp_fu_1035_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1035_p0_assign_proc : process(ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1035_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1035_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1035_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din0;
        else 
            grp_fu_1035_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1035_p1_assign_proc : process(ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1035_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1035_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1035_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1035_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1035_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1035_p_din1;
        else 
            grp_fu_1035_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1039_ce_assign_proc : process(ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1039_ce <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1039_ce <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1039_ce <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_ce;
        else 
            grp_fu_1039_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1039_p0_assign_proc : process(ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1039_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1039_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1039_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din0;
        else 
            grp_fu_1039_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1039_p1_assign_proc : process(ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1, ap_CS_fsm_state13, ap_CS_fsm_state26, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1039_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340_grp_fu_1039_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1039_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1039_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1039_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1039_p_din1;
        else 
            grp_fu_1039_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1043_ce_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce, ap_CS_fsm_state13, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1043_ce <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1043_ce <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1043_ce <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1043_ce <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_ce;
        else 
            grp_fu_1043_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1043_opcode_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode, ap_CS_fsm_state13, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1043_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1043_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1043_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1043_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_opcode;
        else 
            grp_fu_1043_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1043_p0_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0, ap_CS_fsm_state13, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1043_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1043_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1043_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1043_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din0;
        else 
            grp_fu_1043_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1043_p1_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, ap_CS_fsm_state25, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1, ap_CS_fsm_state13, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            grp_fu_1043_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_grp_fu_1043_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1043_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1043_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1043_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293_grp_fu_1043_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1043_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1043_p_din1;
        else 
            grp_fu_1043_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1047_ce_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1047_ce <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1047_ce <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_ce;
        else 
            grp_fu_1047_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1047_opcode_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1047_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1047_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_opcode;
        else 
            grp_fu_1047_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1047_p0_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1047_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1047_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din0;
        else 
            grp_fu_1047_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1047_p1_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1047_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1047_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1047_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1047_p_din1;
        else 
            grp_fu_1047_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1051_ce_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1051_ce <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1051_ce <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_ce;
        else 
            grp_fu_1051_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1051_opcode_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1051_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1051_opcode <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_opcode;
        else 
            grp_fu_1051_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1051_p0_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1051_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1051_p0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din0;
        else 
            grp_fu_1051_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1051_p1_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1051_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_grp_fu_1051_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1051_p1 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_grp_fu_1051_p_din1;
        else 
            grp_fu_1051_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln151_fu_749_p2 <= "1" when (o_fu_226 = ap_const_lv4_A) else "0";
    icmp_ln37_fu_391_p2 <= "1" when (oc_fu_178 = ap_const_lv4_8) else "0";
    icmp_ln85_fu_581_p2 <= "1" when (oc_1_fu_218 = ap_const_lv5_10) else "0";
    p_shl3_fu_442_p3 <= (oc_2_reg_856 & ap_const_lv5_0);
    p_shl_fu_666_p3 <= (oc_3_reg_950 & ap_const_lv8_0);

    pool1_out_address0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            pool1_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pool1_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_address0;
        else 
            pool1_out_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pool1_out_ce0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0, grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            pool1_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322_pool1_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pool1_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_ce0;
        else 
            pool1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_out_we0_assign_proc : process(ap_CS_fsm_state14, grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pool1_out_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286_pool1_out_we0;
        else 
            pool1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool2_out_address0_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state29, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0, grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            pool2_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pool2_out_address0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_address0;
        else 
            pool2_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    pool2_out_ce0_assign_proc : process(ap_CS_fsm_state27, ap_CS_fsm_state29, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0, grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            pool2_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334_pool2_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pool2_out_ce0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_ce0;
        else 
            pool2_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool2_out_we0_assign_proc : process(ap_CS_fsm_state27, grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pool2_out_we0 <= grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315_pool2_out_we0;
        else 
            pool2_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln151_1_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln151_2_fu_637_p4),64));

        sext_ln151_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln151_1_reg_979),63));

        sext_ln153_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln153_fu_765_p2),64));

        sext_ln37_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_355_p4),63));

        sext_ln41_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_1_fu_407_p2),64));

        sext_ln46_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_479_p4),63));

        sext_ln85_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_555_p4),63));

        sext_ln89_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln89_2_fu_597_p2),64));

    sum_fu_790_p1 <= reg_351;
    tmp_7_fu_673_p3 <= (oc_3_reg_950 & ap_const_lv5_0);
    tmp_fu_449_p3 <= (oc_2_reg_856 & ap_const_lv2_0);
    trunc_ln151_2_fu_637_p4 <= output_r_read_reg_817(63 downto 2);
    trunc_ln1_fu_479_p4 <= add_ln41_fu_469_p2(63 downto 2);
    trunc_ln2_fu_555_p4 <= add_ln85_fu_550_p2(63 downto 2);
    trunc_ln_fu_355_p4 <= bias(63 downto 2);
    zext_ln151_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(o_fu_226),63));
    zext_ln37_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(oc_fu_178),63));
    zext_ln41_1_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_449_p3),9));
    zext_ln41_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln41_2_reg_885),64));
    zext_ln85_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(oc_1_fu_218),63));
    zext_ln89_1_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_reg_991),64));
    zext_ln89_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_673_p3),13));
end behav;
