// Seed: 3101442108
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    input logic id_4,
    output logic id_5,
    input supply0 id_6,
    input logic id_7,
    output tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    output uwire id_11,
    input supply1 id_12,
    output tri id_13
);
  genvar id_15;
  nand primCall (id_5, id_3, id_4, id_12, id_16, id_6, id_7, id_15);
  id_16 :
  assert property (@(posedge -1) 1'd0);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  always id_11 = -1;
  assign id_10 = 1;
  wire id_17;
  assign id_5 = id_7;
  always if (id_6) id_5 <= 1'd0 < id_12;
  wire id_18;
  wire id_19;
endmodule
