Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Mar 18 21:50:25 2022
| Host         : DESKTOP-BN0IERJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.703        0.000                      0                  237        0.122        0.000                      0                  237        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.703        0.000                      0                  237        0.122        0.000                      0                  237        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.555ns (33.853%)  route 3.038ns (66.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.811     9.764    VGA/p_0_in
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.875    VGA/CLK
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.632    14.467    VGA/vga_red_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.555ns (33.853%)  route 3.038ns (66.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.811     9.764    VGA/p_0_in
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.875    VGA/CLK
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[0]_lopt_replica_2/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.632    14.467    VGA/vga_red_reg_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.555ns (33.853%)  route 3.038ns (66.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.811     9.764    VGA/p_0_in
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.875    VGA/CLK
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.632    14.467    VGA/vga_red_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.555ns (33.853%)  route 3.038ns (66.147%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.811     9.764    VGA/p_0_in
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.875    VGA/CLK
    SLICE_X0Y60          FDRE                                         r  VGA/vga_red_reg_reg[1]_lopt_replica_2/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.632    14.467    VGA/vga_red_reg_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.555ns (34.980%)  route 2.890ns (65.020%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.663     9.616    VGA/p_0_in
    SLICE_X0Y64          FDRE                                         r  VGA/vga_red_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.501    14.872    VGA/CLK
    SLICE_X0Y64          FDRE                                         r  VGA/vga_red_reg_reg[0]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.632    14.464    VGA/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.555ns (34.980%)  route 2.890ns (65.020%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.663     9.616    VGA/p_0_in
    SLICE_X0Y64          FDRE                                         r  VGA/vga_red_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.501    14.872    VGA/CLK
    SLICE_X0Y64          FDRE                                         r  VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.632    14.464    VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_pxl_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.818ns (40.028%)  route 2.724ns (59.972%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.616     5.167    VGA/CLK
    SLICE_X6Y63          FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.685 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           1.137     6.822    VGA/v_cntr_reg_reg[3]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.946 r  VGA/vga_red_reg[3]_i_21/O
                         net (fo=1, routed)           0.000     6.946    VGA/vga_red_reg[3]_i_21_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  VGA/vga_red_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.478    VGA/vga_red_reg_reg[3]_i_13_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.749 r  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.976     8.725    VGA/ltOp5_in
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.373     9.098 r  VGA/h_pxl_cntr[8]_i_1/O
                         net (fo=15, routed)          0.611     9.709    VGA/h_pxl_cntr0
    SLICE_X2Y62          FDRE                                         r  VGA/h_pxl_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.502    14.873    VGA/CLK
    SLICE_X2Y62          FDRE                                         r  VGA/h_pxl_cntr_reg[6]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.524    14.573    VGA/h_pxl_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_pxl_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.818ns (40.028%)  route 2.724ns (59.972%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.616     5.167    VGA/CLK
    SLICE_X6Y63          FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.685 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           1.137     6.822    VGA/v_cntr_reg_reg[3]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.946 r  VGA/vga_red_reg[3]_i_21/O
                         net (fo=1, routed)           0.000     6.946    VGA/vga_red_reg[3]_i_21_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  VGA/vga_red_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.478    VGA/vga_red_reg_reg[3]_i_13_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.749 r  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.976     8.725    VGA/ltOp5_in
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.373     9.098 r  VGA/h_pxl_cntr[8]_i_1/O
                         net (fo=15, routed)          0.611     9.709    VGA/h_pxl_cntr0
    SLICE_X2Y62          FDRE                                         r  VGA/h_pxl_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.502    14.873    VGA/CLK
    SLICE_X2Y62          FDRE                                         r  VGA/h_pxl_cntr_reg[7]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.524    14.573    VGA/h_pxl_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_pxl_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.818ns (40.028%)  route 2.724ns (59.972%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.616     5.167    VGA/CLK
    SLICE_X6Y63          FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.685 r  VGA/v_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           1.137     6.822    VGA/v_cntr_reg_reg[3]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.124     6.946 r  VGA/vga_red_reg[3]_i_21/O
                         net (fo=1, routed)           0.000     6.946    VGA/vga_red_reg[3]_i_21_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.478 r  VGA/vga_red_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.478    VGA/vga_red_reg_reg[3]_i_13_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.749 r  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.976     8.725    VGA/ltOp5_in
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.373     9.098 r  VGA/h_pxl_cntr[8]_i_1/O
                         net (fo=15, routed)          0.611     9.709    VGA/h_pxl_cntr0
    SLICE_X2Y62          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.502    14.873    VGA/CLK
    SLICE_X2Y62          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.524    14.573    VGA/h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.555ns (36.089%)  route 2.754ns (63.911%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.170    VGA/CLK
    SLICE_X6Y60          FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           1.122     6.811    VGA/h_cntr_reg_reg[8]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     6.935 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.935    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.505 f  VGA/vga_red_reg_reg[3]_i_3/CO[2]
                         net (fo=3, routed)           1.105     8.609    VGA/ltOp6_in
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.343     8.952 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.527     9.479    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.503    14.874    VGA/CLK
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.727    14.371    VGA/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  4.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.500    VGA/CLK
    SLICE_X3Y64          FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056     1.697    VGA/v_sync_reg
    SLICE_X3Y64          FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     2.015    VGA/CLK
    SLICE_X3Y64          FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism             -0.514     1.500    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.075     1.575    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.588     1.501    VGA/CLK
    SLICE_X4Y59          FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.163     1.806    VGA/h_sync_reg
    SLICE_X1Y58          FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.019    VGA/CLK
    SLICE_X1Y58          FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism             -0.478     1.540    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.070     1.610    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.500    VGA/CLK
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  VGA/h_pxl_cntr_reg[4]/Q
                         net (fo=4, routed)           0.096     1.725    VGA/h_pxl_cntr_reg[4]
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.099     1.824 r  VGA/h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    VGA/plusOp[5]
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     2.015    VGA/CLK
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.092     1.592    VGA/h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.498    VGA/CLK
    SLICE_X7Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  VGA/v_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.168     1.808    VGA/v_pxl_cntr_reg[7]
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.042     1.850 r  VGA/v_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.850    VGA/plusOp__0[8]
    SLICE_X7Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     2.013    VGA/CLK
    SLICE_X7Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[8]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.107     1.605    VGA/v_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_pxl_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.590%)  route 0.177ns (48.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.500    VGA/CLK
    SLICE_X3Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  VGA/h_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.177     1.819    VGA/h_pxl_cntr_reg[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.048     1.867 r  VGA/h_pxl_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    VGA/plusOp[4]
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     2.015    VGA/CLK
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.107     1.622    VGA/h_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA/v_pxl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_pxl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.566%)  route 0.171ns (47.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.500    VGA/CLK
    SLICE_X0Y63          FDRE                                         r  VGA/v_pxl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  VGA/v_pxl_reg[3]/Q
                         net (fo=3, routed)           0.171     1.813    VGA/v_pxl_reg[3]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.049     1.862 r  VGA/v_pxl[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    VGA/plusOp__2[4]
    SLICE_X0Y63          FDRE                                         r  VGA/v_pxl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     2.015    VGA/CLK
    SLICE_X0Y63          FDRE                                         r  VGA/v_pxl_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.107     1.607    VGA/v_pxl_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/h_pxl_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.190%)  route 0.177ns (48.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.500    VGA/CLK
    SLICE_X3Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  VGA/h_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.177     1.819    VGA/h_pxl_cntr_reg[0]
    SLICE_X1Y63          LUT4 (Prop_lut4_I1_O)        0.045     1.864 r  VGA/h_pxl_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    VGA/plusOp[3]
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     2.015    VGA/CLK
    SLICE_X1Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[3]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.091     1.606    VGA/h_pxl_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.498    VGA/CLK
    SLICE_X7Y65          FDRE                                         r  VGA/v_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  VGA/v_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.806    VGA/v_pxl_cntr_reg[0]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  VGA/v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    VGA/plusOp__0[5]
    SLICE_X7Y65          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     2.012    VGA/CLK
    SLICE_X7Y65          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.092     1.590    VGA/v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/v_pxl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_pxl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.342%)  route 0.194ns (50.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.500    VGA/CLK
    SLICE_X1Y64          FDRE                                         r  VGA/v_pxl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  VGA/v_pxl_reg[0]/Q
                         net (fo=9, routed)           0.194     1.836    VGA/v_pxl_reg[0]
    SLICE_X0Y63          LUT3 (Prop_lut3_I1_O)        0.048     1.884 r  VGA/v_pxl[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    VGA/plusOp__2[2]
    SLICE_X0Y63          FDRE                                         r  VGA/v_pxl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     2.015    VGA/CLK
    SLICE_X0Y63          FDRE                                         r  VGA/v_pxl_reg[2]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.107     1.622    VGA/v_pxl_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 KYPD/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KYPD/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.498    KYPD/CLK_I_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  KYPD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  KYPD/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.757    KYPD/count[4]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  KYPD/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    KYPD/data0[4]
    SLICE_X5Y63          FDRE                                         r  KYPD/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     2.013    KYPD/CLK_I_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.105     1.603    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_I_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     KYPD/Col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     KYPD/Col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     KYPD/Col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     KYPD/Col_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     KYPD/col_sel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     KYPD/col_sel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y63     KYPD/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     KYPD/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     KYPD/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     KYPD/col_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     KYPD/col_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     KYPD/Col_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     KYPD/col_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     KYPD/col_sel_reg[0]/C



