commit fe90ae8a9f54e4fe8b9089fed48b0e1818414f57
Author: Alan Modra <amodra@gmail.com>
Date:   Fri Mar 20 10:51:14 2020 +1030

    NDS32 disassembly of odd sized sections
    
            * nds32-dis.c (print_insn_nds32): Remove unnecessary casts.
            Initialize parts of buffer not written when handling a possible
            2-byte insn at end of section.  Don't attempt decoding of such
            an insn by the 4-byte machinery.

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 98f5d54bb3e..2d6af2b5a0c 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,688 +1,695 @@
+2020-03-20  Alan Modra  <amodra@gmail.com>
+
+	* nds32-dis.c (print_insn_nds32): Remove unnecessary casts.
+	Initialize parts of buffer not written when handling a possible
+	2-byte insn at end of section.  Don't attempt decoding of such
+	an insn by the 4-byte machinery.
+
 2020-03-20  Alan Modra  <amodra@gmail.com>
 
 	* ppc-dis.c (print_insn_powerpc): Only clear needed bytes of
 	partially filled buffer.  Prevent lookup of 4-byte insns when
 	only VLE 2-byte insns are possible due to section size.  Print
 	".word" rather than ".long" for 2-byte leftovers.
 
 2020-03-17  Sergey Belyashov  <sergey.belyashov@gmail.com>
 
 	PR 25641
 	* z80-dis.c: Fix disassembling ED+A4/AC/B4/BC opcodes.
 
 2020-03-13  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (X86_64_0D): Rename to ...
 	(X86_64_0E): ... this.
 
 2020-03-09  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* Makefile.am ($(srcdir)/i386-init.h): Also pass -P to $(CPP).
 	* Makefile.in: Regenerated.
 
 2020-03-09  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (avx_irel): New. Use is for AVX512 vpcmp*
 	3-operand pseudos.
 	* i386-tbl.h: Re-generate.
 
 2020-03-09  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (xop_elem, xop_irel, xop_sign): New. Use them for XOP vpcom*,
 	vprot*, vpsha*, and vpshl*.
 	* i386-tbl.h: Re-generate.
 
 2020-03-09  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (avx_frel): New. Use it for AVX/AVX512 vcmpps,
 	vcmpss, vcmppd, and vcmpsd 3-operand pseudo-ops.
 	* i386-tbl.h: Re-generate.
 
 2020-03-09  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-gen.c (set_bitfield): Ignore zero-length field names.
 	* i386-opc.tbl (sse_frel): New. Use it for SSE/SSE2 cmpps,
 	cmpss, cmppd, and cmpsd 2-operand pseudo-ops.
 	* i386-tbl.h: Re-generate.
 
 2020-03-09  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-gen.c (struct template_arg, struct template_instance,
 	struct template_param, struct template, templates,
 	parse_template, expand_templates): New.
 	(process_i386_opcodes): Various local variables moved to
 	expand_templates. Call parse_template and expand_templates.
 	* i386-opc.tbl (cc): New. Use it for Jcc, SETcc, and CMOVcc.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (vcvtdq2pd, vcvtps2pd, vcvtudq2pd, vcvtps2ph,
 	vcvtps2qq, vcvtps2uqq, vcvttps2qq, vcvttps2uqq): Fold separate
 	register and memory source templates. Replace VexW= by VexW*
 	where applicable.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl: Drop IgnoreSize from various SIMD insns. Replace
 	VexW= by VexW* and VexVVVV=1 by just VexVVVV where applicable.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (fildll, fistpll, fisttpll): Add ATTSyntax.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (movq): Drop NoRex64 from XMM/XMM SSE2AVX variants.
 	(movmskps, pextrw, pinsrw, pmovmskb, movmskpd, extractps,
 	pextrb, pinsrb, roundsd): Drop NoRex64 and where applicable use
 	VexW0 on SSE2AVX variants.
 	(vmovq): Drop NoRex64 from XMM/XMM variants.
 	(vextractps, vmovmskpd, vmovmskps, vpextrb, vpextrw, vpinsrb,
 	vpinsrw, vpmovmskb, vroundsd, vpmovmskb): Drop NoRex64 and where
 	applicable use VexW0.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-gen.c (opcode_modifiers): Remove Rex64 field.
 	* i386-opc.h (Rex64): Delete.
 	(struct i386_opcode_modifier): Remove rex64 field.
 	* i386-opc.tbl (crc32): Drop Rex64.
 	Replace Rex64 with Size64 everywhere else.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (OP_E_memory): Exclude recording of used address
 	prefix for "bnd" modes only in 64-bit mode. Don't decode 16-bit
 	addressed memory operands for MPX insns.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (movmskps, mwait, vmread, vmwrite, invept,
 	invvpid, invpcid, rdfsbase, rdgsbase, wrfsbase, wrgsbase, adcx,
 	adox, mwaitx, rdpid, movdiri): Add IgnoreSize.
 	(ptwrite): Split into non-64-bit and 64-bit forms.
 	* i386-tbl.h: Re-generate.
 
 2020-03-06  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (tpause, umwait): Add IgnoreSize. Add 3-operand
 	template.
 	* i386-tbl.h: Re-generate.
 
 2020-03-04  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (PREFIX_0F01_REG_3_RM_1): New.
 	(prefix_table): Move vmmcall here. Add vmgexit.
 	(rm_table): Replace vmmcall entry by prefix_table[] escape.
 	* i386-gen.c (cpu_flag_init): Add CPU_SEV_ES_FLAGS entry.
 	(cpu_flags): Add CpuSEV_ES entry.
 	* i386-opc.h (CpuSEV_ES): New.
 	(union i386_cpu_flags): Add cpusev_es field.
 	* i386-opc.tbl (vmgexit): New.
 	* i386-init.h, i386-tbl.h: Re-generate.
 
 2020-03-03  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* i386-gen.c (opcode_modifiers): Replace IgnoreSize/DefaultSize
 	with MnemonicSize.
 	* i386-opc.h (IGNORESIZE): New.
 	(DEFAULTSIZE): Likewise.
 	(IgnoreSize): Removed.
 	(DefaultSize): Likewise.
 	(MnemonicSize): New.
 	(i386_opcode_modifier): Replace ignoresize/defaultsize with
 	mnemonicsize.
 	* i386-opc.tbl (IgnoreSize): New.
 	(DefaultSize): Likewise.
 	* i386-tbl.h: Regenerated.
 
 2020-03-03  Sergey Belyashov  <sergey.belyashov@gmail.com>
 
 	PR 25627
 	* z80-dis.c: Fix disassembly of LD IY,(HL) and D (HL),IX
 	instructions.
 
 2020-03-03  H.J. Lu  <hongjiu.lu@intel.com>
 
 	PR gas/25622
 	* i386-opc.tbl: Add IgnoreSize to cvtsi2sd, cvtsi2ss, vcvtsi2sd,
 	vcvtsi2ss, vcvtusi2sd and vcvtusi2ss for AT&T syntax.
 	* i386-tbl.h: Regenerated.
 
 2020-02-26  Alan Modra  <amodra@gmail.com>
 
 	* aarch64-asm.c: Indent labels correctly.
 	* aarch64-dis.c: Likewise.
 	* aarch64-gen.c: Likewise.
 	* aarch64-opc.c: Likewise.
 	* alpha-dis.c: Likewise.
 	* i386-dis.c: Likewise.
 	* nds32-asm.c: Likewise.
 	* nfp-dis.c: Likewise.
 	* visium-dis.c: Likewise.
 
 2020-02-25  Claudiu Zissulescu <claziss@gmail.com>
 
 	* arc-regs.h (int_vector_base): Make it available for all ARC
 	CPUs.
 
 2020-02-20  Nelson Chu  <nelson.chu@sifive.com>
 
 	* riscv-dis.c (print_insn_args): Updated since the DECLARE_CSR is
 	changed.
 
 2020-02-19  Nelson Chu  <nelson.chu@sifive.com>
 
 	* riscv-opc.c (riscv_opcodes): Convert add/addi to the compressed
 	c.mv/c.li if rs1 is zero.
 
 2020-02-17  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* i386-gen.c (cpu_flag_init): Replace CpuABM with
 	CpuLZCNT|CpuPOPCNT.  Add CpuPOPCNT to CPU_SSE4_2_FLAGS.  Add
 	CPU_POPCNT_FLAGS.
 	(cpu_flags): Remove CpuABM.  Add CpuPOPCNT.
 	* i386-opc.h (CpuABM): Removed.
 	(CpuPOPCNT): New.
 	(i386_cpu_flags): Remove cpuabm.  Add cpupopcnt.
 	* i386-opc.tbl: Replace CpuABM|CpuSSE4_2 with CpuPOPCNT on
 	popcnt.  Remove CpuABM from lzcnt.
 	* i386-init.h: Regenerated.
 	* i386-tbl.h: Likewise.
 
 2020-02-17  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (vcvtsi2sd, vcvtsi2ss, vcvtusi2sd, vcvtusi2ss):
 	Fold CpuNo64 and Cpu64 templates. Use VexLIG/EVexLIG and VexW0/
 	VexW1 instead of open-coding them.
 	* i386-tbl.h: Re-generate.
 
 2020-02-17  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (AddrPrefixOpReg): Define.
 	(monitor, invlpga, vmload, vmrun, vmsave, clzero, monitorx,
 	umonitor, movdir64b, enqcmd, enqcmds): Fold Cpu64 and CpuNo64
 	templates. Drop NoRex64.
 	* i386-tbl.h: Re-generate.
 
 2020-02-17  Jan Beulich  <jbeulich@suse.com>
 
 	PR gas/6518
 	* i386-opc.tbl (vcvtpd2dq, vcvtpd2ps, vcvttpd2dq, vcvtpd2udq,
 	vcvttpd2udq, vcvtqq2ps, vcvtuqq2ps): Split XMM/YMM source forms
 	into Intel syntax instance (with Unpsecified) and AT&T one
 	(without).
 	(vcvtneps2bf16): Likewise, along with folding the two so far
 	separate ones.
 	* i386-tbl.h: Re-generate.
 
 2020-02-16  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* i386-gen.c (cpu_flag_init): Remove CPU_ANY_SSE3_FLAGS from
 	CPU_ANY_SSE4A_FLAGS.
 
 2020-02-17  Alan Modra  <amodra@gmail.com>
 
 	* i386-gen.c (cpu_flag_init): Correct last change.
 
 2020-02-16  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* i386-gen.c (cpu_flag_init): Add CPU_ANY_SSE4A_FLAGS.  Remove
 	CPU_ANY_SSE4_FLAGS.
 
 2020-02-14  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* i386-opc.tbl (movsx): Remove Intel syntax comments.
 	(movzx): Likewise.
 
 2020-02-14  Jan Beulich  <jbeulich@suse.com>
 
 	PR gas/25438
 	* i386-opc.tbl (movsx): Fold patterns. Also allow Reg32 as
 	destination for Cpu64-only variant.
 	(movzx): Fold patterns.
 	* i386-tbl.h: Re-generate.
 
 2020-02-13  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-gen.c (cpu_flag_init): Move CpuSSE4a from
 	CPU_ANY_SSE_FLAGS entry to CPU_ANY_SSE3_FLAGS one. Add
 	CPU_ANY_SSE4_FLAGS entry.
 	* i386-init.h: Re-generate.
 
 2020-02-12  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (vfpclasspd, vfpclassps): Add Intel sytax form
 	with Unspecified, making the present one AT&T syntax only.
 	* i386-tbl.h: Re-generate.
 
 2020-02-12  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (jmp): Fold CpuNo64 and Amd64 direct variants.
 	* i386-tbl.h: Re-generate.
 
 2020-02-12  Jan Beulich  <jbeulich@suse.com>
 
 	PR gas/24546
 	* i386-dis.c (putop): Handle REX.W in '^' case for Intel64 mode.
 	* i386-opc.tbl (lfs, lgs, lss, lcall, ljmp): Split into
 	Amd64 and Intel64 templates.
 	(call, jmp): Likewise for far indirect variants. Dro
 	Unspecified.
 	* i386-tbl.h: Re-generate.
 
 2020-02-11  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-gen.c (opcode_modifiers): Remove ShortForm entry.
 	* i386-opc.h (ShortForm): Delete.
 	(struct i386_opcode_modifier): Remove shortform field.
 	* i386-opc.tbl (mov, movabs, push, pop, xchg, inc, dec, fld,
 	fst, fstp, fxch, fcom, fcomp, fucom, fucomp, fadd, faddp, fsub,
 	fsubp, fsubr, fsubrp, fmul, fmulp, fdiv, fdivp, fdivr, fdivrp,
 	ffreep, bswap, fcmov*, fcomi, fcomip, fucomi, fucomip, movq):
 	Drop ShortForm.
 	* i386-tbl.h: Re-generate.
 
 2020-02-11  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (fcomi, fucomi, fcomip, fcompi, fucomip,
 	fucompi): Drop ShortForm from operand-less templates.
 	* i386-tbl.h: Re-generate.
 
 2020-02-11  Alan Modra  <amodra@gmail.com>
 
 	* cgen-ibld.in (extract_normal): Set *valuep on all return paths.
 	* bpf-ibld.c, * epiphany-ibld.c, * fr30-ibld.c, * frv-ibld.c,
 	* ip2k-ibld.c, * iq2000-ibld.c, * lm32-ibld.c, * m32c-ibld.c,
 	* m32r-ibld.c, * mep-ibld.c, * mt-ibld.c, * or1k-ibld.c,
 	* xc16x-ibld.c, * xstormy16-ibld.c: Regenerate.
 
 2020-02-10  Matthew Malcomson  <matthew.malcomson@arm.com>
 
 	* arm-dis.c (print_insn_cde): Define 'V' parse character.
 	(cde_opcodes): Add VCX* instructions.
 
 2020-02-10  Stam Markianos-Wright  <stam.markianos-wright@arm.com>
 	    Matthew Malcomson  <matthew.malcomson@arm.com>
 
 	* arm-dis.c (struct cdeopcode32): New.
 	(CDE_OPCODE): New macro.
 	(cde_opcodes): New disassembly table.
 	(regnames): New option to table.
 	(cde_coprocs): New global variable.
 	(print_insn_cde): New
 	(print_insn_thumb32): Use print_insn_cde.
 	(parse_arm_disassembler_options): Parse coprocN args.
 
 2020-02-10  H.J. Lu  <hongjiu.lu@intel.com>
 
 	PR gas/25516
 	* i386-gen.c (opcode_modifiers): Replace AMD64 and Intel64
 	with ISA64.
 	* i386-opc.h (AMD64): Removed.
 	(Intel64): Likewose.
 	(AMD64): New.
 	(INTEL64): Likewise.
 	(INTEL64ONLY): Likewise.
 	(i386_opcode_modifier): Replace amd64 and intel64 with isa64.
 	* i386-opc.tbl (Amd64): New.
 	(Intel64): Likewise.
 	(Intel64Only): Likewise.
 	Replace AMD64 with Amd64.  Update sysenter/sysenter with
 	Cpu64 and Intel64Only.  Remove AMD64 from sysenter/sysenter.
 	* i386-tbl.h: Regenerated.
 
 2020-02-07  Sergey Belyashov  <sergey.belyashov@gmail.com>
 
 	PR 25469
 	* z80-dis.c: Add support for GBZ80 opcodes.
 
 2020-02-04  Alan Modra  <amodra@gmail.com>
 
 	* d30v-dis.c (print_insn): Make "val" and "opnum" unsigned.
 
 2020-02-03  Alan Modra  <amodra@gmail.com>
 
 	* m32c-ibld.c: Regenerate.
 
 2020-02-01  Alan Modra  <amodra@gmail.com>
 
 	* frv-ibld.c: Regenerate.
 
 2020-01-31  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (EXxmm_mdq, xmm_mdq_mode): Delete.
 	(intel_operand_size, OP_EX): Drop xmm_mdq_mode case label.
 	(OP_E_memory): Replace xmm_mdq_mode case label by
 	vex_scalar_w_dq_mode one.
 	* i386-dis-evex-prefix.h: Replace EXxmm_mdq by EXVexWdqScalar.
 
 2020-01-31  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (EXVexWdq, vex_w_dq_mode): Delete.
 	(vex_vsib_d_w_dq_mode, vex_vsib_q_w_dq_mode,
 	vex_scalar_w_dq_mode): Don't refer to vex_w_dq_mode in comments.
 	(intel_operand_size): Drop vex_w_dq_mode case label.
 
 2020-01-31  Richard Sandiford  <richard.sandiford@arm.com>
 
 	* aarch64-tbl.h (aarch64_opcode): Set C_MAX_ELEM for SVE bfcvt.
 	Remove C_SCAN_MOVPRFX for SVE bfcvtnt.
 
 2020-01-30  Alan Modra  <amodra@gmail.com>
 
 	* m32c-ibld.c: Regenerate.
 
 2020-01-30  Jose E. Marchesi  <jose.marchesi@oracle.com>
 
 	* bpf-opc.c: Regenerate.
 
 2020-01-30  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (X86_64_C2, X86_64_C3): New enumerators.
 	(dis386): Use them to replace C2/C3 table entries.
 	(x86_64_table): Add X86_64_C2 and X86_64_C3 entries.
 	* i386-opc.tbl (ret): Split Cpu64 entries into AMD64 and Intel64
 	ones. Use Size64 instead of DefaultSize on Intel64 ones.
 	* i386-tbl.h: Re-generate.
 
 2020-01-30  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (call): Drop DefaultSize from Intel64 JumpDword
 	forms.
 	(fldenv, fnstenv, fstenv, fnsave, fsave, frstor): Drop
 	DefaultSize.
 	* i386-tbl.h: Re-generate.
 
 2020-01-30  Alan Modra  <amodra@gmail.com>
 
 	* tic4x-dis.c (tic4x_dp): Make unsigned.
 
 2020-01-27  H.J. Lu  <hongjiu.lu@intel.com>
 	    Jan Beulich  <jbeulich@suse.com>
 
 	PR binutils/25445
 	* i386-dis.c (MOVSXD_Fixup): New function.
 	(movsxd_mode): New enum.
 	(x86_64_table): Use MOVSXD_Fixup and movsxd_mode on movsxd.
 	(intel_operand_size): Handle movsxd_mode.
 	(OP_E_register): Likewise.
 	(OP_G): Likewise.
 	* i386-opc.tbl: Remove Rex64 and allow 32-bit destination
 	register on movsxd.  Add movsxd with 16-bit destination register
 	for AMD64 and Intel64 ISAs.
 	* i386-tbl.h: Regenerated.
 
 2020-01-27  Tamar Christina  <tamar.christina@arm.com>
 
 	PR 25403
 	* aarch64-tbl.h (struct aarch64_opcode): Re-order cfinv.
 	* aarch64-asm-2.c: Regenerate
 	* aarch64-dis-2.c: Likewise.
 	* aarch64-opc-2.c: Likewise.
 
 2020-01-21  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (sysret): Drop DefaultSize.
 	* i386-tbl.h: Re-generate.
 
 2020-01-21  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (vcvtneps2bf16x): Add Broadcast, Xmmword, and
 	Dword.
 	(vcvtneps2bf16y): Add Broadcast, Ymmword, and Dword.
 	* i386-tbl.h: Re-generate.
 
 2020-01-20  Nick Clifton  <nickc@redhat.com>
 
 	* po/de.po: Updated German translation.
 	* po/pt_BR.po: Updated Brazilian Portuguese translation.
 	* po/uk.po: Updated Ukranian translation.
 
 2020-01-20  Alan Modra  <amodra@gmail.com>
 
 	* hppa-dis.c (fput_const): Remove useless cast.
 
 2020-01-20  Alan Modra  <amodra@gmail.com>
 
 	* arm-dis.c (print_insn_arm): Wrap 'T' value.
 
 2020-01-18  Nick Clifton  <nickc@redhat.com>
 
 	* configure: Regenerate.
 	* po/opcodes.pot: Regenerate.
 
 2020-01-18  Nick Clifton  <nickc@redhat.com>
 
 	Binutils 2.34 branch created.
 
 2020-01-17  Christian Biesinger  <cbiesinger@google.com>
 
 	* opintl.h: Fix spelling error (seperate).
 
 2020-01-17  H.J. Lu  <hongjiu.lu@intel.com>
 
 	* i386-opc.tbl: Add {vex} pseudo prefix.
 	* i386-tbl.h: Regenerated.
 
 2020-01-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>
 
 	PR 25376
 	* opcodes/arm-dis.c (coprocessor_opcodes): Use CORE_HIGH for MVE bits.
 	(neon_opcodes): Likewise.
 	(select_arm_features): Make sure we enable MVE bits when selecting
 	armv8.1-m.main.  Make sure we do not enable MVE bits when not selecting
 	any architecture.
 
 2020-01-16  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl: Drop stale comment from XOP section.
 
 2020-01-16  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (movq): Add VexWIG to SSE2AVX XMM->XMM forms.
 	(extractps): Add VexWIG to SSE2AVX forms.
 	* i386-tbl.h: Re-generate.
 
 2020-01-16  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-opc.tbl (pextrq, pinsrq): Drop IgnoreSize and Qword. Drop
 	Size64 from and use VexW1 on SSE2AVX forms.
 	(vpextrq, vpinsrq): Drop IgnoreSize and Qword. Drop Size64 from
 	VEX-encoded forms. Add Cpu64 to EVEX-encoded forms. Use VexW1.
 	* i386-tbl.h: Re-generate.
 
 2020-01-15  Alan Modra  <amodra@gmail.com>
 
 	* tic4x-dis.c (tic4x_version): Make unsigned long.
 	(optab, optab_special, registernames): New file scope vars.
 	(tic4x_print_register): Set up registernames rather than
 	malloc'd registertable.
 	(tic4x_disassemble): Delete optable and optable_special.  Use
 	optab and optab_special instead.  Throw away old optab,
 	optab_special and registernames when info->mach changes.
 
 2020-01-14  Sergey Belyashov  <sergey.belyashov@gmail.com>
 
 	PR 25377
 	* z80-dis.c (suffix): Use .db instruction to generate double
 	prefix.
 
 2020-01-14  Alan Modra  <amodra@gmail.com>
 
 	* z8k-dis.c (unpack_instr): Formatting.  Cast unsigned short
 	values to unsigned before shifting.
 
 2020-01-13  Thomas Troeger  <tstroege@gmx.de>
 
 	* arm-dis.c (print_insn_arm): Fill in insn info fields for control
 	flow instructions.
 	(print_insn_thumb16, print_insn_thumb32): Likewise.
 	(print_insn): Initialize the insn info.
 	* i386-dis.c (print_insn): Initialize the insn info fields, and
 	detect jumps.
 
 2012-01-13  Claudiu Zissulescu <claziss@gmail.com>
 
 	* arc-opc.c (C_NE): Make it required.
 
 2012-01-13  Claudiu Zissulescu <claziss@gmail.com>
 
         * opcode/arc-dis.c (regnames): Correct ACCL/ACCH naming, fix typo
 	reserved register name.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* ns32k-dis.c (Is_gen): Use strchr, add 'f'.
 	(print_insn_ns32k): Adjust ioffset for 'f' index_offset.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* wasm32-dis.c (print_insn_wasm32): Localise variables.  Store
 	result of wasm_read_leb128 in a uint64_t and check that bits
 	are not lost when copying to other locals.  Use uint32_t for
 	most locals.  Use PRId64 when printing int64_t.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* score-dis.c: Formatting.
 	* score7-dis.c: Formatting.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* score-dis.c (print_insn_score48): Use unsigned variables for
 	unsigned values.  Don't left shift negative values.
 	(print_insn_score32): Likewise.
 	* score7-dis.c (print_insn_score32, print_insn_score16): Likewise.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* tic4x-dis.c (tic4x_print_register): Remove dead code.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* fr30-ibld.c: Regenerate.
 
 2020-01-13  Alan Modra  <amodra@gmail.com>
 
 	* xgate-dis.c (print_insn): Don't left shift signed value.
 	(ripBits): Formatting, use 1u.
 
 2020-01-10  Alan Modra  <amodra@gmail.com>
 
 	* tilepro-opc.c (parse_insn_tilepro): Make opval unsigned.
 	* tilegx-opc.c (parse_insn_tilegx): Likewise.  Delete raw_opval.
 
 2020-01-10  Alan Modra  <amodra@gmail.com>
 
 	* m10300-dis.c (disassemble): Move extraction of DREG, AREG, RREG,
 	and XRREG value earlier to avoid a shift with negative exponent.
 	* m10200-dis.c (disassemble): Similarly.
 
 2020-01-09  Nick Clifton  <nickc@redhat.com>
 
 	PR 25224
 	* z80-dis.c (ld_ii_ii): Use correct cast.
 
 2020-01-03  Sergey Belyashov  <sergey.belyashov@gmail.com>
 
 	PR 25224
 	* z80-dis.c (ld_ii_ii): Use character constant when checking
 	opcode byte value.
 
 2020-01-09  Jan Beulich  <jbeulich@suse.com>
 
 	* i386-dis.c (SEP_Fixup): New.
 	(SEP): Define.
 	(dis386_twobyte): Use it for sysenter/sysexit.
 	(enum x86_64_isa): Change amd64 enumerator to value 1.
 	(OP_J): Compare isa64 against intel64 instead of amd64.
 	* i386-opc.tbl (sysenter, sysexit): Split into AMD64 and Intel64
 	forms.
 	* i386-tbl.h: Re-generate.
 
 2020-01-08  Alan Modra  <amodra@gmail.com>
 
 	* z8k-dis.c: Include libiberty.h
 	(instr_data_s): Make max_fetched unsigned.
 	(z8k_lookup_instr): Make nibl_index and tabl_index unsigned.
 	Don't exceed byte_info bounds.
 	(output_instr): Make num_bytes unsigned.
 	(unpack_instr): Likewise for nibl_count and loop.
 	* z8kgen.c (gas <opcode_entry_type>): Make noperands, length and
 	idx unsigned.
 	* z8k-opc.h: Regenerate.
 
 2020-01-07  Shahab Vahedi  <shahab@synopsys.com>
 
 	* arc-tbl.h (llock): Use 'LLOCK' as class.
 	(llockd): Likewise.
 	(scond): Use 'SCOND' as class.
 	(scondd): Likewise.
 	(llockd): Set data_size_mode to 'C_ZZ_D' which is 64-bit.
 	(scondd): Likewise.
 
 2020-01-06  Alan Modra  <amodra@gmail.com>
 
 	* m32c-ibld.c: Regenerate.
 
 2020-01-06  Alan Modra  <amodra@gmail.com>
 
 	PR 25344
 	* z80-dis.c (suffix): Don't use a local struct buffer copy.
 	Peek at next byte to prevent recursion on repeated prefix bytes.
 	Ensure uninitialised "mybuf" is not accessed.
 	(print_insn_z80): Don't zero n_fetch and n_used here,..
 	(print_insn_z80_buf): ..do it here instead.
 
 2020-01-04  Alan Modra  <amodra@gmail.com>
 
 	* m32r-ibld.c: Regenerate.
 
 2020-01-04  Alan Modra  <amodra@gmail.com>
 
 	* cr16-dis.c (cr16_match_opcode): Avoid shift left of signed value.
 
 2020-01-04  Alan Modra  <amodra@gmail.com>
 
 	* crx-dis.c (match_opcode): Avoid shift left of signed value.
 
 2020-01-04  Alan Modra  <amodra@gmail.com>
 
 	* d30v-dis.c (print_insn): Avoid signed overflow in left shift.
 
 2020-01-03  Jan Beulich  <jbeulich@suse.com>
 
 	* aarch64-tbl.h (aarch64_opcode_table): Use
 	SVE_ADDR_RX_LSL{1,2,3} for LD1RO{H,W,D}.
 
 2020-01-03  Jan Beulich  <jbeulich@suse.com>
 
 	* aarch64-tbl.h (aarch64_opcode_table): Correct SIMD
 	forms of SUDOT and USDOT.
 
 2020-01-03  Jan Beulich  <jbeulich@suse.com>
 
 	* aarch64-tbl.h (aarch64_opcode_table): Drop 'i' from
 	uzip{1,2}.
 	* opcodes/aarch64-dis-2.c: Re-generate.
 
 2020-01-03  Jan Beulich  <jbeulich@suse.com>
 
 	* aarch64-tbl.h (aarch64_opcode_table): Correct 64-bit
 	FMMLA encoding.
 	* opcodes/aarch64-dis-2.c: Re-generate.
 
 2020-01-02  Sergey Belyashov  <sergey.belyashov@gmail.com>
 
 	* z80-dis.c: Add support for eZ80 and Z80 instructions.
 
 2020-01-01  Alan Modra  <amodra@gmail.com>
 
 	Update year range in copyright notice of all files.
diff --git a/opcodes/nds32-dis.c b/opcodes/nds32-dis.c
index c5874ffb4ac..35e4ba02917 100644
--- a/opcodes/nds32-dis.c
+++ b/opcodes/nds32-dis.c
@@ -974,211 +974,217 @@ int
 print_insn_nds32 (bfd_vma pc, disassemble_info *info)
 {
   int status;
   bfd_byte buf[4];
   bfd_byte buf_data[16];
   uint64_t given;
   uint64_t given1;
   uint32_t insn;
   int n;
   int last_symbol_index = -1;
   bfd_vma addr;
   int is_data = FALSE;
   bfd_boolean found = FALSE;
   struct nds32_private_data *private_data;
-  unsigned int size = 16;
+  unsigned int size;
   enum map_type mapping_type = MAP_CODE;
 
   if (info->private_data == NULL)
     {
       /* Note: remain lifecycle throughout whole execution.  */
       static struct nds32_private_data private;
       private.has_mapping_symbols = -1;	/* unknown yet.  */
       private.last_symbol_index = -1;
       private.last_addr = 0;
       info->private_data = &private;
     }
   private_data = info->private_data;
 
   if (info->symtab_size != 0)
     {
       int start;
       if (pc == 0)
 	start = 0;
       else
 	{
 	  start = info->symtab_pos;
 	  if (start < private_data->last_symbol_index)
 	    start = private_data->last_symbol_index;
 	}
 
       if (0 > start)
 	start = 0;
 
       if (private_data->has_mapping_symbols != 0
 	  && ((strncmp (".text", info->section->name, 5) == 0)))
 	{
 	  for (n = start; n < info->symtab_size; n++)
 	    {
 	      addr = bfd_asymbol_value (info->symtab[n]);
 	      if (addr > pc)
 		break;
 	      if (get_mapping_symbol_type (info, n, &mapping_type))
 		{
 		  last_symbol_index = n;
 		  found = TRUE;
 		}
 	    }
 
 	  if (found)
 	    private_data->has_mapping_symbols = 1;
 	  else if (!found && private_data->has_mapping_symbols == -1)
 	    {
 	      /* Make sure there are no any mapping symbol.  */
 	      for (n = 0; n < info->symtab_size; n++)
 		{
 		  if (is_mapping_symbol (info, n, &mapping_type))
 		    {
 		      private_data->has_mapping_symbols = -1;
 		      break;
 		    }
 		}
 	      if (private_data->has_mapping_symbols == -1)
 		private_data->has_mapping_symbols = 0;
 	    }
 
 	  private_data->last_symbol_index = last_symbol_index;
 	  private_data->last_mapping_type = mapping_type;
 	  is_data = (private_data->last_mapping_type == MAP_DATA0
 		     || private_data->last_mapping_type == MAP_DATA1
 		     || private_data->last_mapping_type == MAP_DATA2
 		     || private_data->last_mapping_type == MAP_DATA3
 		     || private_data->last_mapping_type == MAP_DATA4);
 	}
     }
 
   /* Wonder data or instruction.  */
   if (is_data)
     {
       unsigned int i1;
 
       /* Fix corner case: there is no next mapping symbol,
 	 let mapping type decides size */
+      size = 16;
       if (last_symbol_index + 1 >= info->symtab_size)
 	{
 	  if (mapping_type == MAP_DATA0)
 	    size = 1;
 	  if (mapping_type == MAP_DATA1)
 	    size = 2;
 	  if (mapping_type == MAP_DATA2)
 	    size = 4;
 	  if (mapping_type == MAP_DATA3)
 	    size = 8;
 	  if (mapping_type == MAP_DATA4)
 	    size = 16;
 	}
       for (n = last_symbol_index + 1; n < info->symtab_size; n++)
 	{
 	  addr = bfd_asymbol_value (info->symtab[n]);
 
 	  enum map_type fake_mapping_type;
 	  if (get_mapping_symbol_type (info, n, &fake_mapping_type)
 	      && (addr > pc
 		  && ((info->section == NULL)
 		      || (info->section == info->symtab[n]->section)))
 	      && (addr - pc < size))
 	    {
 	      size = addr - pc;
 	      break;
 	    }
 	}
 
       if (size == 3)
 	size = (pc & 1) ? 1 : 2;
 
       /* Read bytes from BFD.  */
-      info->read_memory_func (pc, (bfd_byte *) buf_data, size, info);
+      info->read_memory_func (pc, buf_data, size, info);
       given = 0;
       given1 = 0;
       /* Start assembling data.  */
       /* Little endian of data.  */
       if (info->endian == BFD_ENDIAN_LITTLE)
 	{
 	  for (i1 = size - 1;; i1--)
 	    {
 	      if (i1 >= 8)
 		given1 = buf_data[i1] | (given1 << 8);
 	      else
 		given = buf_data[i1] | (given << 8);
 
 	      if (i1 == 0)
 		break;
 	    }
 	}
       else
 	{
 	  /* Big endian of data.  */
 	  for (i1 = 0; i1 < size; i1++)
 	    {
 	      if (i1 <= 7)
 		given = buf_data[i1] | (given << 8);
 	      else
 		given1 = buf_data[i1] | (given1 << 8);
 	    }
 	}
 
       info->bytes_per_line = 4;
 
       if (size == 16)
 	info->fprintf_func (info->stream, ".qword\t0x%016" PRIx64 "%016" PRIx64,
 			    given, given1);
       else if (size == 8)
 	info->fprintf_func (info->stream, ".dword\t0x%016" PRIx64, given);
       else if (size == 4)
 	info->fprintf_func (info->stream, ".word\t0x%08" PRIx64, given);
       else if (size == 2)
 	{
 	  /* short */
 	  if (mapping_type == MAP_DATA0)
 	    info->fprintf_func (info->stream, ".byte\t0x%02" PRIx64,
 				given & 0xFF);
 	  else
 	    info->fprintf_func (info->stream, ".short\t0x%04" PRIx64, given);
 	}
       else
 	{
 	  /* byte */
 	  info->fprintf_func (info->stream, ".byte\t0x%02" PRIx64, given);
 	}
 
       return size;
     }
 
-  status = info->read_memory_func (pc, (bfd_byte *) buf, 4, info);
+  size = 4;
+  status = info->read_memory_func (pc, buf, 4, info);
   if (status)
     {
       /* For the last 16-bit instruction.  */
-      status = info->read_memory_func (pc, (bfd_byte *) buf, 2, info);
+      size = 2;
+      status = info->read_memory_func (pc, buf, 2, info);
       if (status)
 	{
-	  (*info->memory_error_func)(status, pc, info);
+	  (*info->memory_error_func) (status, pc, info);
 	  return -1;
 	}
+      buf[2] = 0;
+      buf[3] = 0;
     }
 
   insn = bfd_getb32 (buf);
   /* 16-bit instruction.  */
   if (insn & 0x80000000)
     {
       print_insn16 (pc, info, (insn >> 16), NDS32_PARSE_INSN16);
       return 2;
     }
 
   /* 32-bit instructions.  */
+  if (size == 4)
+    print_insn32 (pc, info, insn, NDS32_PARSE_INSN32);
   else
-    {
-      print_insn32 (pc, info, insn, NDS32_PARSE_INSN32);
-      return 4;
-    }
+    info->fprintf_func (info->stream,
+			_("insufficient data to decode instruction"));
+  return 4;
 }
 
 /* Ignore disassembling unnecessary name.  */
