/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [6:0] _03_;
  reg [7:0] _04_;
  wire [10:0] _05_;
  wire [12:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [24:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_47z;
  wire [11:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_70z;
  wire [3:0] celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire [4:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_10z[7] & celloutsig_0_0z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_18z & celloutsig_0_14z[7]);
  assign celloutsig_0_3z = ~celloutsig_0_2z;
  assign celloutsig_0_35z = ~celloutsig_0_4z[3];
  assign celloutsig_0_9z = ~celloutsig_0_1z[3];
  assign celloutsig_0_25z = ~celloutsig_0_16z;
  assign celloutsig_0_54z = ~((celloutsig_0_20z | celloutsig_0_28z) & (celloutsig_0_32z | celloutsig_0_5z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_4z[3]) & (celloutsig_0_1z[3] | celloutsig_0_0z[11]));
  assign celloutsig_1_12z = ~((celloutsig_1_11z[18] | celloutsig_1_9z[0]) & (celloutsig_1_6z[7] | celloutsig_1_10z));
  assign celloutsig_1_19z = ~((celloutsig_1_15z[4] | celloutsig_1_9z[2]) & (celloutsig_1_7z | celloutsig_1_6z[1]));
  assign celloutsig_0_27z = in_data[72] | celloutsig_0_26z[0];
  assign celloutsig_0_32z = celloutsig_0_3z ^ celloutsig_0_24z;
  assign celloutsig_0_61z = { celloutsig_0_8z[6:2], celloutsig_0_7z, celloutsig_0_24z } + { _02_[6:5], celloutsig_0_34z, celloutsig_0_24z };
  assign celloutsig_0_64z = celloutsig_0_47z[6:0] + { celloutsig_0_36z, celloutsig_0_35z, _01_, _03_[3], _02_[6:5], celloutsig_0_53z };
  assign celloutsig_0_75z = celloutsig_0_8z[6:2] + celloutsig_0_11z[7:3];
  assign celloutsig_0_8z = { celloutsig_0_0z[11:9], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } + in_data[9:3];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= { in_data[163:157], celloutsig_1_0z };
  reg [3:0] _23_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_0z[4:2], celloutsig_0_2z };
  assign { _01_, _03_[3], _02_[6:5] } = _23_;
  reg [10:0] _24_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 11'h000;
    else _24_ <= { celloutsig_0_14z, celloutsig_0_6z };
  assign { _05_[10:9], _00_, _05_[7:0] } = _24_;
  assign celloutsig_0_48z = { _05_[6:3], celloutsig_0_8z, celloutsig_0_3z } & { celloutsig_0_14z[7:1], celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_14z = { celloutsig_0_12z[4:0], _01_, _03_[3], _02_[6:5], celloutsig_0_6z } & { celloutsig_0_0z[8:0], celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_1z / { 1'h1, in_data[36:34], celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:4] / { 1'h1, celloutsig_0_0z[11:8] };
  assign celloutsig_0_15z = { celloutsig_0_14z[9:8], celloutsig_0_7z } / { 1'h1, _03_[3], _02_[6] };
  assign celloutsig_0_26z = { celloutsig_0_10z[4:3], celloutsig_0_25z } / { 1'h1, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_10z[0], celloutsig_0_6z, _01_, _03_[3], _02_[6:5] } / { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_20z = ! { celloutsig_0_11z[8:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_14z[3], celloutsig_0_1z } || celloutsig_0_8z[6:1];
  assign celloutsig_0_5z = celloutsig_0_0z[10:0] || in_data[66:56];
  assign celloutsig_1_5z = { _04_[6:4], celloutsig_1_2z, celloutsig_1_0z } || { in_data[119:116], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z } || { celloutsig_1_9z[3], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_8z[2:0], celloutsig_0_4z, celloutsig_0_20z } || { celloutsig_0_10z[7:5], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_74z = { celloutsig_0_23z[10:0], celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_66z } < { celloutsig_0_71z[1], celloutsig_0_42z, celloutsig_0_47z, celloutsig_0_70z };
  assign celloutsig_0_50z = { celloutsig_0_7z, celloutsig_0_26z } % { 1'h1, celloutsig_0_10z[1:0], celloutsig_0_5z };
  assign celloutsig_1_13z = celloutsig_1_8z[10:7] % { 1'h1, celloutsig_1_11z[3:1] };
  assign celloutsig_1_18z = { in_data[157:152], celloutsig_1_2z } % { 1'h1, celloutsig_1_15z[5:4], celloutsig_1_13z };
  assign celloutsig_0_12z = celloutsig_0_8z[6:1] % { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z } * { celloutsig_0_10z[7:6], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_7z, _01_, _03_[3], _02_[6:5], celloutsig_0_15z };
  assign celloutsig_0_42z = { celloutsig_0_23z[23:11], celloutsig_0_3z } != { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_26z };
  assign celloutsig_0_2z = in_data[33:24] != { in_data[40:36], celloutsig_0_1z };
  assign celloutsig_0_55z = - celloutsig_0_48z[5:1];
  assign celloutsig_0_71z = - { celloutsig_0_42z, celloutsig_0_26z };
  assign celloutsig_1_9z = { celloutsig_1_8z[11], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z } | celloutsig_1_6z[5:2];
  assign celloutsig_1_11z = in_data[143:123] | { celloutsig_1_9z, celloutsig_1_4z, _04_, _04_ };
  assign celloutsig_0_33z = & { celloutsig_0_20z, _05_[1], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_66z = | { celloutsig_0_64z[2:0], celloutsig_0_50z, celloutsig_0_55z, celloutsig_0_61z, celloutsig_0_56z };
  assign celloutsig_1_0z = | in_data[155:153];
  assign celloutsig_1_7z = | { celloutsig_1_6z[10:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_56z = celloutsig_0_34z[0] & celloutsig_0_23z[18];
  assign celloutsig_1_2z = in_data[190] & celloutsig_1_0z;
  assign celloutsig_1_4z = ^ { in_data[141:140], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_0z[6:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z } << in_data[45:36];
  assign celloutsig_0_34z = in_data[19:16] >> celloutsig_0_14z[8:5];
  assign celloutsig_1_6z = { celloutsig_1_0z, _04_, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } >> in_data[135:124];
  assign celloutsig_0_70z = { celloutsig_0_11z[5:3], celloutsig_0_54z } <<< celloutsig_0_48z[3:0];
  assign celloutsig_0_10z = celloutsig_0_0z[9:2] <<< { celloutsig_0_8z[6:4], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[51:39] - in_data[46:34];
  assign celloutsig_0_47z = { celloutsig_0_10z[5], celloutsig_0_2z, celloutsig_0_12z } - { celloutsig_0_29z[5:1], celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_20z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z } ~^ { celloutsig_1_11z[15], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_21z = { _01_, _03_[3], _02_[6:5] } ~^ { in_data[92:90], celloutsig_0_2z };
  assign celloutsig_1_15z = in_data[110:103] ^ celloutsig_1_14z[14:7];
  assign celloutsig_0_38z = ~((celloutsig_0_11z[6] & celloutsig_0_32z) | celloutsig_0_7z);
  assign celloutsig_0_53z = ~((celloutsig_0_9z & celloutsig_0_48z[11]) | celloutsig_0_47z[6]);
  assign celloutsig_1_3z = ~((in_data[160] & in_data[148]) | celloutsig_1_0z);
  assign celloutsig_0_18z = ~((celloutsig_0_3z & _02_[6]) | celloutsig_0_14z[2]);
  assign { celloutsig_1_8z[0], celloutsig_1_8z[4], celloutsig_1_8z[14:13], celloutsig_1_8z[1], celloutsig_1_8z[3], celloutsig_1_8z[12:5] } = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, _04_ } ~^ { celloutsig_1_5z, celloutsig_1_2z, in_data[114:113], celloutsig_1_2z, celloutsig_1_7z, in_data[112:107], celloutsig_1_4z, celloutsig_1_2z };
  assign _02_[4:0] = { celloutsig_0_34z, celloutsig_0_24z };
  assign { _03_[6:4], _03_[2:0] } = { celloutsig_0_36z, celloutsig_0_35z, _01_, _02_[6:5], celloutsig_0_53z };
  assign _05_[8] = _00_;
  assign celloutsig_1_8z[2] = 1'h1;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
